
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.235646                       # Number of seconds simulated
sim_ticks                                235646387690                       # Number of ticks simulated
final_tick                               294291628250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80169                       # Simulator instruction rate (inst/s)
host_op_rate                                   152176                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7871214                       # Simulator tick rate (ticks/s)
host_mem_usage                               17123832                       # Number of bytes of host memory used
host_seconds                                 29937.74                       # Real time elapsed on the host
sim_insts                                  2400086030                       # Number of instructions simulated
sim_ops                                    4555819400                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst        28096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data      5280704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst        30144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data      5237760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        28800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data      5255744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst        27328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data      5253312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          21141888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst        30144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       114368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     17351424                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       17351424                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          439                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data        82511                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          471                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data        81840                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          450                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data        82121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data        82083                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             330342                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       271116                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            271116                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst       119229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data     22409442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst       127920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data     22227203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst       122217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data     22303520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst       115970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data     22293200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             89718702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst       119229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst       127920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst       122217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst       115970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          485337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      73633312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            73633312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      73633312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst       119229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data     22409442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst       127920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data     22227203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst       122217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data     22303520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst       115970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data     22293200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           163352014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    271116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples     82507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples     81835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples     82112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples     82081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001155078540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        15332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        15332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             978295                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            255780                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     330342                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    271116                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   330342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  271116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              21140608                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   1280                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               17347648                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               21141888                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            17351424                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10286                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10496                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10369                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10473                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            10340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            10200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            10130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            10066                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10201                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10482                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10351                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10374                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10165                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16           10178                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17           10340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18           10417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19           10153                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20           10252                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21           10341                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22           10055                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23           10408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24           10460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25           10299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26           10391                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27           10422                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28           10657                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29           10473                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30           10179                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31           10388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             8518                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             8510                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             8393                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             8688                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             8417                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             8361                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             8419                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             8394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             8507                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             8554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            8464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            8519                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            8407                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            8470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            8533                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            8415                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16            8438                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17            8481                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18            8444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19            8285                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20            8320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21            8421                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22            8365                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23            8545                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24            8517                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25            8406                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26            8481                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27            8514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28            8624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29            8550                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30            8498                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31            8599                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 235661192750                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               330342                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              271116                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 286045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  40851                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3044                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    334                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 11865                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 12163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                 15023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                 15369                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                 15385                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                 15433                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                 15401                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                 15390                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                 15392                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                 15454                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                 15428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                 15427                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                 15493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                 15650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                 16170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                 15337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                 15333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                 15336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       588763                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    65.371282                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    64.915121                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    10.668039                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127       577237     98.04%     98.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191        10852      1.84%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          481      0.08%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           99      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           37      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           25      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       588763                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        15332                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.543504                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    20.845802                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.480833                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::7                5      0.03%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8               16      0.10%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::9               32      0.21%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10              85      0.55%      0.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::11             124      0.81%      1.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12             197      1.28%      3.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::13             351      2.29%      5.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14             489      3.19%      8.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::15             630      4.11%     12.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16             813      5.30%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::17             930      6.07%     23.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18            1051      6.85%     30.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19            1132      7.38%     38.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20            1149      7.49%     45.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::21            1100      7.17%     52.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22            1090      7.11%     59.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::23            1031      6.72%     66.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24             911      5.94%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::25             782      5.10%     77.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26             693      4.52%     82.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::27             547      3.57%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28             502      3.27%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::29             381      2.48%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30             333      2.17%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::31             242      1.58%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32             183      1.19%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::33             155      1.01%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34             109      0.71%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::35              76      0.50%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36              54      0.35%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::37              50      0.33%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38              29      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::39              15      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40              13      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::41              12      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42               5      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::43               6      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44               1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::45               2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48               1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50               1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::54               1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        15332                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        15332                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.679168                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.653842                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.932278                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3180     20.74%     20.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             198      1.29%     22.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10458     68.21%     90.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1378      8.99%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              97      0.63%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              18      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        15332                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst        28096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data      5280448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst        30144                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data      5237440                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        28800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data      5255168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst        27328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data      5253184                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     17347648                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 119229.495836622562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 22408355.382670201361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 127920.484143620110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 22225844.628223251551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 122217.023067152972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 22301075.995755698532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 115970.375221498485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 22292656.600833296776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 73617288.047807291150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          439                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data        82511                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          471                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data        81840                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          450                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data        82121                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data        82083                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       271116                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst     21454143                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data   4014769273                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst     21884160                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data   4016045583                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst     20848170                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data   3980173422                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst     22880250                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data   3960775727                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 13118669430814                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     48870.49                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     48657.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     46463.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     49071.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     46329.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     48467.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst     53583.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     48253.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  48387662.22                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                 10159279808                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat            16058830728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                1242010720                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30755.69                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               48615.69                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                       89.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       73.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    89.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    73.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.96                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.14                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.69                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                    7249                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   5366                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                 2.19                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                1.98                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    391816.54                       # Average gap between requests
system.mem_ctrls0.pageHitRate                    2.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            766450349.280028                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           439000950.720009                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy             458765496                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        13865509961.277395                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        17355048732.000526                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        500474378.879958                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   60868925921.280029                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   9538610520.000885                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    2217356998.559999                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          106014517849.918228                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           449.888152                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        204881995513                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE    412184420                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   7640880000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF   6625017590                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN  39744166348                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT  22717351197                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN 158512953235                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            767677624.560024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           440342639.040005                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy             458491392                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        13867397195.517393                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        17121512924.880383                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        500044204.799959                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   61223936578.560257                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   9419568619.200850                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    2196340046.159998                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          105998381268.477722                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           449.819674                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        205282226497                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    406564950                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   7641920000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF   6597035840                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN  39248193652                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT  22319721893                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN 159437449465                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        32256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data      5245184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst        27328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data      5289664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst        29632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data      5261248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data      5270208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          21185472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst        29632                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       119168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     17342272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       17342272                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          504                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data        81956                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          427                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data        82651                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          463                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data        82207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data        82347                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             331023                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       270973                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            270973                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst       136883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data     22258707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst       115970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data     22447465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst       125748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data     22326877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst       127106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data     22364900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             89903657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst       136883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst       115970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst       125748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst       127106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          505707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      73594474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            73594474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      73594474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst       136883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data     22258707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst       115970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data     22447465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst       125748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data     22326877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst       127106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data     22364900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           163498131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    270973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples     81950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples     82644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples     82199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples     82343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001466313680                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        15325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        15325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             979809                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            255635                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     331023                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    270973                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   331023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  270973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              21183872                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1600                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               17339200                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               21185472                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            17342272                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10364                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10420                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            10456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            10197                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            10156                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            10300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10338                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10149                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10335                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10323                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16           10227                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17           10303                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18           10508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19           10291                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20           10409                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21           10288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22           10117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23           10421                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24           10554                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25           10520                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26           10440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27           10342                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28           10544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29           10470                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30           10147                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31           10553                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             8448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             8501                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             8418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             8499                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             8527                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             8404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             8446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             8440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             8515                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             8418                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            8456                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            8328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            8404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8481                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            8430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            8475                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16            8382                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17            8466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18            8578                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19            8423                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20            8398                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21            8379                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22            8373                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23            8483                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24            8670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25            8490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26            8452                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27            8471                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28            8446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29            8591                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30            8404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31            8729                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 235661371500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               331023                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              270973                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 286745                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  40736                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3115                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    338                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 11904                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 12208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 15026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 15368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                 15404                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                 15414                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                 15393                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                 15374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                 15379                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                 15422                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                 15437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                 15421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                 15451                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                 15662                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                 16045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                 15332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                 15327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                 15327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       589357                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    65.364579                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    64.911435                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    10.555016                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       577884     98.05%     98.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        11277      1.91%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          153      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           30      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       589357                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        15325                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.598434                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    20.914556                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.440674                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              5      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9             46      0.30%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          187      1.22%      1.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          507      3.31%      4.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         1113      7.26%     12.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         1780     11.62%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         2105     13.74%     37.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         2301     15.01%     52.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         2121     13.84%     66.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         1661     10.84%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         1360      8.87%     86.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29          898      5.86%     91.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          539      3.52%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          326      2.13%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          186      1.21%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          105      0.69%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39           48      0.31%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41           22      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            9      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-77            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        15325                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        15325                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.678630                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.653642                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.926081                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3140     20.49%     20.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             222      1.45%     21.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10537     68.76%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1297      8.46%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             113      0.74%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              13      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        15325                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        32256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data      5244800                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst        27328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data      5289216                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst        29632                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data      5260736                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        29952                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data      5269952                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     17339200                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 136883.065835211339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 22257077.867451522499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 115970.375221498485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 22445563.676359534264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 125747.737066870715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 22324704.620215348899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 127105.703989839094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 22363814.067596837878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 73581437.721040934324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data        81956                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          427                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data        82651                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          463                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data        82207                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          468                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data        82347                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       270973                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst     25479341                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data   3997651868                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst     24256142                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data   4043243797                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst     23592259                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data   4009385599                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst     23917621                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data   3972485409                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 13121928395693                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     50554.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     48778.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     56805.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     48919.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     50955.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     48771.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     51106.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     48240.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  48425224.64                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                 10208387756                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat            16120012036                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                1244552480                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    30841.24                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48701.24                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                       89.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       73.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    89.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    73.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.96                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.14                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.72                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                    7141                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   5425                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                 2.16                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                2.00                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    391466.67                       # Average gap between requests
system.mem_ctrls1.pageHitRate                    2.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            765702519.120024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           438881157.120003                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy             457482960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        13859376449.997402                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        17196838711.920460                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        498528172.799960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   61083985528.319733                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   9446051577.600803                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    2237283772.800002                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          105988161457.630783                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           449.776305                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        205155477979                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    399946620                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   7637500000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   6725148920                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN  39358596102                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  22452279881                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 159072916167                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            769973228.640026                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           442261998.720005                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy             459327240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        13859376449.997402                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        17329063706.640411                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        497146688.639958                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   61164915287.039780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   9341544408.000771                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    2233853558.639997                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          106100720834.925812                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           450.253967                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        204936507507                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE    396616530                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   7637500000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF   6729732010                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN  38923087908                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  22676096313                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 159283720929                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   49                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  235760162500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          234782604                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           898680                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           261.252731                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.748791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.022557                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   480.228651                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.062009                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.937947                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1829698976                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1829698976                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data    180427619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      180427619                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     47008807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47008807                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    227436426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227436426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    227436426                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227436426                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data       900228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       900228                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       263447                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       263447                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data      1163675                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1163675                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data      1163675                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1163675                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data  25561668250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25561668250                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data   2561805747                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2561805747                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  28123473997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28123473997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  28123473997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28123473997                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    181327847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181327847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     47272254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47272254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    228600101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    228600101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    228600101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    228600101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.004965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004965                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.005573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005573                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.005090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.005090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 28394.660297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28394.660297                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data  9724.178856                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9724.178856                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 24167.808019                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24167.808019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 24167.808019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24167.808019                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        18665                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              714                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    26.141457                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       590715                       # number of writebacks
system.cpu0.dcache.writebacks::total           590715                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data       252423                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       252423                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data         3957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3957                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data       256380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       256380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data       256380                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       256380                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data       647805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       647805                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       259490                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       259490                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data       907295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       907295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data       907295                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       907295                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data  19808003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  19808003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data   2288277747                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2288277747                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  22096280747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  22096280747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  22096280747                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  22096280747                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.005489                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005489                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.003969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.003969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 30577.107309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30577.107309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data  8818.365821                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8818.365821                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 24354.020189                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24354.020189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 24354.020189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24354.020189                       # average overall mshr miss latency
system.cpu0.dcache.replacements                898168                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.688330                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          196719831                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           140200                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1403.137168                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    52.315936                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   459.372394                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.102180                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.897212                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1288247888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1288247888                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst    160861541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      160861541                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst    160861541                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       160861541                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst    160861541                       # number of overall hits
system.cpu0.icache.overall_hits::total      160861541                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst       151984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       151984                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst       151984                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        151984                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst       151984                       # number of overall misses
system.cpu0.icache.overall_misses::total       151984                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    980499487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    980499487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    980499487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    980499487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    980499487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    980499487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst    161013525                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    161013525                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst    161013525                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    161013525                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst    161013525                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    161013525                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000944                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000944                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000944                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000944                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000944                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000944                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst  6451.333607                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6451.333607                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst  6451.333607                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6451.333607                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst  6451.333607                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6451.333607                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2968                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       139659                       # number of writebacks
system.cpu0.icache.writebacks::total           139659                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst        12296                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12296                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst        12296                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12296                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst        12296                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12296                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst       139688                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       139688                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst       139688                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       139688                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst       139688                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       139688                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    776425238                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    776425238                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    776425238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    776425238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    776425238                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    776425238                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000868                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000868                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000868                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000868                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000868                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000868                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst  5558.281585                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5558.281585                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst  5558.281585                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5558.281585                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst  5558.281585                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5558.281585                       # average overall mshr miss latency
system.cpu0.icache.replacements                139659                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2148045                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          248149                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            8.656271                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   305.966176                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     9.990550                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data   134.689851                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     0.381271                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst    95.388679                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  3549.583472                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.074699                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.002439                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.032883                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.000093                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.023288                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.866598                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          913                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2556                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          552                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         8583905                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        8583905                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       590715                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       590715                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks       139659                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       139659                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data         9343                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         9343                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data       229060                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       229060                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst       135315                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total       135315                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data       445196                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       445196                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst       135315                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data       674256                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         809571                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst       135315                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data       674256                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        809571                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data           28                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           28                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data        22186                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        22186                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst         4348                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         4348                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data       201726                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       201726                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst         4348                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data       223912                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       228260                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst         4348                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data       223912                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       228260                       # number of overall misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus_10.data        18250                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18250                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data   1187018750                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1187018750                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst    161377500                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    161377500                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data  17532890500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  17532890500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst    161377500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  18719909250                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  18881286750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst    161377500                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  18719909250                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  18881286750                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       590715                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       590715                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       139659                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       139659                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data         9371                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         9371                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       251246                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       251246                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst       139663                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total       139663                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data       646922                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       646922                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst       139663                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data       898168                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1037831                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst       139663                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data       898168                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1037831                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.002988                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002988                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.088304                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.088304                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.031132                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.031132                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.311824                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.311824                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.031132                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.249299                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.219939                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.031132                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.249299                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.219939                       # miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_10.data   651.785714                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   651.785714                       # average UpgradeReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 53503.053728                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 53503.053728                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 37115.340386                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 37115.340386                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 86914.381389                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 86914.381389                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 37115.340386                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 83603.867814                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 82718.333260                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 37115.340386                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 83603.867814                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 82718.333260                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       172071                       # number of writebacks
system.cpu0.l2cache.writebacks::total          172071                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks         2012                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total         2012                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data           28                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           28                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data        22186                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        22186                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst         4348                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         4348                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data       201726                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       201726                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst         4348                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data       223912                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       228260                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst         4348                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data       223912                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       228260                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data       852000                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       852000                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data   1120460750                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1120460750                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst    148333500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    148333500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data  16927712500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  16927712500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst    148333500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  18048173250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  18196506750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst    148333500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  18048173250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  18196506750                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.002988                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002988                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.088304                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.088304                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.031132                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.031132                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.311824                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.311824                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.031132                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.249299                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.219939                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.031132                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.249299                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.219939                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 30428.571429                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 30428.571429                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 50503.053728                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 50503.053728                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 34115.340386                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 34115.340386                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 83914.381389                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83914.381389                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 34115.340386                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 80603.867814                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 79718.333260                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 34115.340386                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 80603.867814                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 79718.333260                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               244053                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests      2085054                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests      1047152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests         1886                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops        19075                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops        19071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp       786610                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty       762786                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean       139659                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict       381037                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq         9371                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp         9371                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq       251246                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp       251246                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq       139688                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq       646922                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       419010                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2713246                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total          3132256                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     17876608                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     95288512                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total         113165120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                     245680                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic             11014144                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples      1292882                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.016217                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.126335                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0           1271919     98.38%     98.38% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1             20959      1.62%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2                 4      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total       1292882                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy     886450500                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy    104788908                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy    675974477                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   49                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  235760162500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          234755019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           899893                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           260.869925                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.424031                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.033521                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   480.542448                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.061375                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.938559                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1829483597                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1829483597                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data    180409907                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      180409907                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     46997664                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      46997664                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    227407571                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       227407571                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    227407571                       # number of overall hits
system.cpu1.dcache.overall_hits::total      227407571                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data       901580                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       901580                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data       263876                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       263876                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data      1165456                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1165456                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data      1165456                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1165456                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data  25602343250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25602343250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data   2650378499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2650378499                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data  28252721749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28252721749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data  28252721749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28252721749                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    181311487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    181311487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     47261540                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     47261540                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    228573027                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    228573027                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    228573027                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    228573027                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.004973                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.005583                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005583                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.005099                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005099                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.005099                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005099                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 28397.195202                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28397.195202                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 10044.030147                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10044.030147                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 24241.774678                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24241.774678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 24241.774678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24241.774678                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        17212                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              740                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    23.259459                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       588552                       # number of writebacks
system.cpu1.dcache.writebacks::total           588552                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data       252695                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       252695                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data         3993                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3993                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data       256688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       256688                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data       256688                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       256688                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data       648885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       648885                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data       259883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       259883                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data       908768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       908768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data       908768                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       908768                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data  19933667000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  19933667000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data   2376622999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2376622999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data  22310289999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  22310289999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data  22310289999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  22310289999                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.005499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.003976                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003976                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.003976                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003976                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 30719.876403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30719.876403                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  9144.972926                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9144.972926                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 24550.039173                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24550.039173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 24550.039173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24550.039173                       # average overall mshr miss latency
system.cpu1.dcache.replacements                899381                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.992216                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          196710043                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           141208                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1393.051690                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    53.423136                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   458.569080                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.104342                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.895643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1288179512                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1288179512                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst    160851799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      160851799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst    160851799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       160851799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst    160851799                       # number of overall hits
system.cpu1.icache.overall_hits::total      160851799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst       153053                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       153053                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst       153053                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        153053                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst       153053                       # number of overall misses
system.cpu1.icache.overall_misses::total       153053                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst    984225482                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    984225482                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst    984225482                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    984225482                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst    984225482                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    984225482                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst    161004852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    161004852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst    161004852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    161004852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst    161004852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    161004852                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000951                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000951                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst  6430.618688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6430.618688                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst  6430.618688                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6430.618688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst  6430.618688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6430.618688                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4520                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              103                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.883495                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       140667                       # number of writebacks
system.cpu1.icache.writebacks::total           140667                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst        12357                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12357                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst        12357                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12357                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst        12357                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12357                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst       140696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       140696                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst       140696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       140696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst       140696                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       140696                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst    779242235                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    779242235                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst    779242235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    779242235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst    779242235                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    779242235                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000874                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000874                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000874                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000874                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst  5538.481798                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5538.481798                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst  5538.481798                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5538.481798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst  5538.481798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5538.481798                       # average overall mshr miss latency
system.cpu1.icache.replacements                140667                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2140425                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          261896                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            8.172805                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   330.313507                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     9.629289                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data   103.406694                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     0.374654                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst   101.889413                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  3550.386442                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.080643                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.002351                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.025246                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.000091                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.024875                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.866794                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          918                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2617                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         8616868                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        8616868                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       588552                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       588552                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks       140667                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       140667                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data         9636                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         9636                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data       224886                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       224886                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst       136255                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total       136255                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data       438490                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       438490                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst       136255                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data       663376                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         799631                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst       136255                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data       663376                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        799631                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data           35                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           35                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data        26501                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        26501                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst         4412                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         4412                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data       209504                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       209504                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst         4412                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data       236005                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       240417                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst         4412                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data       236005                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       240417                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data   1287623750                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1287623750                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst    159870000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    159870000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data  17680180000                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  17680180000                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst    159870000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data  18967803750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  19127673750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst    159870000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data  18967803750                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  19127673750                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       588552                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       588552                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       140667                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       140667                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data         9671                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         9671                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data       251387                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       251387                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst       140667                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total       140667                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data       647994                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       647994                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst       140667                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data       899381                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1040048                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst       140667                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data       899381                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1040048                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.003619                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.003619                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.105419                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.105419                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.031365                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.031365                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.323312                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.323312                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.031365                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.262408                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.231160                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.031365                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.262408                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.231160                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 48587.741972                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 48587.741972                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 36235.267452                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 36235.267452                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 84390.656026                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 84390.656026                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 36235.267452                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 80370.347027                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 79560.404422                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 36235.267452                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 80370.347027                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 79560.404422                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       179149                       # number of writebacks
system.cpu1.l2cache.writebacks::total          179149                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks         5520                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total         5520                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data           35                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           35                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data        26501                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        26501                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst         4412                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         4412                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data       209504                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       209504                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst         4412                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data       236005                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       240417                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst         4412                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data       236005                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       240417                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data       923250                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total       923250                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data   1208120750                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1208120750                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst    146634000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    146634000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data  17051668000                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  17051668000                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst    146634000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data  18259788750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  18406422750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst    146634000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data  18259788750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  18406422750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.003619                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.003619                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.105419                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.105419                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.031365                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.031365                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.323312                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.323312                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.031365                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.262408                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.231160                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.031365                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.262408                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.231160                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 26378.571429                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 26378.571429                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 45587.741972                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 45587.741972                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 33235.267452                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33235.267452                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 81390.656026                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81390.656026                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 33235.267452                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 77370.347027                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 76560.404422                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 33235.267452                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 77370.347027                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 76560.404422                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               257800                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests      2089796                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests      1049692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops        23951                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops        23950                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp       788690                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty       767701                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean       140667                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict       390922                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq         9671                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp         9671                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq       251387                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp       251387                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq       140696                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq       647994                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       422030                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      2717485                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total          3139515                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     18005376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     95227712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total         113233088                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                     259271                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic             11467392                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples      1308990                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.018344                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.134197                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0           1284979     98.17%     98.17% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1             24010      1.83%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total       1308990                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy     887058500                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy    105540177                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy    676961966                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   49                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  235760162500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          234790699                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           899865                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           260.917692                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.489982                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.033520                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   481.476498                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.059551                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.940384                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1829768177                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1829768177                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data    180434487                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      180434487                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     47008814                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      47008814                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    227443301                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       227443301                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    227443301                       # number of overall hits
system.cpu2.dcache.overall_hits::total      227443301                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data       901485                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       901485                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data       263817                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       263817                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data      1165302                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1165302                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data      1165302                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1165302                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data  25527617000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25527617000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data   2599332995                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2599332995                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data  28126949995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  28126949995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data  28126949995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  28126949995                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    181335972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    181335972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     47272631                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     47272631                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    228608603                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    228608603                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    228608603                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    228608603                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.004971                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004971                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.005581                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005581                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.005097                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005097                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.005097                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005097                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data 28317.295352                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28317.295352                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data  9852.788088                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9852.788088                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 24137.047731                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24137.047731                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 24137.047731                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24137.047731                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        16183                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              720                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    22.476389                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       589513                       # number of writebacks
system.cpu2.dcache.writebacks::total           589513                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data       252713                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       252713                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data         3940                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3940                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data       256653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       256653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data       256653                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       256653                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data       648772                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       648772                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data       259877                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       259877                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data       908649                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       908649                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data       908649                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       908649                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data  19822903750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19822903750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data   2325193495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2325193495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data  22148097245                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  22148097245                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data  22148097245                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  22148097245                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.003578                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003578                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.005497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005497                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.003975                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.003975                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 30554.499501                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30554.499501                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data  8947.284658                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8947.284658                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 24374.755538                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24374.755538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 24374.755538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24374.755538                       # average overall mshr miss latency
system.cpu2.dcache.replacements                899353                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.995525                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          196729501                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           140697                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1398.249437                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    53.676027                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   458.319499                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.104836                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.895155                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1288330553                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1288330553                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst    160871320                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      160871320                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst    160871320                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       160871320                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst    160871320                       # number of overall hits
system.cpu2.icache.overall_hits::total      160871320                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst       152476                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       152476                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst       152476                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        152476                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst       152476                       # number of overall misses
system.cpu2.icache.overall_misses::total       152476                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst    972662235                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    972662235                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst    972662235                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    972662235                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst    972662235                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    972662235                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst    161023796                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    161023796                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst    161023796                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    161023796                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst    161023796                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    161023796                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000947                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000947                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst  6379.116943                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6379.116943                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst  6379.116943                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6379.116943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst  6379.116943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6379.116943                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3250                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               89                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.516854                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       140166                       # number of writebacks
system.cpu2.icache.writebacks::total           140166                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst        12291                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12291                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst        12291                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12291                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst        12291                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12291                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst       140185                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       140185                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst       140185                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       140185                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst       140185                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       140185                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst    773013485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    773013485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst    773013485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    773013485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst    773013485                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    773013485                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000871                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000871                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000871                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000871                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000871                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000871                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst  5514.238221                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  5514.238221                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst  5514.238221                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  5514.238221                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst  5514.238221                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  5514.238221                       # average overall mshr miss latency
system.cpu2.icache.replacements                140166                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2147860                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          253641                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            8.468110                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   323.965758                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     8.688074                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data   108.372140                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data     0.366742                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst    96.599230                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  3558.008056                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.079093                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.002121                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.026458                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.000090                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.023584                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.868654                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          913                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2621                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         8604025                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        8604025                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       589513                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       589513                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks       140165                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       140165                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data         9563                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         9563                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data       227189                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       227189                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst       135958                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total       135958                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data       442342                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       442342                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst       135958                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data       669531                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         805489                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst       135958                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data       669531                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        805489                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data           22                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data        24255                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        24255                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst         4208                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         4208                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data       205567                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       205567                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst         4208                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data       229822                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       234030                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst         4208                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data       229822                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       234030                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data   1229355000                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1229355000                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst    155261000                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    155261000                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data  17556874750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  17556874750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst    155261000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data  18786229750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  18941490750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst    155261000                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data  18786229750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  18941490750                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       589513                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       589513                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       140165                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       140165                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data         9585                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         9585                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data       251444                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       251444                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst       140166                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total       140166                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data       647909                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       647909                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst       140166                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data       899353                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1039519                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst       140166                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data       899353                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1039519                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.002295                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.002295                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.096463                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.096463                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.030022                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.030022                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.317278                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.317278                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.030022                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.255541                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.225133                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.030022                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.255541                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.225133                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 50684.601113                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 50684.601113                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 36896.625475                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 36896.625475                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 85407.068012                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 85407.068012                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 36896.625475                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 81742.521386                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 80936.165235                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 36896.625475                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 81742.521386                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 80936.165235                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       175500                       # number of writebacks
system.cpu2.l2cache.writebacks::total          175500                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks         3718                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total         3718                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data           22                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total           22                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data        24255                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        24255                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst         4208                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         4208                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data       205567                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       205567                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst         4208                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data       229822                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       234030                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst         4208                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data       229822                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       234030                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data       658000                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       658000                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data   1156590000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1156590000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst    142637000                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    142637000                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data  16940173750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  16940173750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst    142637000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data  18096763750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  18239400750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst    142637000                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data  18096763750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  18239400750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.002295                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.002295                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.096463                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.096463                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.030022                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.030022                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.317278                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.317278                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.030022                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.255541                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.225133                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.030022                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.255541                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.225133                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 29909.090909                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 29909.090909                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 47684.601113                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 47684.601113                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 33896.625475                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33896.625475                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 82407.068012                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82407.068012                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 33896.625475                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 78742.521386                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 77936.165235                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 33896.625475                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 78742.521386                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 77936.165235                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               249545                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests      2088642                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests      1049086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops        20314                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops        20314                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp       788094                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty       765013                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean       140166                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict       385399                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq         9585                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp         9585                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq       251444                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp       251444                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq       140185                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq       647909                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       420517                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      2717229                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total          3137746                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side     17941248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     95287424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total         113228672                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                     251078                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic             11233216                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples      1300182                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.015657                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.124145                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0           1279825     98.43%     98.43% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1             20357      1.57%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total       1300182                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy     887000000                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy    105161658                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy    676915482                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   49                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  235760162500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          234803498                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           899083                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           261.158867                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.236163                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.033930                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   480.729908                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.061008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000066                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.938926                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1829872827                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1829872827                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data    180450171                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      180450171                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     47006769                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      47006769                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    227456940                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       227456940                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    227456940                       # number of overall hits
system.cpu3.dcache.overall_hits::total      227456940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data       901032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       901032                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data       263810                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       263810                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data      1164842                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1164842                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data      1164842                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1164842                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data  25478535500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  25478535500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data   2612223497                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2612223497                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data  28090758997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  28090758997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data  28090758997                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  28090758997                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    181351203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    181351203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     47270579                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     47270579                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    228621782                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    228621782                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    228621782                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    228621782                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.004968                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004968                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.005581                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005581                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.005095                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005095                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.005095                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005095                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data 28277.059527                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28277.059527                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data  9901.912350                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9901.912350                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 24115.510084                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24115.510084                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 24115.510084                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24115.510084                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        16480                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              727                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    22.668501                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       589229                       # number of writebacks
system.cpu3.dcache.writebacks::total           589229                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data       253043                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       253043                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data         3878                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3878                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data       256921                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       256921                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data       256921                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       256921                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data       647989                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       647989                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data       259932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       259932                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data       907921                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       907921                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data       907921                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       907921                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data  19788174750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  19788174750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data   2338382247                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2338382247                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data  22126556997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22126556997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data  22126556997                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  22126556997                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.005499                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005499                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.003971                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003971                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.003971                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003971                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 30537.825102                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 30537.825102                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data  8996.130707                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8996.130707                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 24370.575190                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24370.575190                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 24370.575190                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24370.575190                       # average overall mshr miss latency
system.cpu3.dcache.replacements                898571                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.991187                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          196719213                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           140940                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1395.765666                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    51.461995                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   460.529192                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.100512                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.899471                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1288251916                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1288251916                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst    160861252                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      160861252                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst    160861252                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       160861252                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst    160861252                       # number of overall hits
system.cpu3.icache.overall_hits::total      160861252                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst       152684                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       152684                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst       152684                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        152684                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst       152684                       # number of overall misses
system.cpu3.icache.overall_misses::total       152684                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst    987863991                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    987863991                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst    987863991                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    987863991                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst    987863991                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    987863991                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst    161013936                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    161013936                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst    161013936                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    161013936                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst    161013936                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    161013936                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000948                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000948                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000948                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000948                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000948                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000948                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst  6469.990248                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  6469.990248                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst  6469.990248                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  6469.990248                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst  6469.990248                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  6469.990248                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2896                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               91                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.824176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       140402                       # number of writebacks
system.cpu3.icache.writebacks::total           140402                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst        12256                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        12256                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst        12256                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        12256                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst        12256                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        12256                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst       140428                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       140428                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst       140428                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       140428                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst       140428                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       140428                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst    781494491                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    781494491                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst    781494491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    781494491                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst    781494491                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    781494491                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000872                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000872                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000872                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000872                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000872                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000872                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst  5565.090231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5565.090231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst  5565.090231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5565.090231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst  5565.090231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5565.090231                       # average overall mshr miss latency
system.cpu3.icache.replacements                140402                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2146876                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          257132                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            8.349315                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   318.068134                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     7.460417                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data   130.646945                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data     0.401836                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst    94.387341                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  3545.035326                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.077653                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.001821                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.031896                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.000098                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.023044                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.865487                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          921                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2549                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          552                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         8603112                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        8603112                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       589229                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       589229                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks       140402                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       140402                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data         9550                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         9550                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data       226335                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       226335                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst       135779                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total       135779                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data       440978                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       440978                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst       135779                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data       667313                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         803092                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst       135779                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data       667313                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        803092                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data           33                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           33                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data        25133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        25133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst         4623                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         4623                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data       206125                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       206125                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst         4623                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data       231258                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       235881                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst         4623                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data       231258                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       235881                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data   1244290000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1244290000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst    164016250                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    164016250                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data  17526850750                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  17526850750                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst    164016250                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data  18771140750                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  18935157000                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst    164016250                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data  18771140750                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  18935157000                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       589229                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       589229                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       140402                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       140402                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data         9583                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         9583                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data       251468                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       251468                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst       140402                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total       140402                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data       647103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       647103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst       140402                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data       898571                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1038973                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst       140402                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data       898571                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1038973                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.003444                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.003444                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.099945                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.099945                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.032927                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.032927                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.318535                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.318535                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.032927                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.257362                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.227033                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.032927                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.257362                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.227033                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 49508.216289                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 49508.216289                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 35478.314947                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 35478.314947                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 85030.203760                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85030.203760                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 35478.314947                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 81169.692508                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 80274.193343                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 35478.314947                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 81169.692508                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 80274.193343                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       176613                       # number of writebacks
system.cpu3.l2cache.writebacks::total          176613                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks         4034                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total         4034                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data           33                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           33                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data        25133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        25133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst         4623                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         4623                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data       206125                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       206125                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst         4623                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data       231258                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       235881                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst         4623                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data       231258                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       235881                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data       974750                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       974750                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data   1168891000                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1168891000                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst    150147250                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    150147250                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data  16908475750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  16908475750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst    150147250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data  18077366750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  18227514000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst    150147250                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data  18077366750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  18227514000                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.003444                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.003444                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.099945                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.099945                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.032927                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.032927                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.318535                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.318535                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.032927                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.257362                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.227033                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.032927                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.257362                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.227033                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 29537.878788                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 29537.878788                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 46508.216289                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 46508.216289                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 32478.314947                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 32478.314947                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 82030.203760                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82030.203760                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 32478.314947                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 78169.692508                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 77274.193343                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 32478.314947                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 78169.692508                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 77274.193343                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               253036                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests      2087555                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests      1048530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests         1652                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops        22287                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops        22283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp       787531                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty       765842                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean       140402                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict       387307                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq         9583                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp         9583                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq       251468                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp       251468                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq       140428                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq       647103                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       421232                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      2714879                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total          3136111                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side     17971456                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     95219200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total         113190656                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                     254604                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic             11304896                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples      1303160                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.018374                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.134322                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0           1279220     98.16%     98.16% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1             23936      1.84%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2                 4      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total       1303160                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy     886704250                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy    105342912                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy    676331719                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                     2140433                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    794061                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.695552                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     440.710081                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.inst      132.757978                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data     4397.852546                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.inst      133.185968                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data     4437.987178                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.inst      130.472593                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data     4421.326722                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.inst      136.670325                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data     4409.105755                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus0.data     4.870460                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus1.data     5.363419                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus2.data     5.202484                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus3.data     5.392529                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst   234.106430                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data 27885.086576                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst   230.680057                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data 27860.086646                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst   232.909114                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data 27858.978267                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst   232.203450                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data 27877.051422                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.003362                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.inst       0.001013                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.033553                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.inst       0.001016                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.033859                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.inst       0.000995                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.033732                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.inst       0.001043                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.033639                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus0.data     0.000037                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus1.data     0.000041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus2.data     0.000040                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus3.data     0.000041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.001786                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.212746                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.001760                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.212556                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.001777                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.212547                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.001772                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.212685                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2902                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24546                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       103342                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  30706477                       # Number of tag accesses
system.l3.tags.data_accesses                 30706477                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks       703333                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           703333                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_10.data            6                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_11.data           14                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_12.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_13.data            8                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   33                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data        13394                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data        17652                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data        15426                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data        16290                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 62762                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.inst         3405                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data        46051                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.inst         3514                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data        53862                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst         3295                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data        50068                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.inst         3728                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data        50538                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            214461                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.inst         3405                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_10.data        59445                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.inst         3514                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data        71514                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst         3295                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data        65494                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.inst         3728                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data        66828                       # number of demand (read+write) hits
system.l3.demand_hits::total                   277223                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.inst         3405                       # number of overall hits
system.l3.overall_hits::.switch_cpus_10.data        59445                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.inst         3514                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data        71514                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst         3295                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data        65494                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.inst         3728                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data        66828                       # number of overall hits
system.l3.overall_hits::total                  277223                       # number of overall hits
system.l3.UpgradeReq_misses::.switch_cpus_10.data           22                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_11.data           21                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_12.data           17                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_13.data           25                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::.switch_cpus_10.data         8792                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data         8849                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data         8829                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data         8843                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               35313                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          943                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data       155675                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          898                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data       155642                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          913                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data       155499                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          895                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data       155587                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          626052                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          943                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data       164467                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          898                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data       164491                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          913                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data       164328                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          895                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data       164430                       # number of demand (read+write) misses
system.l3.demand_misses::total                 661365                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          943                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data       164467                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          898                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data       164491                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          913                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data       164328                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          895                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data       164430                       # number of overall misses
system.l3.overall_misses::total                661365                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data    898728500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data    925543500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data    905791500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data    905734500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3635798000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     96439250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data  15724855750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     93345500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data  15737579250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     92417500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data  15680684000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     93813500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data  15641981250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  63161116000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     96439250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data  16623584250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     93345500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data  16663122750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     92417500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data  16586475500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     93813500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data  16547715750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      66796914000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     96439250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data  16623584250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     93345500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data  16663122750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     92417500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data  16586475500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     93813500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data  16547715750                       # number of overall miss cycles
system.l3.overall_miss_latency::total     66796914000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks       703333                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       703333                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              118                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data        22186                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data        26501                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data        24255                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data        25133                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             98075                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst         4348                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data       201726                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst         4412                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data       209504                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst         4208                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data       205567                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst         4623                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data       206125                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        840513                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst         4348                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data       223912                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst         4412                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data       236005                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst         4208                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data       229822                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst         4623                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data       231258                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               938588                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst         4348                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data       223912                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst         4412                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data       236005                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst         4208                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data       229822                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst         4623                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data       231258                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              938588                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_10.data     0.785714                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_11.data     0.600000                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_12.data     0.772727                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_13.data     0.757576                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.720339                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.396286                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.333912                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.364007                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.351848                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.360061                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.216881                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.771715                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst     0.203536                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.742907                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.216968                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.756440                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst     0.193597                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.754819                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.744845                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst     0.216881                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.734516                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst     0.203536                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.696981                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.216968                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.715023                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst     0.193597                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.711024                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.704638                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst     0.216881                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.734516                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst     0.203536                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.696981                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.216968                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.715023                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst     0.193597                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.711024                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.704638                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 102221.166970                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 104593.004859                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 102592.762487                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 102423.894606                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 102959.193498                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 102268.557794                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 101010.796531                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 103948.218263                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 101113.961848                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 101223.986857                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 100841.060071                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 104819.553073                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 100535.271263                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 100887.970967                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 102268.557794                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 101075.499948                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 103948.218263                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 101301.121338                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 101223.986857                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 100935.175381                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 104819.553073                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 100636.840905                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100998.562065                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 102268.557794                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 101075.499948                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 103948.218263                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 101301.121338                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 101223.986857                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 100935.175381                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 104819.553073                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 100636.840905                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100998.562065                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              542089                       # number of writebacks
system.l3.writebacks::total                    542089                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks         2156                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2156                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_10.data           22                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_11.data           21                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_12.data           17                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_13.data           25                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data         8792                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data         8849                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data         8829                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data         8843                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          35313                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          943                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data       155675                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          898                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data       155642                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          913                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data       155499                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          895                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data       155587                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       626052                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          943                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data       164467                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          898                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data       164491                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          913                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data       164328                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          895                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data       164430                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            661365                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          943                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data       164467                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          898                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data       164491                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          913                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data       164328                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          895                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data       164430                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           661365                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data       434500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data       402750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data       331750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data       485750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1654750                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data    806412500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data    832629000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data    813086751                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data    812883000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3265011251                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     86537750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data  14090268250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     83916500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data  14103338001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     82831000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data  14047944500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     84416000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data  14008317750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  56587569751                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     86537750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data  14896680750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     83916500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data  14935967001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     82831000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data  14861031251                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     84416000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data  14821200750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  59852581002                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     86537750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data  14896680750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     83916500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data  14935967001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     82831000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data  14861031251                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     84416000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data  14821200750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  59852581002                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.757576                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.720339                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.396286                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.333912                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.364007                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.351848                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.360061                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.216881                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.771715                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst     0.203536                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.742907                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.216968                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.756440                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst     0.193597                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.754819                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.744845                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst     0.216881                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.734516                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst     0.203536                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.696981                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.216968                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.715023                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst     0.193597                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.711024                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.704638                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst     0.216881                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.734516                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst     0.203536                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.696981                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.216968                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.715023                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst     0.193597                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.711024                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.704638                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        19750                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 19178.571429                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 19514.705882                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data        19430                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19467.647059                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 91721.166970                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 94093.004859                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 92092.734285                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 91923.894606                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 92459.186447                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 91768.557794                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 90510.796531                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 93448.218263                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 90613.960249                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 90723.986857                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 90341.060071                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 94319.553073                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 90035.271263                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 90387.970570                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 91768.557794                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 90575.499948                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 93448.218263                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 90801.119824                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 90723.986857                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 90435.173866                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 94319.553073                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 90136.840905                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 90498.561312                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 91768.557794                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 90575.499948                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 93448.218263                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 90801.119824                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 90723.986857                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 90435.173866                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 94319.553073                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 90136.840905                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 90498.561312                       # average overall mshr miss latency
system.l3.replacements                         662989                       # number of replacements
system.membus.snoop_filter.tot_requests       1320495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       659130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             626052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       542089                       # Transaction distribution
system.membus.trans_dist::CleanEvict           116956                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               85                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35313                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        626052                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port       990268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port       991592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1981860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1981860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port     38493312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port     38527744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     77021056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77021056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            661450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  661450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              661450                       # Request fanout histogram
system.membus.reqLayer8.occupancy          2017493802                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer9.occupancy          2018206338                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3568883815                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups    287162786                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted    287162786                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect     43237090                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups    263764131                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS     11767377                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect      3133867                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups    263764131                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     66052037                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses    197712094                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted     32386289                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        187677349                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         63218793                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses             990307                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses             199650                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses        161035925                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses              22443                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles             942585550                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    482580655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts          1238880095                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches        287162786                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     77819414                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles          416190379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles     86581718                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.TlbCycles               5                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_10.fetch.MiscStallCycles        15612                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles       121265                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          369                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines      161013529                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes     20000190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples    942199144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.506169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.460361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0     582095038     61.78%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1      15581293      1.65%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2      16955864      1.80%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3      18365695      1.95%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4      15707107      1.67%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      30040070      3.19%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6      23436054      2.49%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7      17069231      1.81%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8     222948792     23.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total    942199144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.304654                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             1.314342                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles     423073687                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles    144659584                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles      328749753                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles      2425253                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles     43290859                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts   2198582572                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles     43290859                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     441985467                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles    144168190                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles         3061                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      308870967                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles      3880593                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts   2057260411                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents       486730                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents       174573                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents       704937                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents       797889                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands   2441290251                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   4705789221                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   2631751555                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups        75733                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps   1138603874                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps    1302686310                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts           95                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts       15125330                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    226723536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     83063362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads      4868175                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores      4064582                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded      1810981526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded          704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued     1570738885                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued      8171062                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined    866769724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined   1071681177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved          611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples    942199144                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.667099                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.236736                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0    494575725     52.49%     52.49% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1    100904187     10.71%     63.20% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     73245597      7.77%     70.97% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     57988915      6.15%     77.13% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     64150758      6.81%     83.94% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     59576840      6.32%     90.26% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     57910774      6.15%     96.41% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7     23345901      2.48%     98.89% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8     10500447      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total    942199144                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu     26280863     90.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu          301      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt          344      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            7      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead      1832989      6.28%     96.28% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite      1084867      3.72%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead           51      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite          606      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass     18163959      1.16%      1.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu   1281990995     81.62%     82.77% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult       239949      0.02%     82.79% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv      2472433      0.16%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd          686      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu         6650      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt         8844      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc         9354      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt          210      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            3      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            4      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    200471534     12.76%     95.71% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     67366333      4.29%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead         5668      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite         2263      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total   1570738885                       # Type of FU issued
system.switch_cpus_10.iq.rate                1.666415                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt         29200028                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.018590                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   4120968721                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes   2677748897                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses   1456156631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads        79280                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes        51544                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses        36863                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses   1581734881                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses        40073                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads      5789637                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads    106047826                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses       133327                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation        65413                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores     35791097                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads         2713                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked         2050                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles     43290859                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles     99555261                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles       397932                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts   1810982230                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts     29899834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    226723536                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     83063362                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts          294                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents         7587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents       386492                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents        65413                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect     11565926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect     43513087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts     55079013                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts   1497952807                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    187675058                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts     72786075                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         250893193                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches     158170140                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        63218135                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          1.589196                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent          1463041622                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count         1456193494                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers     1115543011                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1550504304                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            1.544893                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.719471                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts    866771219                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls           93                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts     43251894                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples    800516269                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.179504                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.171457                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0    513729909     64.17%     64.17% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1    100027365     12.50%     76.67% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     40705684      5.08%     81.76% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     48550570      6.06%     87.82% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     24349515      3.04%     90.86% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     13577662      1.70%     92.56% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      9087930      1.14%     93.69% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      6593013      0.82%     94.52% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     43894621      5.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total    800516269                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    499994556                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    944212452                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           167947955                       # Number of memory references committed
system.switch_cpus_10.commit.loads          120675696                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches       114518164                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts           34180                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      940873911                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls      4841979                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass      3163236      0.34%      0.34% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    770608829     81.61%     81.95% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult        99074      0.01%     81.96% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv      2368749      0.25%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd          680      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu         5942      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt         8816      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc         9151      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt           14      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead    120671194     12.78%     94.99% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     47272248      5.01%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead         4502      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite           11      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    944212452                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     43894621                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        2567605319                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       3765827160                       # The number of ROB writes
system.switch_cpus_10.timesIdled                32928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles               386406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        499994556                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          944212452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.885192                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.885192                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.530450                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.530450                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    1767680431                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes   1229045298                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads          65229                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes         30664                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      726109804                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     498393541                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    649921388                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes           88                       # number of misc regfile writes
system.switch_cpus_11.branchPred.lookups    287179056                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted    287179056                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect     43236653                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups    263713443                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS     11760532                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect      3133533                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups    263713443                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     66055935                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses    197657508                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted     32378474                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        187676817                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         63211950                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses             990285                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses             200049                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses        161026932                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses              22124                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles             942585550                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    482577545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts          1238994755                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches        287179056                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     77816467                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles          416204954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles     86581480                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.TlbCycles               2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_11.fetch.MiscStallCycles        15129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       118597                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          527                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines      161004853                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes     19991637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples    942207494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.506371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.460460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0     582078286     61.78%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1      15580705      1.65%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2      16961146      1.80%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3      18353049      1.95%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4      15717919      1.67%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      30039418      3.19%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6      23425951      2.49%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7      17072796      1.81%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8     222978224     23.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total    942207494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.304672                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             1.314464                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles     422994453                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles    144751628                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles      328732719                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles      2437940                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles     43290740                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts   2198622067                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles     43290740                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     441913549                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles    144186253                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles         4263                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      308854677                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles      3957999                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts   2057269517                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents       508612                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents       178531                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents       681388                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents       869831                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands   2441362262                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   4705874129                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   2631786403                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups        75699                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps   1138353445                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps    1303008790                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts           98                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts       15247724                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    226728838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     83058548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads      4870258                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores      4082653                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded      1811011320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded          815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued     1570708790                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued      8174720                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined    867006917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined   1071889749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved          722                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples    942207494                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.667052                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.236762                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0    494592394     52.49%     52.49% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1    100917780     10.71%     63.20% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     73240317      7.77%     70.98% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     57978130      6.15%     77.13% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     64135348      6.81%     83.94% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     59576547      6.32%     90.26% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     57913123      6.15%     96.41% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7     23357719      2.48%     98.89% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8     10496136      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total    942207494                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu     26280185     90.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu          305      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt          340      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            7      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead      1834075      6.28%     96.28% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite      1085045      3.72%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead           57      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite          568      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass     18165077      1.16%      1.16% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu   1281967154     81.62%     82.77% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult       239440      0.02%     82.79% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv      2472864      0.16%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd          688      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu         6644      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt         8824      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc         9350      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt          209      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            3      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            3      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    200470221     12.76%     95.71% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     67360498      4.29%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead         5697      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite         2118      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total   1570708790                       # Type of FU issued
system.switch_cpus_11.iq.rate                1.666383                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt         29200582                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.018591                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   4120921409                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes   2678016922                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses   1456132855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads        78961                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes        51524                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses        36708                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses   1581704404                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses        39891                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5805053                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads    106079949                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses       133430                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation        66194                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores     35797006                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads         2871                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked         2106                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles     43290740                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles     99601142                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles       432400                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts   1811012135                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts     29904616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    226728838                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     83058548                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts          337                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents         8375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents       420272                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents        66194                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect     11565435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect     43509984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts     55075419                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts   1497931707                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    187674468                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts     72777077                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         250885753                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches     158164058                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        63211285                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          1.589173                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent          1463015713                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count         1456169563                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers     1115514221                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1550492070                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            1.544867                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.719458                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts    867009269                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls           93                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts     43251075                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples    800481383                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.179297                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.171444                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0    513783236     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1     99991933     12.49%     76.68% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     40693344      5.08%     81.76% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     48526602      6.06%     87.82% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     24341992      3.04%     90.86% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     13568486      1.70%     92.56% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      9088121      1.14%     93.69% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      6593694      0.82%     94.52% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     43893975      5.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total    800481383                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499884036                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    944005209                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           167910427                       # Number of memory references committed
system.switch_cpus_11.commit.loads          120648885                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches       114492961                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts           34180                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      940667311                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls      4840950                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass      3162615      0.34%      0.34% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    770440214     81.61%     81.95% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        99037      0.01%     81.96% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv      2368307      0.25%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd          680      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu         5942      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt         8816      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc         9151      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt           14      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead    120644383     12.78%     94.99% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     47261531      5.01%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead         4502      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite           11      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    944005209                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     43893975                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        2567601886                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       3765933108                       # The number of ROB writes
system.switch_cpus_11.timesIdled                33055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles               378056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499884036                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          944005209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.885608                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.885608                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.530333                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.530333                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    1767631618                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes   1229035242                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads          65042                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes         30639                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      726115972                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     498402052                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    649905099                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes           88                       # number of misc regfile writes
system.switch_cpus_12.branchPred.lookups    287176402                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted    287176402                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect     43243170                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups    263729238                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS     11764594                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect      3135033                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups    263729238                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     66043269                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses    197685969                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted     32389227                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        187694167                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         63217947                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses             991549                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses             200116                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses        161045955                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses              22200                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles             942585550                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    482609298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts          1238993160                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches        287176402                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     77807863                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles          416176059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles     86594392                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.MiscStallCycles        15305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles       118799                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          602                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines      161023799                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes     20004129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples    942217259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     2.506357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     3.460463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0     582090732     61.78%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1      15581090      1.65%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2      16950269      1.80%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3      18363046      1.95%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4      15710815      1.67%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      30042042      3.19%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6      23425911      2.49%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7      17074099      1.81%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8     222979255     23.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total    942217259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.304669                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             1.314462                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles     423068758                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles    144659514                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles      328763792                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles      2427991                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles     43297196                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts   2198737500                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles     43297196                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     441984976                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles    144157527                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles         3454                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      308882208                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles      3891891                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts   2057391717                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents       487951                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents       177959                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents       700741                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents       802065                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands   2441429680                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   4706138854                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   2631967061                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups        75441                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps   1138616597                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps    1302813044                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts           97                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts       15168320                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    226739535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     83070069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads      4874156                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores      4065898                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded      1811071630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded          613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued     1570810445                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued      8161932                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined    866849530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined   1071724059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved          520                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples    942217259                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     1.667143                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     2.236770                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0    494573969     52.49%     52.49% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1    100920110     10.71%     63.20% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     73246644      7.77%     70.98% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     57971325      6.15%     77.13% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     64153503      6.81%     83.94% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     59589826      6.32%     90.26% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     57912807      6.15%     96.41% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7     23349512      2.48%     98.89% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8     10499563      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total    942217259                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu     26272359     90.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu          311      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt          338      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc            8      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead      1833530      6.28%     96.28% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite      1084996      3.72%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead           51      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite          586      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass     18167746      1.16%      1.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu   1282047287     81.62%     82.77% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult       239532      0.02%     82.79% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv      2471822      0.16%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd          688      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu         6648      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt         8828      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc         9357      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt          230      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv            3      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult            3      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    200484134     12.76%     95.71% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     67366280      4.29%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead         5688      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite         2199      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total   1570810445                       # Type of FU issued
system.switch_cpus_12.iq.rate                1.666491                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt         29192179                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.018584                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   4121113119                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes   2677919840                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses   1456234115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads        79135                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes        51232                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses        36755                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses   1581794869                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses        40009                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads      5796873                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads    106062665                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses       133121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation        66258                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores     35797437                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads         2689                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked         2037                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles     43297196                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles     99602404                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles       425328                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts   1811072243                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts     29903842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    226739535                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     83070069                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts          265                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents         8096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents       413416                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents        66258                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect     11563306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect     43521453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts     55084759                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts   1498042308                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    187691771                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts     72768131                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         250908995                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches     158183063                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        63217224                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          1.589291                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent          1463120220                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count         1456270870                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers     1115603750                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1550602294                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            1.544975                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.719465                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts    866851336                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls           93                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts     43257566                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples    800514362                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     1.179520                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     2.171541                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0    513739808     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1    100024724     12.50%     76.67% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     40695390      5.08%     81.75% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     48547760      6.06%     87.82% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     24349758      3.04%     90.86% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     13571528      1.70%     92.56% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6      9089789      1.14%     93.69% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      6596341      0.82%     94.52% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     43899264      5.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total    800514362                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    944222689                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           167949497                       # Number of memory references committed
system.switch_cpus_12.commit.loads          120676865                       # Number of loads committed
system.switch_cpus_12.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches       114519491                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts           34180                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      940884105                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls      4842006                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass      3163276      0.34%      0.34% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    770617472     81.61%     81.95% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult        99075      0.01%     81.96% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv      2368760      0.25%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd          680      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu         5942      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt         8816      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc         9151      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt           14      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead    120672363     12.78%     94.99% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     47272621      5.01%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead         4502      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite           11      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    944222689                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     43899264                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        2567689123                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       3766029851                       # The number of ROB writes
system.switch_cpus_12.timesIdled                32911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles               368291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        500000001                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          944222689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    1.885171                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              1.885171                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.530456                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.530456                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    1767765313                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes   1229106929                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads          65079                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes         30632                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      726203971                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     498426833                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    649972135                       # number of misc regfile reads
system.switch_cpus_12.misc_regfile_writes           88                       # number of misc regfile writes
system.switch_cpus_13.branchPred.lookups    287145674                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted    287145674                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect     43234217                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups    263678133                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS     11764107                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect      3135114                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups    263678133                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     66061592                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses    197616541                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted     32377853                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        187709185                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         63215711                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses             990430                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses             199921                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses        161036824                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses              22927                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 294291628250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles             942585550                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    482589020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts          1238868700                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches        287145674                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     77825699                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles          416182271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles     86576186                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.TlbCycles             320                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_13.fetch.MiscStallCycles        15722                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles       123091                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          303                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines      161013940                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes     19998033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples    942198820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     2.506113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     3.460309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0     582093789     61.78%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1      15581615      1.65%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2      16958611      1.80%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3      18367727      1.95%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4      15716373      1.67%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      30044091      3.19%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6      23424658      2.49%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7      17074959      1.81%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8     222936997     23.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total    942198820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.304636                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             1.314330                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles     423074311                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles    144652452                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles      328758173                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles      2425782                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles     43288093                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts   2198578227                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles     43288093                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     441981205                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles    144171990                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles         3917                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      308884420                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles      3869187                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts   2057285319                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents       478116                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents       178945                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents       685457                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents       812310                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands   2441337665                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   4705881852                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   2631823767                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups        74988                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps   1138572811                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps    1302764779                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts           95                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts       15120654                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    226752921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     83060638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads      4875323                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores      4073472                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded      1811008766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded          705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued     1570773247                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued      8160911                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined    866823773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined   1071695603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved          612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples    942198820                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     1.667136                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     2.236782                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0    494582062     52.49%     52.49% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1    100902038     10.71%     63.20% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     73223735      7.77%     70.97% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     57999036      6.16%     77.13% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     64144767      6.81%     83.94% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     59577610      6.32%     90.26% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     57927308      6.15%     96.41% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7     23342447      2.48%     98.89% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8     10499817      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total    942198820                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu     26275813     90.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu          323      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt          319      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc            9      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead      1833227      6.28%     96.28% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite      1085211      3.72%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead           50      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite          568      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass     18163808      1.16%      1.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu   1281999352     81.62%     82.77% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult       239597      0.02%     82.79% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv      2472255      0.16%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd          687      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu         6628      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt         8828      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc         9355      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt          238      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv            3      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult            4      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    200503066     12.76%     95.71% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     67361674      4.29%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead         5636      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite         2116      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total   1570773247                       # Type of FU issued
system.switch_cpus_13.iq.rate                1.666452                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt         29195520                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.018587                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   4121022962                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes   2677831196                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses   1456199297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads        78778                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes        50490                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses        36701                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses   1581765114                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses        39845                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads      5797610                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads    106080707                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses       132836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation        65265                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores     35790058                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads         2706                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked         1801                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles     43288093                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles     99548018                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles       406553                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts   1811009471                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts     29908685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    226752921                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     83060638                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts          297                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents         7481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents       395283                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents        65265                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect     11567864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect     43508077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts     55075941                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts   1498014877                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    187706810                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts     72758365                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         250921874                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches     158178564                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        63215064                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          1.589261                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent          1463089849                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count         1456235998                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers     1115591443                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1550570613                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            1.544938                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.719472                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts    866825275                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls           93                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts     43249067                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples    800509888                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     1.179480                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     2.171463                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0    513740843     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1    100013695     12.49%     76.67% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     40700985      5.08%     81.75% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     48556123      6.07%     87.82% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     24349236      3.04%     90.86% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     13575430      1.70%     92.56% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6      9082697      1.13%     93.69% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      6595687      0.82%     94.52% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     43895192      5.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total    800509888                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    499980670                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    944185655                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           167942791                       # Number of memory references committed
system.switch_cpus_13.commit.loads          120672211                       # Number of loads committed
system.switch_cpus_13.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches       114514845                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts           34180                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      940847151                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls      4841824                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass      3163201      0.34%      0.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    770587250     81.61%     81.95% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult        99066      0.01%     81.96% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv      2368738      0.25%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd          680      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu         5942      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt         8816      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc         9151      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt           14      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult            3      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     82.21% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead    120667709     12.78%     94.99% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     47270569      5.01%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead         4502      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite           11      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    944185655                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     43895192                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        2567625626                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       3765887920                       # The number of ROB writes
system.switch_cpus_13.timesIdled                33162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles               386730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        499980670                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          944185655                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    1.885244                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              1.885244                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.530435                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.530435                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    1767777709                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes   1229091026                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads          65024                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes         30624                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      726169382                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     498427539                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    649966184                       # number of misc regfile reads
system.switch_cpus_13.misc_regfile_writes           88                       # number of misc regfile writes
system.tol3bus.snoop_filter.tot_requests      1877718                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       939132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           6100                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         6100                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 294291628250                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            840513                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1245422                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          356579                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             118                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            118                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            98075                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           98075                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       840513                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       684869                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       721562                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       702163                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       707830                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total               2816424                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side     25621184                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side     26852224                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side     26209920                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side     26399616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              105082944                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          662989                       # Total snoops (count)
system.tol3bus.snoopTraffic                  34693696                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1601695                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003808                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.061595                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1595595     99.62%     99.62% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6100      0.38%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1601695                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          821096000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         171213205                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         180331958                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         175540948                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         176929956                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
