// Seed: 2094253757
module module_0 #(
    parameter id_1 = 32'd56
);
  wire [-1 : 1] _id_1;
  logic [7:0] id_2;
  bit [-1 'b0 : (  id_1  &&  1  &&  id_1  )] id_3;
  assign id_2[{1{id_1}}] = id_3;
  logic id_4;
  ;
  wire id_5;
  assign id_3 = -1 == -1 / -1;
  assign id_2 = id_1;
  initial begin : LABEL_0
    id_3 <= id_2;
  end
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wor id_3
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  logic id_5;
  ;
endmodule
