

================================================================
== Vitis HLS Report for 'chacha20_kernel'
================================================================
* Date:           Wed Feb  4 17:50:42 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        chacha20
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.69>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%state_4_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_4" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 55 'read' 'state_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%state_0_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_0" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 56 'read' 'state_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%state_12_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_12" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 57 'read' 'state_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%state_8_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_8" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 58 'read' 'state_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%state_5_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_5" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 59 'read' 'state_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%state_1_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_1" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 60 'read' 'state_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%state_13_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_13" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 61 'read' 'state_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%state_9_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_9" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 62 'read' 'state_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%state_6_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_6" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 63 'read' 'state_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%state_2_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_2" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 64 'read' 'state_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%state_14_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_14" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 65 'read' 'state_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%state_10_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_10" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 66 'read' 'state_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%state_7_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_7" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 67 'read' 'state_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%state_3_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_3" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 68 'read' 'state_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%state_15_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_15" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 69 'read' 'state_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%state_11_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %state_11" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 70 'read' 'state_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (2.70ns)   --->   "%add_ln8 = add i32 %state_0_read, i32 %state_4_read" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 71 'add' 'add_ln8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (2.70ns)   --->   "%add_ln8_1 = add i32 %state_1_read, i32 %state_5_read" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 72 'add' 'add_ln8_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.99ns)   --->   "%xor_ln8_1 = xor i32 %state_13_read, i32 %add_ln8_1" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 73 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i32 %xor_ln8_1" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 74 'trunc' 'trunc_ln8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln8_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_1, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 75 'partselect' 'lshr_ln8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.70ns)   --->   "%add_ln8_2 = add i32 %state_2_read, i32 %state_6_read" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 76 'add' 'add_ln8_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.70ns)   --->   "%add_ln8_3 = add i32 %state_3_read, i32 %state_7_read" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 77 'add' 'add_ln8_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.99ns)   --->   "%xor_ln8_3 = xor i32 %state_15_read, i32 %add_ln8_3" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 78 'xor' 'xor_ln8_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln8_3 = trunc i32 %xor_ln8_3" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 79 'trunc' 'trunc_ln8_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln8_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_3, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 80 'partselect' 'lshr_ln8_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln8_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_3, i16 %lshr_ln8_3" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 81 'bitconcatenate' 'or_ln8_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.39>
ST_2 : Operation 82 [1/1] (0.99ns)   --->   "%xor_ln8 = xor i32 %state_12_read, i32 %add_ln8" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 82 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %xor_ln8" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 83 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 84 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8, i16 %lshr_ln8" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 85 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.70ns)   --->   "%add_ln9 = add i32 %state_8_read, i32 %or_ln8" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 86 'add' 'add_ln9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln9 = xor i32 %state_4_read, i32 %add_ln9" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 87 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %xor_ln9" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 88 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 89 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln8_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_1, i16 %lshr_ln8_1" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 90 'bitconcatenate' 'or_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.70ns)   --->   "%add_ln9_1 = add i32 %state_9_read, i32 %or_ln8_1" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 91 'add' 'add_ln9_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln9_1 = xor i32 %state_5_read, i32 %add_ln9_1" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 92 'xor' 'xor_ln9_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i32 %xor_ln9_1" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 93 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln9_1 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_1, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 94 'partselect' 'lshr_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln9_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_1, i12 %lshr_ln9_1" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 95 'bitconcatenate' 'or_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.70ns)   --->   "%add_ln10_1 = add i32 %or_ln9_1, i32 %add_ln8_1" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 96 'add' 'add_ln10_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.99ns)   --->   "%xor_ln8_2 = xor i32 %state_14_read, i32 %add_ln8_2" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 97 'xor' 'xor_ln8_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = trunc i32 %xor_ln8_2" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 98 'trunc' 'trunc_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln8_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_2, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 99 'partselect' 'lshr_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln8_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_2, i16 %lshr_ln8_2" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 100 'bitconcatenate' 'or_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.70ns)   --->   "%add_ln9_2 = add i32 %state_10_read, i32 %or_ln8_2" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 101 'add' 'add_ln9_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.99ns)   --->   "%xor_ln9_2 = xor i32 %state_6_read, i32 %add_ln9_2" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 102 'xor' 'xor_ln9_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i32 %xor_ln9_2" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 103 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln9_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_2, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 104 'partselect' 'lshr_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.70ns)   --->   "%add_ln9_3 = add i32 %state_11_read, i32 %or_ln8_3" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 105 'add' 'add_ln9_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.99ns)   --->   "%xor_ln9_3 = xor i32 %state_7_read, i32 %add_ln9_3" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 106 'xor' 'xor_ln9_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln9_3 = trunc i32 %xor_ln9_3" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 107 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln9_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_3, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 108 'partselect' 'lshr_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln9_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_3, i12 %lshr_ln9_3" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 109 'bitconcatenate' 'or_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.70ns)   --->   "%add_ln10_3 = add i32 %or_ln9_3, i32 %add_ln8_3" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 110 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.39>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9, i12 %lshr_ln9" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 111 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.70ns)   --->   "%add_ln10 = add i32 %or_ln9, i32 %add_ln8" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 112 'add' 'add_ln10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.99ns)   --->   "%xor_ln10 = xor i32 %add_ln10, i32 %or_ln8" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 113 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i32 %xor_ln10" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 114 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 115 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10, i8 %lshr_ln" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 116 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.70ns)   --->   "%add_ln11 = add i32 %or_ln, i32 %add_ln9" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 117 'add' 'add_ln11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.99ns)   --->   "%xor_ln10_1 = xor i32 %add_ln10_1, i32 %or_ln8_1" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 118 'xor' 'xor_ln10_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i32 %xor_ln10_1" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 119 'trunc' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln10_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_1, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 120 'partselect' 'lshr_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln10_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_1, i8 %lshr_ln10_1" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 121 'bitconcatenate' 'or_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.70ns)   --->   "%add_ln11_1 = add i32 %or_ln10_1, i32 %add_ln9_1" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 122 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln11_1 = xor i32 %add_ln11_1, i32 %or_ln9_1" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 123 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i32 %xor_ln11_1" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 124 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln11_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_1, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 125 'partselect' 'lshr_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln9_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_2, i12 %lshr_ln9_2" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 126 'bitconcatenate' 'or_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.70ns)   --->   "%add_ln10_2 = add i32 %or_ln9_2, i32 %add_ln8_2" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 127 'add' 'add_ln10_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.99ns)   --->   "%xor_ln10_2 = xor i32 %add_ln10_2, i32 %or_ln8_2" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 128 'xor' 'xor_ln10_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = trunc i32 %xor_ln10_2" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 129 'trunc' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln10_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_2, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 130 'partselect' 'lshr_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln10_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_2, i8 %lshr_ln10_2" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 131 'bitconcatenate' 'or_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.70ns)   --->   "%add_ln11_2 = add i32 %or_ln10_2, i32 %add_ln9_2" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 132 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.99ns)   --->   "%xor_ln10_3 = xor i32 %add_ln10_3, i32 %or_ln8_3" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 133 'xor' 'xor_ln10_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = trunc i32 %xor_ln10_3" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 134 'trunc' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln10_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_3, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 135 'partselect' 'lshr_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln10_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_3, i8 %lshr_ln10_3" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 136 'bitconcatenate' 'or_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.70ns)   --->   "%add_ln11_3 = add i32 %or_ln10_3, i32 %add_ln9_3" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 137 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.99ns)   --->   "%xor_ln11_3 = xor i32 %add_ln11_3, i32 %or_ln9_3" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 138 'xor' 'xor_ln11_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = trunc i32 %xor_ln11_3" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 139 'trunc' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%lshr_ln11_3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_3, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 140 'partselect' 'lshr_ln11_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.39>
ST_4 : Operation 141 [1/1] (0.99ns)   --->   "%xor_ln11 = xor i32 %add_ln11, i32 %or_ln9" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 141 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %xor_ln11" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 142 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 143 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11, i7 %lshr_ln1" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 144 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln11_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_1, i7 %lshr_ln11_1" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 145 'bitconcatenate' 'or_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.99ns)   --->   "%xor_ln11_2 = xor i32 %add_ln11_2, i32 %or_ln9_2" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 146 'xor' 'xor_ln11_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %xor_ln11_2" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 147 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln11_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_2, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 148 'partselect' 'lshr_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln11_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_2, i7 %lshr_ln11_2" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 149 'bitconcatenate' 'or_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln11_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_3, i7 %lshr_ln11_3" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 150 'bitconcatenate' 'or_ln11_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (2.70ns)   --->   "%add_ln8_4 = add i32 %or_ln11_1, i32 %add_ln10" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 151 'add' 'add_ln8_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.99ns)   --->   "%xor_ln8_4 = xor i32 %or_ln10_3, i32 %add_ln8_4" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 152 'xor' 'xor_ln8_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln8_4 = trunc i32 %xor_ln8_4" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 153 'trunc' 'trunc_ln8_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%lshr_ln8_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_4, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 154 'partselect' 'lshr_ln8_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln8_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_4, i16 %lshr_ln8_4" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 155 'bitconcatenate' 'or_ln8_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.70ns)   --->   "%add_ln9_4 = add i32 %or_ln8_4, i32 %add_ln11_2" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 156 'add' 'add_ln9_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (2.70ns)   --->   "%add_ln8_5 = add i32 %or_ln11_2, i32 %add_ln10_1" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 157 'add' 'add_ln8_5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.99ns)   --->   "%xor_ln8_5 = xor i32 %add_ln8_5, i32 %or_ln" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 158 'xor' 'xor_ln8_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln8_5 = trunc i32 %xor_ln8_5" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 159 'trunc' 'trunc_ln8_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%lshr_ln8_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_5, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 160 'partselect' 'lshr_ln8_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln8_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_5, i16 %lshr_ln8_5" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 161 'bitconcatenate' 'or_ln8_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (2.70ns)   --->   "%add_ln8_6 = add i32 %or_ln11_3, i32 %add_ln10_2" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 162 'add' 'add_ln8_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.99ns)   --->   "%xor_ln8_6 = xor i32 %add_ln8_6, i32 %or_ln10_1" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 163 'xor' 'xor_ln8_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln8_6 = trunc i32 %xor_ln8_6" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 164 'trunc' 'trunc_ln8_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%lshr_ln8_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_6, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 165 'partselect' 'lshr_ln8_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln8_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_6, i16 %lshr_ln8_6" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 166 'bitconcatenate' 'or_ln8_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.70ns)   --->   "%add_ln9_6 = add i32 %or_ln8_6, i32 %add_ln11" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 167 'add' 'add_ln9_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (2.70ns)   --->   "%add_ln8_7 = add i32 %add_ln10_3, i32 %or_ln1" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 168 'add' 'add_ln8_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.99ns)   --->   "%xor_ln8_7 = xor i32 %add_ln8_7, i32 %or_ln10_2" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 169 'xor' 'xor_ln8_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln8_7 = trunc i32 %xor_ln8_7" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 170 'trunc' 'trunc_ln8_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%lshr_ln8_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_7, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 171 'partselect' 'lshr_ln8_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln8_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_7, i16 %lshr_ln8_7" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 172 'bitconcatenate' 'or_ln8_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.39>
ST_5 : Operation 173 [1/1] (0.99ns)   --->   "%xor_ln9_4 = xor i32 %add_ln9_4, i32 %or_ln11_1" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 173 'xor' 'xor_ln9_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln9_4 = trunc i32 %xor_ln9_4" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 174 'trunc' 'trunc_ln9_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%lshr_ln9_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_4, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 175 'partselect' 'lshr_ln9_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln9_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_4, i12 %lshr_ln9_4" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 176 'bitconcatenate' 'or_ln9_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.70ns)   --->   "%add_ln10_4 = add i32 %or_ln9_4, i32 %add_ln8_4" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 177 'add' 'add_ln10_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln10_4 = xor i32 %add_ln10_4, i32 %or_ln8_4" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 178 'xor' 'xor_ln10_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = trunc i32 %xor_ln10_4" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 179 'trunc' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%lshr_ln10_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_4, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 180 'partselect' 'lshr_ln10_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln10_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_4, i8 %lshr_ln10_4" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 181 'bitconcatenate' 'or_ln10_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (2.70ns)   --->   "%add_ln9_5 = add i32 %or_ln8_5, i32 %add_ln11_3" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 182 'add' 'add_ln9_5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.99ns)   --->   "%xor_ln9_5 = xor i32 %add_ln9_5, i32 %or_ln11_2" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 183 'xor' 'xor_ln9_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln9_5 = trunc i32 %xor_ln9_5" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 184 'trunc' 'trunc_ln9_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln9_5 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_5, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 185 'partselect' 'lshr_ln9_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln9_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_5, i12 %lshr_ln9_5" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 186 'bitconcatenate' 'or_ln9_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (2.70ns)   --->   "%add_ln10_5 = add i32 %or_ln9_5, i32 %add_ln8_5" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 187 'add' 'add_ln10_5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.99ns)   --->   "%xor_ln9_6 = xor i32 %add_ln9_6, i32 %or_ln11_3" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 188 'xor' 'xor_ln9_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln9_6 = trunc i32 %xor_ln9_6" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 189 'trunc' 'trunc_ln9_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln9_6 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_6, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 190 'partselect' 'lshr_ln9_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln9_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_6, i12 %lshr_ln9_6" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 191 'bitconcatenate' 'or_ln9_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (2.70ns)   --->   "%add_ln10_6 = add i32 %or_ln9_6, i32 %add_ln8_6" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 192 'add' 'add_ln10_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.99ns)   --->   "%xor_ln10_6 = xor i32 %add_ln10_6, i32 %or_ln8_6" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 193 'xor' 'xor_ln10_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = trunc i32 %xor_ln10_6" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 194 'trunc' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%lshr_ln10_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_6, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 195 'partselect' 'lshr_ln10_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (2.70ns)   --->   "%add_ln9_7 = add i32 %or_ln8_7, i32 %add_ln11_1" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 196 'add' 'add_ln9_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.99ns)   --->   "%xor_ln9_7 = xor i32 %add_ln9_7, i32 %or_ln1" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 197 'xor' 'xor_ln9_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln9_7 = trunc i32 %xor_ln9_7" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 198 'trunc' 'trunc_ln9_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln9_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_7, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 199 'partselect' 'lshr_ln9_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln9_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_7, i12 %lshr_ln9_7" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 200 'bitconcatenate' 'or_ln9_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (2.70ns)   --->   "%add_ln10_7 = add i32 %or_ln9_7, i32 %add_ln8_7" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 201 'add' 'add_ln10_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.39>
ST_6 : Operation 202 [1/1] (2.70ns)   --->   "%add_ln11_4 = add i32 %or_ln10_4, i32 %add_ln9_4" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 202 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.99ns)   --->   "%xor_ln11_4 = xor i32 %add_ln11_4, i32 %or_ln9_4" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 203 'xor' 'xor_ln11_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln11_4 = trunc i32 %xor_ln11_4" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 204 'trunc' 'trunc_ln11_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln11_4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_4, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 205 'partselect' 'lshr_ln11_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln11_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_4, i7 %lshr_ln11_4" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 206 'bitconcatenate' 'or_ln11_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.99ns)   --->   "%xor_ln10_5 = xor i32 %add_ln10_5, i32 %or_ln8_5" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 207 'xor' 'xor_ln10_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = trunc i32 %xor_ln10_5" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 208 'trunc' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%lshr_ln10_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_5, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 209 'partselect' 'lshr_ln10_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln10_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_5, i8 %lshr_ln10_5" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 210 'bitconcatenate' 'or_ln10_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.70ns)   --->   "%add_ln11_5 = add i32 %or_ln10_5, i32 %add_ln9_5" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 211 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.99ns)   --->   "%xor_ln11_5 = xor i32 %add_ln11_5, i32 %or_ln9_5" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 212 'xor' 'xor_ln11_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = trunc i32 %xor_ln11_5" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 213 'trunc' 'trunc_ln11_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln11_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_5, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 214 'partselect' 'lshr_ln11_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln10_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_6, i8 %lshr_ln10_6" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 215 'bitconcatenate' 'or_ln10_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (2.70ns)   --->   "%add_ln11_6 = add i32 %or_ln10_6, i32 %add_ln9_6" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 216 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.99ns)   --->   "%xor_ln11_6 = xor i32 %add_ln11_6, i32 %or_ln9_6" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 217 'xor' 'xor_ln11_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln11_6 = trunc i32 %xor_ln11_6" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 218 'trunc' 'trunc_ln11_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln11_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_6, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 219 'partselect' 'lshr_ln11_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%or_ln11_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_6, i7 %lshr_ln11_6" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 220 'bitconcatenate' 'or_ln11_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.99ns)   --->   "%xor_ln10_7 = xor i32 %add_ln10_7, i32 %or_ln8_7" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 221 'xor' 'xor_ln10_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = trunc i32 %xor_ln10_7" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 222 'trunc' 'trunc_ln10_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln10_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_7, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 223 'partselect' 'lshr_ln10_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln10_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_7, i8 %lshr_ln10_7" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 224 'bitconcatenate' 'or_ln10_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (2.70ns)   --->   "%add_ln11_7 = add i32 %or_ln10_7, i32 %add_ln9_7" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 225 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.99ns)   --->   "%xor_ln11_7 = xor i32 %add_ln11_7, i32 %or_ln9_7" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 226 'xor' 'xor_ln11_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln11_7 = trunc i32 %xor_ln11_7" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 227 'trunc' 'trunc_ln11_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%lshr_ln11_7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_7, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 228 'partselect' 'lshr_ln11_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (2.70ns)   --->   "%add_ln8_9 = add i32 %or_ln11_4, i32 %add_ln10_5" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 229 'add' 'add_ln8_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (2.70ns)   --->   "%add_ln8_11 = add i32 %or_ln11_6, i32 %add_ln10_7" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 230 'add' 'add_ln8_11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.39>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln11_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_5, i7 %lshr_ln11_5" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 231 'bitconcatenate' 'or_ln11_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln11_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_7, i7 %lshr_ln11_7" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 232 'bitconcatenate' 'or_ln11_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (2.70ns)   --->   "%add_ln8_8 = add i32 %or_ln11_7, i32 %add_ln10_4" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 233 'add' 'add_ln8_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.99ns)   --->   "%xor_ln8_8 = xor i32 %add_ln8_8, i32 %or_ln10_5" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 234 'xor' 'xor_ln8_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln8_8 = trunc i32 %xor_ln8_8" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 235 'trunc' 'trunc_ln8_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%lshr_ln8_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_8, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 236 'partselect' 'lshr_ln8_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln8_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_8, i16 %lshr_ln8_8" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 237 'bitconcatenate' 'or_ln8_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (2.70ns)   --->   "%add_ln9_8 = add i32 %add_ln11_6, i32 %or_ln8_8" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 238 'add' 'add_ln9_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.99ns)   --->   "%xor_ln8_9 = xor i32 %or_ln10_6, i32 %add_ln8_9" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 239 'xor' 'xor_ln8_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln8_9 = trunc i32 %xor_ln8_9" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 240 'trunc' 'trunc_ln8_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln8_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_9, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 241 'partselect' 'lshr_ln8_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln8_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_9, i16 %lshr_ln8_9" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 242 'bitconcatenate' 'or_ln8_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (2.70ns)   --->   "%add_ln9_9 = add i32 %or_ln8_9, i32 %add_ln11_7" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 243 'add' 'add_ln9_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.99ns)   --->   "%xor_ln9_9 = xor i32 %add_ln9_9, i32 %or_ln11_4" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 244 'xor' 'xor_ln9_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln9_9 = trunc i32 %xor_ln9_9" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 245 'trunc' 'trunc_ln9_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%lshr_ln9_9 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_9, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 246 'partselect' 'lshr_ln9_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (2.70ns)   --->   "%add_ln8_10 = add i32 %or_ln11_5, i32 %add_ln10_6" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 247 'add' 'add_ln8_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.99ns)   --->   "%xor_ln8_10 = xor i32 %add_ln8_10, i32 %or_ln10_7" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 248 'xor' 'xor_ln8_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln8_10 = trunc i32 %xor_ln8_10" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 249 'trunc' 'trunc_ln8_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%lshr_ln8_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_10, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 250 'partselect' 'lshr_ln8_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln8_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_10, i16 %lshr_ln8_s" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 251 'bitconcatenate' 'or_ln8_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (2.70ns)   --->   "%add_ln9_10 = add i32 %or_ln8_s, i32 %add_ln11_4" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 252 'add' 'add_ln9_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.99ns)   --->   "%xor_ln8_11 = xor i32 %add_ln8_11, i32 %or_ln10_4" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 253 'xor' 'xor_ln8_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln8_11 = trunc i32 %xor_ln8_11" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 254 'trunc' 'trunc_ln8_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%lshr_ln8_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_11, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 255 'partselect' 'lshr_ln8_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln8_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_11, i16 %lshr_ln8_10" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 256 'bitconcatenate' 'or_ln8_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (2.70ns)   --->   "%add_ln9_11 = add i32 %or_ln8_10, i32 %add_ln11_5" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 257 'add' 'add_ln9_11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.99ns)   --->   "%xor_ln9_11 = xor i32 %add_ln9_11, i32 %or_ln11_6" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 258 'xor' 'xor_ln9_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln9_11 = trunc i32 %xor_ln9_11" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 259 'trunc' 'trunc_ln9_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln9_10 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_11, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 260 'partselect' 'lshr_ln9_10' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.39>
ST_8 : Operation 261 [1/1] (0.99ns)   --->   "%xor_ln9_8 = xor i32 %add_ln9_8, i32 %or_ln11_7" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 261 'xor' 'xor_ln9_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln9_8 = trunc i32 %xor_ln9_8" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 262 'trunc' 'trunc_ln9_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%lshr_ln9_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_8, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 263 'partselect' 'lshr_ln9_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%or_ln9_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_8, i12 %lshr_ln9_8" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 264 'bitconcatenate' 'or_ln9_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (2.70ns)   --->   "%add_ln10_8 = add i32 %or_ln9_8, i32 %add_ln8_8" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 265 'add' 'add_ln10_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.99ns)   --->   "%xor_ln10_8 = xor i32 %add_ln10_8, i32 %or_ln8_8" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 266 'xor' 'xor_ln10_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = trunc i32 %xor_ln10_8" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 267 'trunc' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%lshr_ln10_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_8, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 268 'partselect' 'lshr_ln10_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln10_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_8, i8 %lshr_ln10_8" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 269 'bitconcatenate' 'or_ln10_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln9_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_9, i12 %lshr_ln9_9" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 270 'bitconcatenate' 'or_ln9_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (2.70ns)   --->   "%add_ln10_9 = add i32 %or_ln9_9, i32 %add_ln8_9" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 271 'add' 'add_ln10_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.99ns)   --->   "%xor_ln10_9 = xor i32 %add_ln10_9, i32 %or_ln8_9" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 272 'xor' 'xor_ln10_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = trunc i32 %xor_ln10_9" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 273 'trunc' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln10_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_9, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 274 'partselect' 'lshr_ln10_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln10_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_9, i8 %lshr_ln10_9" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 275 'bitconcatenate' 'or_ln10_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (2.70ns)   --->   "%add_ln11_9 = add i32 %or_ln10_9, i32 %add_ln9_9" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 276 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.99ns)   --->   "%xor_ln9_10 = xor i32 %add_ln9_10, i32 %or_ln11_5" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 277 'xor' 'xor_ln9_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln9_10 = trunc i32 %xor_ln9_10" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 278 'trunc' 'trunc_ln9_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%lshr_ln9_s = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_10, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 279 'partselect' 'lshr_ln9_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln9_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_10, i12 %lshr_ln9_s" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 280 'bitconcatenate' 'or_ln9_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (2.70ns)   --->   "%add_ln10_10 = add i32 %or_ln9_s, i32 %add_ln8_10" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 281 'add' 'add_ln10_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.99ns)   --->   "%xor_ln10_10 = xor i32 %add_ln10_10, i32 %or_ln8_s" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 282 'xor' 'xor_ln10_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln10_10 = trunc i32 %xor_ln10_10" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 283 'trunc' 'trunc_ln10_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln10_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_10, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 284 'partselect' 'lshr_ln10_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln9_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_11, i12 %lshr_ln9_10" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 285 'bitconcatenate' 'or_ln9_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (2.70ns)   --->   "%add_ln10_11 = add i32 %or_ln9_10, i32 %add_ln8_11" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 286 'add' 'add_ln10_11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.99ns)   --->   "%xor_ln10_11 = xor i32 %add_ln10_11, i32 %or_ln8_10" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 287 'xor' 'xor_ln10_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln10_11 = trunc i32 %xor_ln10_11" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 288 'trunc' 'trunc_ln10_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln10_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_11, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 289 'partselect' 'lshr_ln10_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln10_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_11, i8 %lshr_ln10_10" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 290 'bitconcatenate' 'or_ln10_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (2.70ns)   --->   "%add_ln11_11 = add i32 %or_ln10_10, i32 %add_ln9_11" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 291 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.39>
ST_9 : Operation 292 [1/1] (2.70ns)   --->   "%add_ln11_8 = add i32 %or_ln10_8, i32 %add_ln9_8" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 292 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.99ns)   --->   "%xor_ln11_8 = xor i32 %add_ln11_8, i32 %or_ln9_8" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 293 'xor' 'xor_ln11_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln11_8 = trunc i32 %xor_ln11_8" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 294 'trunc' 'trunc_ln11_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%lshr_ln11_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_8, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 295 'partselect' 'lshr_ln11_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln11_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_8, i7 %lshr_ln11_8" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 296 'bitconcatenate' 'or_ln11_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.99ns)   --->   "%xor_ln11_9 = xor i32 %add_ln11_9, i32 %or_ln9_9" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 297 'xor' 'xor_ln11_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln11_9 = trunc i32 %xor_ln11_9" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 298 'trunc' 'trunc_ln11_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%lshr_ln11_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_9, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 299 'partselect' 'lshr_ln11_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln11_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_9, i7 %lshr_ln11_9" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 300 'bitconcatenate' 'or_ln11_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln10_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_10, i8 %lshr_ln10_s" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 301 'bitconcatenate' 'or_ln10_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (2.70ns)   --->   "%add_ln11_10 = add i32 %or_ln10_s, i32 %add_ln9_10" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 302 'add' 'add_ln11_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.99ns)   --->   "%xor_ln11_10 = xor i32 %add_ln11_10, i32 %or_ln9_s" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 303 'xor' 'xor_ln11_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln11_10 = trunc i32 %xor_ln11_10" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 304 'trunc' 'trunc_ln11_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln11_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_10, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 305 'partselect' 'lshr_ln11_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln11_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_10, i7 %lshr_ln11_s" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 306 'bitconcatenate' 'or_ln11_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.99ns)   --->   "%xor_ln11_11 = xor i32 %add_ln11_11, i32 %or_ln9_10" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 307 'xor' 'xor_ln11_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln11_11 = trunc i32 %xor_ln11_11" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 308 'trunc' 'trunc_ln11_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln11_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_11, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 309 'partselect' 'lshr_ln11_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln11_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_11, i7 %lshr_ln11_10" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 310 'bitconcatenate' 'or_ln11_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (2.70ns)   --->   "%add_ln8_12 = add i32 %or_ln11_9, i32 %add_ln10_8" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 311 'add' 'add_ln8_12' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.99ns)   --->   "%xor_ln8_12 = xor i32 %or_ln10_10, i32 %add_ln8_12" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 312 'xor' 'xor_ln8_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln8_12 = trunc i32 %xor_ln8_12" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 313 'trunc' 'trunc_ln8_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln8_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_12, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 314 'partselect' 'lshr_ln8_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (2.70ns)   --->   "%add_ln8_13 = add i32 %or_ln11_s, i32 %add_ln10_9" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 315 'add' 'add_ln8_13' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (2.70ns)   --->   "%add_ln8_14 = add i32 %or_ln11_10, i32 %add_ln10_10" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 316 'add' 'add_ln8_14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.99ns)   --->   "%xor_ln8_14 = xor i32 %add_ln8_14, i32 %or_ln10_9" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 317 'xor' 'xor_ln8_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln8_14 = trunc i32 %xor_ln8_14" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 318 'trunc' 'trunc_ln8_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln8_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_14, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 319 'partselect' 'lshr_ln8_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (2.70ns)   --->   "%add_ln8_15 = add i32 %add_ln10_11, i32 %or_ln11_8" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 320 'add' 'add_ln8_15' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.39>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln8_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_12, i16 %lshr_ln8_11" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 321 'bitconcatenate' 'or_ln8_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (2.70ns)   --->   "%add_ln9_12 = add i32 %or_ln8_11, i32 %add_ln11_10" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 322 'add' 'add_ln9_12' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.99ns)   --->   "%xor_ln9_12 = xor i32 %add_ln9_12, i32 %or_ln11_9" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 323 'xor' 'xor_ln9_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln9_12 = trunc i32 %xor_ln9_12" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 324 'trunc' 'trunc_ln9_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%lshr_ln9_11 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_12, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 325 'partselect' 'lshr_ln9_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln9_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_12, i12 %lshr_ln9_11" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 326 'bitconcatenate' 'or_ln9_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (2.70ns)   --->   "%add_ln10_12 = add i32 %or_ln9_11, i32 %add_ln8_12" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 327 'add' 'add_ln10_12' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/1] (0.99ns)   --->   "%xor_ln8_13 = xor i32 %add_ln8_13, i32 %or_ln10_8" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 328 'xor' 'xor_ln8_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln8_13 = trunc i32 %xor_ln8_13" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 329 'trunc' 'trunc_ln8_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln8_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_13, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 330 'partselect' 'lshr_ln8_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln8_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_13, i16 %lshr_ln8_12" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 331 'bitconcatenate' 'or_ln8_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (2.70ns)   --->   "%add_ln9_13 = add i32 %or_ln8_12, i32 %add_ln11_11" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 332 'add' 'add_ln9_13' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [1/1] (0.99ns)   --->   "%xor_ln9_13 = xor i32 %add_ln9_13, i32 %or_ln11_s" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 333 'xor' 'xor_ln9_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln9_13 = trunc i32 %xor_ln9_13" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 334 'trunc' 'trunc_ln9_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%lshr_ln9_12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_13, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 335 'partselect' 'lshr_ln9_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln8_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_14, i16 %lshr_ln8_13" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 336 'bitconcatenate' 'or_ln8_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (2.70ns)   --->   "%add_ln9_14 = add i32 %or_ln8_13, i32 %add_ln11_8" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 337 'add' 'add_ln9_14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [1/1] (0.99ns)   --->   "%xor_ln9_14 = xor i32 %add_ln9_14, i32 %or_ln11_10" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 338 'xor' 'xor_ln9_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln9_14 = trunc i32 %xor_ln9_14" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 339 'trunc' 'trunc_ln9_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%lshr_ln9_13 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_14, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 340 'partselect' 'lshr_ln9_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln9_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_14, i12 %lshr_ln9_13" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 341 'bitconcatenate' 'or_ln9_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (2.70ns)   --->   "%add_ln10_14 = add i32 %or_ln9_13, i32 %add_ln8_14" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 342 'add' 'add_ln10_14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [1/1] (0.99ns)   --->   "%xor_ln8_15 = xor i32 %add_ln8_15, i32 %or_ln10_s" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 343 'xor' 'xor_ln8_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln8_15 = trunc i32 %xor_ln8_15" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 344 'trunc' 'trunc_ln8_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%lshr_ln8_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_15, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 345 'partselect' 'lshr_ln8_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln8_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_15, i16 %lshr_ln8_14" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 346 'bitconcatenate' 'or_ln8_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (2.70ns)   --->   "%add_ln9_15 = add i32 %or_ln8_14, i32 %add_ln11_9" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 347 'add' 'add_ln9_15' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.99ns)   --->   "%xor_ln9_15 = xor i32 %add_ln9_15, i32 %or_ln11_8" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 348 'xor' 'xor_ln9_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln9_15 = trunc i32 %xor_ln9_15" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 349 'trunc' 'trunc_ln9_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln9_14 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_15, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 350 'partselect' 'lshr_ln9_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln9_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_15, i12 %lshr_ln9_14" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 351 'bitconcatenate' 'or_ln9_14' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.39>
ST_11 : Operation 352 [1/1] (0.99ns)   --->   "%xor_ln10_12 = xor i32 %add_ln10_12, i32 %or_ln8_11" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 352 'xor' 'xor_ln10_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln10_12 = trunc i32 %xor_ln10_12" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 353 'trunc' 'trunc_ln10_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%lshr_ln10_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_12, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 354 'partselect' 'lshr_ln10_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln10_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_12, i8 %lshr_ln10_11" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 355 'bitconcatenate' 'or_ln10_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (2.70ns)   --->   "%add_ln11_12 = add i32 %or_ln10_11, i32 %add_ln9_12" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 356 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.99ns)   --->   "%xor_ln11_12 = xor i32 %add_ln11_12, i32 %or_ln9_11" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 357 'xor' 'xor_ln11_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln11_12 = trunc i32 %xor_ln11_12" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 358 'trunc' 'trunc_ln11_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%lshr_ln11_11 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_12, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 359 'partselect' 'lshr_ln11_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln9_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_13, i12 %lshr_ln9_12" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 360 'bitconcatenate' 'or_ln9_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (2.70ns)   --->   "%add_ln10_13 = add i32 %or_ln9_12, i32 %add_ln8_13" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 361 'add' 'add_ln10_13' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.99ns)   --->   "%xor_ln10_13 = xor i32 %add_ln10_13, i32 %or_ln8_12" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 362 'xor' 'xor_ln10_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln10_13 = trunc i32 %xor_ln10_13" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 363 'trunc' 'trunc_ln10_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%lshr_ln10_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_13, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 364 'partselect' 'lshr_ln10_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln10_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_13, i8 %lshr_ln10_12" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 365 'bitconcatenate' 'or_ln10_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (2.70ns)   --->   "%add_ln11_13 = add i32 %or_ln10_12, i32 %add_ln9_13" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 366 'add' 'add_ln11_13' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.99ns)   --->   "%xor_ln10_14 = xor i32 %add_ln10_14, i32 %or_ln8_13" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 367 'xor' 'xor_ln10_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln10_14 = trunc i32 %xor_ln10_14" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 368 'trunc' 'trunc_ln10_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%lshr_ln10_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_14, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 369 'partselect' 'lshr_ln10_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln10_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_14, i8 %lshr_ln10_13" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 370 'bitconcatenate' 'or_ln10_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (2.70ns)   --->   "%add_ln11_14 = add i32 %or_ln10_13, i32 %add_ln9_14" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 371 'add' 'add_ln11_14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.99ns)   --->   "%xor_ln11_14 = xor i32 %add_ln11_14, i32 %or_ln9_13" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 372 'xor' 'xor_ln11_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln11_14 = trunc i32 %xor_ln11_14" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 373 'trunc' 'trunc_ln11_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%lshr_ln11_13 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_14, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 374 'partselect' 'lshr_ln11_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln11_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_14, i7 %lshr_ln11_13" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 375 'bitconcatenate' 'or_ln11_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (2.70ns)   --->   "%add_ln10_15 = add i32 %or_ln9_14, i32 %add_ln8_15" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 376 'add' 'add_ln10_15' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.99ns)   --->   "%xor_ln10_15 = xor i32 %add_ln10_15, i32 %or_ln8_14" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 377 'xor' 'xor_ln10_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln10_15 = trunc i32 %xor_ln10_15" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 378 'trunc' 'trunc_ln10_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%lshr_ln10_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_15, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 379 'partselect' 'lshr_ln10_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln10_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_15, i8 %lshr_ln10_14" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 380 'bitconcatenate' 'or_ln10_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (2.70ns)   --->   "%add_ln11_15 = add i32 %or_ln10_14, i32 %add_ln9_15" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 381 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.39>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln11_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_12, i7 %lshr_ln11_11" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 382 'bitconcatenate' 'or_ln11_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (0.99ns)   --->   "%xor_ln11_13 = xor i32 %add_ln11_13, i32 %or_ln9_12" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 383 'xor' 'xor_ln11_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln11_13 = trunc i32 %xor_ln11_13" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 384 'trunc' 'trunc_ln11_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%lshr_ln11_12 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_13, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 385 'partselect' 'lshr_ln11_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%or_ln11_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_13, i7 %lshr_ln11_12" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 386 'bitconcatenate' 'or_ln11_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.99ns)   --->   "%xor_ln11_15 = xor i32 %add_ln11_15, i32 %or_ln9_14" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 387 'xor' 'xor_ln11_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln11_15 = trunc i32 %xor_ln11_15" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 388 'trunc' 'trunc_ln11_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%lshr_ln11_14 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_15, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 389 'partselect' 'lshr_ln11_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln11_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_15, i7 %lshr_ln11_14" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 390 'bitconcatenate' 'or_ln11_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (2.70ns)   --->   "%add_ln8_16 = add i32 %or_ln11_14, i32 %add_ln10_12" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 391 'add' 'add_ln8_16' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.99ns)   --->   "%xor_ln8_16 = xor i32 %add_ln8_16, i32 %or_ln10_12" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 392 'xor' 'xor_ln8_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln8_16 = trunc i32 %xor_ln8_16" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 393 'trunc' 'trunc_ln8_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%lshr_ln8_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_16, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 394 'partselect' 'lshr_ln8_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (2.70ns)   --->   "%add_ln8_17 = add i32 %or_ln11_11, i32 %add_ln10_13" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 395 'add' 'add_ln8_17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (0.99ns)   --->   "%xor_ln8_17 = xor i32 %or_ln10_13, i32 %add_ln8_17" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 396 'xor' 'xor_ln8_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln8_17 = trunc i32 %xor_ln8_17" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 397 'trunc' 'trunc_ln8_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%lshr_ln8_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_17, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 398 'partselect' 'lshr_ln8_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln8_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_17, i16 %lshr_ln8_16" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 399 'bitconcatenate' 'or_ln8_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (2.70ns)   --->   "%add_ln9_17 = add i32 %or_ln8_16, i32 %add_ln11_15" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 400 'add' 'add_ln9_17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (2.70ns)   --->   "%add_ln8_18 = add i32 %or_ln11_12, i32 %add_ln10_14" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 401 'add' 'add_ln8_18' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.99ns)   --->   "%xor_ln8_18 = xor i32 %add_ln8_18, i32 %or_ln10_14" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 402 'xor' 'xor_ln8_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln8_18 = trunc i32 %xor_ln8_18" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 403 'trunc' 'trunc_ln8_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%lshr_ln8_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_18, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 404 'partselect' 'lshr_ln8_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (2.70ns)   --->   "%add_ln8_19 = add i32 %or_ln11_13, i32 %add_ln10_15" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 405 'add' 'add_ln8_19' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (0.99ns)   --->   "%xor_ln8_19 = xor i32 %add_ln8_19, i32 %or_ln10_11" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 406 'xor' 'xor_ln8_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln8_19 = trunc i32 %xor_ln8_19" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 407 'trunc' 'trunc_ln8_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%lshr_ln8_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_19, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 408 'partselect' 'lshr_ln8_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln8_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_19, i16 %lshr_ln8_18" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 409 'bitconcatenate' 'or_ln8_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (2.70ns)   --->   "%add_ln9_19 = add i32 %or_ln8_18, i32 %add_ln11_13" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 410 'add' 'add_ln9_19' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.39>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln8_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_16, i16 %lshr_ln8_15" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 411 'bitconcatenate' 'or_ln8_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (2.70ns)   --->   "%add_ln9_16 = add i32 %add_ln11_14, i32 %or_ln8_15" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 412 'add' 'add_ln9_16' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.99ns)   --->   "%xor_ln9_16 = xor i32 %add_ln9_16, i32 %or_ln11_14" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 413 'xor' 'xor_ln9_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln9_16 = trunc i32 %xor_ln9_16" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 414 'trunc' 'trunc_ln9_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%lshr_ln9_15 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_16, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 415 'partselect' 'lshr_ln9_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%or_ln9_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_16, i12 %lshr_ln9_15" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 416 'bitconcatenate' 'or_ln9_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (2.70ns)   --->   "%add_ln10_16 = add i32 %or_ln9_15, i32 %add_ln8_16" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 417 'add' 'add_ln10_16' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.99ns)   --->   "%xor_ln9_17 = xor i32 %add_ln9_17, i32 %or_ln11_11" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 418 'xor' 'xor_ln9_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln9_17 = trunc i32 %xor_ln9_17" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 419 'trunc' 'trunc_ln9_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%lshr_ln9_16 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_17, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 420 'partselect' 'lshr_ln9_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln9_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_17, i12 %lshr_ln9_16" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 421 'bitconcatenate' 'or_ln9_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (2.70ns)   --->   "%add_ln10_17 = add i32 %or_ln9_16, i32 %add_ln8_17" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 422 'add' 'add_ln10_17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.99ns)   --->   "%xor_ln10_17 = xor i32 %add_ln10_17, i32 %or_ln8_16" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 423 'xor' 'xor_ln10_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln10_17 = trunc i32 %xor_ln10_17" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 424 'trunc' 'trunc_ln10_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%lshr_ln10_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_17, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 425 'partselect' 'lshr_ln10_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%or_ln10_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_17, i8 %lshr_ln10_16" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 426 'bitconcatenate' 'or_ln10_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln8_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_18, i16 %lshr_ln8_17" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 427 'bitconcatenate' 'or_ln8_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (2.70ns)   --->   "%add_ln9_18 = add i32 %or_ln8_17, i32 %add_ln11_12" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 428 'add' 'add_ln9_18' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 429 [1/1] (0.99ns)   --->   "%xor_ln9_18 = xor i32 %add_ln9_18, i32 %or_ln11_12" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 429 'xor' 'xor_ln9_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln9_18 = trunc i32 %xor_ln9_18" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 430 'trunc' 'trunc_ln9_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%lshr_ln9_17 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_18, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 431 'partselect' 'lshr_ln9_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%or_ln9_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_18, i12 %lshr_ln9_17" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 432 'bitconcatenate' 'or_ln9_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 433 [1/1] (2.70ns)   --->   "%add_ln10_18 = add i32 %or_ln9_17, i32 %add_ln8_18" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 433 'add' 'add_ln10_18' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [1/1] (0.99ns)   --->   "%xor_ln9_19 = xor i32 %add_ln9_19, i32 %or_ln11_13" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 434 'xor' 'xor_ln9_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln9_19 = trunc i32 %xor_ln9_19" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 435 'trunc' 'trunc_ln9_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%lshr_ln9_18 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_19, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 436 'partselect' 'lshr_ln9_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln9_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_19, i12 %lshr_ln9_18" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 437 'bitconcatenate' 'or_ln9_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 438 [1/1] (2.70ns)   --->   "%add_ln10_19 = add i32 %or_ln9_18, i32 %add_ln8_19" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 438 'add' 'add_ln10_19' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (0.99ns)   --->   "%xor_ln10_19 = xor i32 %add_ln10_19, i32 %or_ln8_18" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 439 'xor' 'xor_ln10_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln10_19 = trunc i32 %xor_ln10_19" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 440 'trunc' 'trunc_ln10_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%lshr_ln10_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_19, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 441 'partselect' 'lshr_ln10_18' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.39>
ST_14 : Operation 442 [1/1] (0.99ns)   --->   "%xor_ln10_16 = xor i32 %add_ln10_16, i32 %or_ln8_15" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 442 'xor' 'xor_ln10_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln10_16 = trunc i32 %xor_ln10_16" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 443 'trunc' 'trunc_ln10_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%lshr_ln10_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_16, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 444 'partselect' 'lshr_ln10_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln10_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_16, i8 %lshr_ln10_15" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 445 'bitconcatenate' 'or_ln10_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (2.70ns)   --->   "%add_ln11_16 = add i32 %or_ln10_15, i32 %add_ln9_16" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 446 'add' 'add_ln11_16' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.99ns)   --->   "%xor_ln11_16 = xor i32 %add_ln11_16, i32 %or_ln9_15" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 447 'xor' 'xor_ln11_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln11_16 = trunc i32 %xor_ln11_16" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 448 'trunc' 'trunc_ln11_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%lshr_ln11_15 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_16, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 449 'partselect' 'lshr_ln11_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (2.70ns)   --->   "%add_ln11_17 = add i32 %or_ln10_16, i32 %add_ln9_17" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 450 'add' 'add_ln11_17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 451 [1/1] (0.99ns)   --->   "%xor_ln11_17 = xor i32 %add_ln11_17, i32 %or_ln9_16" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 451 'xor' 'xor_ln11_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln11_17 = trunc i32 %xor_ln11_17" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 452 'trunc' 'trunc_ln11_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%lshr_ln11_16 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_17, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 453 'partselect' 'lshr_ln11_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%or_ln11_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_17, i7 %lshr_ln11_16" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 454 'bitconcatenate' 'or_ln11_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.99ns)   --->   "%xor_ln10_18 = xor i32 %add_ln10_18, i32 %or_ln8_17" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 455 'xor' 'xor_ln10_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln10_18 = trunc i32 %xor_ln10_18" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 456 'trunc' 'trunc_ln10_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns)   --->   "%lshr_ln10_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_18, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 457 'partselect' 'lshr_ln10_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln10_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_18, i8 %lshr_ln10_17" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 458 'bitconcatenate' 'or_ln10_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (2.70ns)   --->   "%add_ln11_18 = add i32 %or_ln10_17, i32 %add_ln9_18" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 459 'add' 'add_ln11_18' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.99ns)   --->   "%xor_ln11_18 = xor i32 %add_ln11_18, i32 %or_ln9_17" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 460 'xor' 'xor_ln11_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln11_18 = trunc i32 %xor_ln11_18" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 461 'trunc' 'trunc_ln11_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%lshr_ln11_17 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_18, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 462 'partselect' 'lshr_ln11_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln10_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_19, i8 %lshr_ln10_18" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 463 'bitconcatenate' 'or_ln10_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (2.70ns)   --->   "%add_ln11_19 = add i32 %or_ln10_18, i32 %add_ln9_19" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 464 'add' 'add_ln11_19' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (0.99ns)   --->   "%xor_ln11_19 = xor i32 %add_ln11_19, i32 %or_ln9_18" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 465 'xor' 'xor_ln11_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln11_19 = trunc i32 %xor_ln11_19" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 466 'trunc' 'trunc_ln11_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%lshr_ln11_18 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_19, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 467 'partselect' 'lshr_ln11_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln11_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_19, i7 %lshr_ln11_18" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 468 'bitconcatenate' 'or_ln11_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (2.70ns)   --->   "%add_ln8_20 = add i32 %or_ln11_16, i32 %add_ln10_16" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 469 'add' 'add_ln8_20' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [1/1] (2.70ns)   --->   "%add_ln8_22 = add i32 %or_ln11_18, i32 %add_ln10_18" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 470 'add' 'add_ln8_22' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.39>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln11_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_16, i7 %lshr_ln11_15" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 471 'bitconcatenate' 'or_ln11_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%or_ln11_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_18, i7 %lshr_ln11_17" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 472 'bitconcatenate' 'or_ln11_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.99ns)   --->   "%xor_ln8_20 = xor i32 %or_ln10_18, i32 %add_ln8_20" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 473 'xor' 'xor_ln8_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln8_20 = trunc i32 %xor_ln8_20" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 474 'trunc' 'trunc_ln8_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%lshr_ln8_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_20, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 475 'partselect' 'lshr_ln8_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln8_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_20, i16 %lshr_ln8_19" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 476 'bitconcatenate' 'or_ln8_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (2.70ns)   --->   "%add_ln9_20 = add i32 %or_ln8_19, i32 %add_ln11_18" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 477 'add' 'add_ln9_20' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.99ns)   --->   "%xor_ln9_20 = xor i32 %add_ln9_20, i32 %or_ln11_16" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 478 'xor' 'xor_ln9_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln9_20 = trunc i32 %xor_ln9_20" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 479 'trunc' 'trunc_ln9_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%lshr_ln9_19 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_20, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 480 'partselect' 'lshr_ln9_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (2.70ns)   --->   "%add_ln8_21 = add i32 %or_ln11_17, i32 %add_ln10_17" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 481 'add' 'add_ln8_21' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (0.99ns)   --->   "%xor_ln8_21 = xor i32 %add_ln8_21, i32 %or_ln10_15" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 482 'xor' 'xor_ln8_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln8_21 = trunc i32 %xor_ln8_21" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 483 'trunc' 'trunc_ln8_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%lshr_ln8_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_21, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 484 'partselect' 'lshr_ln8_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln8_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_21, i16 %lshr_ln8_20" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 485 'bitconcatenate' 'or_ln8_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (2.70ns)   --->   "%add_ln9_21 = add i32 %or_ln8_20, i32 %add_ln11_19" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 486 'add' 'add_ln9_21' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.99ns)   --->   "%xor_ln8_22 = xor i32 %add_ln8_22, i32 %or_ln10_16" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 487 'xor' 'xor_ln8_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln8_22 = trunc i32 %xor_ln8_22" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 488 'trunc' 'trunc_ln8_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%lshr_ln8_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_22, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 489 'partselect' 'lshr_ln8_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln8_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_22, i16 %lshr_ln8_21" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 490 'bitconcatenate' 'or_ln8_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (2.70ns)   --->   "%add_ln9_22 = add i32 %or_ln8_21, i32 %add_ln11_16" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 491 'add' 'add_ln9_22' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.99ns)   --->   "%xor_ln9_22 = xor i32 %add_ln9_22, i32 %or_ln11_18" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 492 'xor' 'xor_ln9_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln9_22 = trunc i32 %xor_ln9_22" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 493 'trunc' 'trunc_ln9_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%lshr_ln9_21 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_22, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 494 'partselect' 'lshr_ln9_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (2.70ns)   --->   "%add_ln8_23 = add i32 %add_ln10_19, i32 %or_ln11_15" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 495 'add' 'add_ln8_23' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (0.99ns)   --->   "%xor_ln8_23 = xor i32 %add_ln8_23, i32 %or_ln10_17" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 496 'xor' 'xor_ln8_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln8_23 = trunc i32 %xor_ln8_23" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 497 'trunc' 'trunc_ln8_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%lshr_ln8_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_23, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 498 'partselect' 'lshr_ln8_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln8_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_23, i16 %lshr_ln8_22" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 499 'bitconcatenate' 'or_ln8_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (2.70ns)   --->   "%add_ln9_23 = add i32 %or_ln8_22, i32 %add_ln11_17" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 500 'add' 'add_ln9_23' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.39>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln9_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_20, i12 %lshr_ln9_19" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 501 'bitconcatenate' 'or_ln9_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (2.70ns)   --->   "%add_ln10_20 = add i32 %or_ln9_19, i32 %add_ln8_20" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 502 'add' 'add_ln10_20' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 503 [1/1] (0.99ns)   --->   "%xor_ln10_20 = xor i32 %add_ln10_20, i32 %or_ln8_19" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 503 'xor' 'xor_ln10_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln10_20 = trunc i32 %xor_ln10_20" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 504 'trunc' 'trunc_ln10_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%lshr_ln10_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_20, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 505 'partselect' 'lshr_ln10_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%or_ln10_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_20, i8 %lshr_ln10_19" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 506 'bitconcatenate' 'or_ln10_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (2.70ns)   --->   "%add_ln11_20 = add i32 %or_ln10_19, i32 %add_ln9_20" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 507 'add' 'add_ln11_20' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (0.99ns)   --->   "%xor_ln9_21 = xor i32 %add_ln9_21, i32 %or_ln11_17" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 508 'xor' 'xor_ln9_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln9_21 = trunc i32 %xor_ln9_21" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 509 'trunc' 'trunc_ln9_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%lshr_ln9_20 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_21, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 510 'partselect' 'lshr_ln9_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln9_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_21, i12 %lshr_ln9_20" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 511 'bitconcatenate' 'or_ln9_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (2.70ns)   --->   "%add_ln10_21 = add i32 %or_ln9_20, i32 %add_ln8_21" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 512 'add' 'add_ln10_21' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 513 [1/1] (0.99ns)   --->   "%xor_ln10_21 = xor i32 %add_ln10_21, i32 %or_ln8_20" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 513 'xor' 'xor_ln10_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln10_21 = trunc i32 %xor_ln10_21" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 514 'trunc' 'trunc_ln10_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 515 [1/1] (0.00ns)   --->   "%lshr_ln10_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_21, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 515 'partselect' 'lshr_ln10_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln10_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_21, i8 %lshr_ln10_20" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 516 'bitconcatenate' 'or_ln10_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln9_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_22, i12 %lshr_ln9_21" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 517 'bitconcatenate' 'or_ln9_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (2.70ns)   --->   "%add_ln10_22 = add i32 %or_ln9_21, i32 %add_ln8_22" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 518 'add' 'add_ln10_22' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [1/1] (0.99ns)   --->   "%xor_ln10_22 = xor i32 %add_ln10_22, i32 %or_ln8_21" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 519 'xor' 'xor_ln10_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln10_22 = trunc i32 %xor_ln10_22" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 520 'trunc' 'trunc_ln10_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%lshr_ln10_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_22, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 521 'partselect' 'lshr_ln10_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln10_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_22, i8 %lshr_ln10_21" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 522 'bitconcatenate' 'or_ln10_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (2.70ns)   --->   "%add_ln11_22 = add i32 %or_ln10_21, i32 %add_ln9_22" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 523 'add' 'add_ln11_22' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 524 [1/1] (0.99ns)   --->   "%xor_ln9_23 = xor i32 %add_ln9_23, i32 %or_ln11_15" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 524 'xor' 'xor_ln9_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln9_23 = trunc i32 %xor_ln9_23" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 525 'trunc' 'trunc_ln9_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%lshr_ln9_22 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_23, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 526 'partselect' 'lshr_ln9_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln9_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_23, i12 %lshr_ln9_22" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 527 'bitconcatenate' 'or_ln9_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (2.70ns)   --->   "%add_ln10_23 = add i32 %or_ln9_22, i32 %add_ln8_23" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 528 'add' 'add_ln10_23' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (0.99ns)   --->   "%xor_ln10_23 = xor i32 %add_ln10_23, i32 %or_ln8_22" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 529 'xor' 'xor_ln10_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln10_23 = trunc i32 %xor_ln10_23" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 530 'trunc' 'trunc_ln10_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%lshr_ln10_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_23, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 531 'partselect' 'lshr_ln10_22' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.39>
ST_17 : Operation 532 [1/1] (0.99ns)   --->   "%xor_ln11_20 = xor i32 %add_ln11_20, i32 %or_ln9_19" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 532 'xor' 'xor_ln11_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln11_20 = trunc i32 %xor_ln11_20" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 533 'trunc' 'trunc_ln11_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 534 [1/1] (0.00ns)   --->   "%lshr_ln11_19 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_20, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 534 'partselect' 'lshr_ln11_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 535 [1/1] (0.00ns)   --->   "%or_ln11_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_20, i7 %lshr_ln11_19" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 535 'bitconcatenate' 'or_ln11_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 536 [1/1] (2.70ns)   --->   "%add_ln11_21 = add i32 %or_ln10_20, i32 %add_ln9_21" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 536 'add' 'add_ln11_21' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/1] (0.99ns)   --->   "%xor_ln11_21 = xor i32 %add_ln11_21, i32 %or_ln9_20" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 537 'xor' 'xor_ln11_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln11_21 = trunc i32 %xor_ln11_21" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 538 'trunc' 'trunc_ln11_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "%lshr_ln11_20 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_21, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 539 'partselect' 'lshr_ln11_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln11_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_21, i7 %lshr_ln11_20" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 540 'bitconcatenate' 'or_ln11_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.99ns)   --->   "%xor_ln11_22 = xor i32 %add_ln11_22, i32 %or_ln9_21" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 541 'xor' 'xor_ln11_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln11_22 = trunc i32 %xor_ln11_22" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 542 'trunc' 'trunc_ln11_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 543 [1/1] (0.00ns)   --->   "%lshr_ln11_21 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_22, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 543 'partselect' 'lshr_ln11_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln11_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_22, i7 %lshr_ln11_21" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 544 'bitconcatenate' 'or_ln11_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln10_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_23, i8 %lshr_ln10_22" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 545 'bitconcatenate' 'or_ln10_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 546 [1/1] (2.70ns)   --->   "%add_ln11_23 = add i32 %or_ln10_22, i32 %add_ln9_23" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 546 'add' 'add_ln11_23' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 547 [1/1] (0.99ns)   --->   "%xor_ln11_23 = xor i32 %add_ln11_23, i32 %or_ln9_22" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 547 'xor' 'xor_ln11_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln11_23 = trunc i32 %xor_ln11_23" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 548 'trunc' 'trunc_ln11_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (0.00ns)   --->   "%lshr_ln11_22 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_23, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 549 'partselect' 'lshr_ln11_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 550 [1/1] (0.00ns)   --->   "%or_ln11_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_23, i7 %lshr_ln11_22" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 550 'bitconcatenate' 'or_ln11_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 551 [1/1] (2.70ns)   --->   "%add_ln8_24 = add i32 %or_ln11_22, i32 %add_ln10_20" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 551 'add' 'add_ln8_24' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/1] (2.70ns)   --->   "%add_ln8_25 = add i32 %or_ln11_19, i32 %add_ln10_21" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 552 'add' 'add_ln8_25' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 553 [1/1] (0.99ns)   --->   "%xor_ln8_25 = xor i32 %or_ln10_21, i32 %add_ln8_25" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 553 'xor' 'xor_ln8_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln8_25 = trunc i32 %xor_ln8_25" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 554 'trunc' 'trunc_ln8_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.00ns)   --->   "%lshr_ln8_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_25, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 555 'partselect' 'lshr_ln8_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 556 [1/1] (2.70ns)   --->   "%add_ln8_26 = add i32 %or_ln11_20, i32 %add_ln10_22" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 556 'add' 'add_ln8_26' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (2.70ns)   --->   "%add_ln8_27 = add i32 %or_ln11_21, i32 %add_ln10_23" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 557 'add' 'add_ln8_27' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 558 [1/1] (0.99ns)   --->   "%xor_ln8_27 = xor i32 %add_ln8_27, i32 %or_ln10_19" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 558 'xor' 'xor_ln8_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln8_27 = trunc i32 %xor_ln8_27" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 559 'trunc' 'trunc_ln8_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln8_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_27, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 560 'partselect' 'lshr_ln8_26' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.39>
ST_18 : Operation 561 [1/1] (0.99ns)   --->   "%xor_ln8_24 = xor i32 %add_ln8_24, i32 %or_ln10_20" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 561 'xor' 'xor_ln8_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln8_24 = trunc i32 %xor_ln8_24" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 562 'trunc' 'trunc_ln8_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 563 [1/1] (0.00ns)   --->   "%lshr_ln8_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_24, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 563 'partselect' 'lshr_ln8_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln8_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_24, i16 %lshr_ln8_23" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 564 'bitconcatenate' 'or_ln8_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 565 [1/1] (2.70ns)   --->   "%add_ln9_24 = add i32 %add_ln11_22, i32 %or_ln8_23" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 565 'add' 'add_ln9_24' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 566 [1/1] (0.99ns)   --->   "%xor_ln9_24 = xor i32 %add_ln9_24, i32 %or_ln11_22" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 566 'xor' 'xor_ln9_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln9_24 = trunc i32 %xor_ln9_24" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 567 'trunc' 'trunc_ln9_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 568 [1/1] (0.00ns)   --->   "%lshr_ln9_23 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_24, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 568 'partselect' 'lshr_ln9_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%or_ln9_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_24, i12 %lshr_ln9_23" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 569 'bitconcatenate' 'or_ln9_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns)   --->   "%or_ln8_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_25, i16 %lshr_ln8_24" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 570 'bitconcatenate' 'or_ln8_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 571 [1/1] (2.70ns)   --->   "%add_ln9_25 = add i32 %or_ln8_24, i32 %add_ln11_23" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 571 'add' 'add_ln9_25' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 572 [1/1] (0.99ns)   --->   "%xor_ln9_25 = xor i32 %add_ln9_25, i32 %or_ln11_19" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 572 'xor' 'xor_ln9_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln9_25 = trunc i32 %xor_ln9_25" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 573 'trunc' 'trunc_ln9_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "%lshr_ln9_24 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_25, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 574 'partselect' 'lshr_ln9_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 575 [1/1] (0.00ns)   --->   "%or_ln9_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_25, i12 %lshr_ln9_24" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 575 'bitconcatenate' 'or_ln9_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 576 [1/1] (2.70ns)   --->   "%add_ln10_25 = add i32 %or_ln9_24, i32 %add_ln8_25" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 576 'add' 'add_ln10_25' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 577 [1/1] (0.99ns)   --->   "%xor_ln8_26 = xor i32 %add_ln8_26, i32 %or_ln10_22" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 577 'xor' 'xor_ln8_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln8_26 = trunc i32 %xor_ln8_26" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 578 'trunc' 'trunc_ln8_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 579 [1/1] (0.00ns)   --->   "%lshr_ln8_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_26, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 579 'partselect' 'lshr_ln8_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 580 [1/1] (0.00ns)   --->   "%or_ln8_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_26, i16 %lshr_ln8_25" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 580 'bitconcatenate' 'or_ln8_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 581 [1/1] (2.70ns)   --->   "%add_ln9_26 = add i32 %or_ln8_25, i32 %add_ln11_20" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 581 'add' 'add_ln9_26' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 582 [1/1] (0.99ns)   --->   "%xor_ln9_26 = xor i32 %add_ln9_26, i32 %or_ln11_20" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 582 'xor' 'xor_ln9_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln9_26 = trunc i32 %xor_ln9_26" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 583 'trunc' 'trunc_ln9_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%lshr_ln9_25 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_26, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 584 'partselect' 'lshr_ln9_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%or_ln8_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_27, i16 %lshr_ln8_26" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 585 'bitconcatenate' 'or_ln8_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (2.70ns)   --->   "%add_ln9_27 = add i32 %or_ln8_26, i32 %add_ln11_21" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 586 'add' 'add_ln9_27' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 587 [1/1] (0.99ns)   --->   "%xor_ln9_27 = xor i32 %add_ln9_27, i32 %or_ln11_21" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 587 'xor' 'xor_ln9_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln9_27 = trunc i32 %xor_ln9_27" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 588 'trunc' 'trunc_ln9_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 589 [1/1] (0.00ns)   --->   "%lshr_ln9_26 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_27, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 589 'partselect' 'lshr_ln9_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%or_ln9_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_27, i12 %lshr_ln9_26" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 590 'bitconcatenate' 'or_ln9_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 591 [1/1] (2.70ns)   --->   "%add_ln10_27 = add i32 %or_ln9_26, i32 %add_ln8_27" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 591 'add' 'add_ln10_27' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.39>
ST_19 : Operation 592 [1/1] (2.70ns)   --->   "%add_ln10_24 = add i32 %or_ln9_23, i32 %add_ln8_24" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 592 'add' 'add_ln10_24' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 593 [1/1] (0.99ns)   --->   "%xor_ln10_24 = xor i32 %add_ln10_24, i32 %or_ln8_23" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 593 'xor' 'xor_ln10_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln10_24 = trunc i32 %xor_ln10_24" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 594 'trunc' 'trunc_ln10_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "%lshr_ln10_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_24, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 595 'partselect' 'lshr_ln10_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%or_ln10_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_24, i8 %lshr_ln10_23" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 596 'bitconcatenate' 'or_ln10_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (2.70ns)   --->   "%add_ln11_24 = add i32 %or_ln10_23, i32 %add_ln9_24" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 597 'add' 'add_ln11_24' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 598 [1/1] (0.99ns)   --->   "%xor_ln10_25 = xor i32 %add_ln10_25, i32 %or_ln8_24" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 598 'xor' 'xor_ln10_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln10_25 = trunc i32 %xor_ln10_25" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 599 'trunc' 'trunc_ln10_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%lshr_ln10_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_25, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 600 'partselect' 'lshr_ln10_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln10_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_25, i8 %lshr_ln10_24" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 601 'bitconcatenate' 'or_ln10_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (2.70ns)   --->   "%add_ln11_25 = add i32 %or_ln10_24, i32 %add_ln9_25" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 602 'add' 'add_ln11_25' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/1] (0.99ns)   --->   "%xor_ln11_25 = xor i32 %add_ln11_25, i32 %or_ln9_24" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 603 'xor' 'xor_ln11_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln11_25 = trunc i32 %xor_ln11_25" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 604 'trunc' 'trunc_ln11_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%lshr_ln11_24 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_25, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 605 'partselect' 'lshr_ln11_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln11_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_25, i7 %lshr_ln11_24" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 606 'bitconcatenate' 'or_ln11_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln9_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_26, i12 %lshr_ln9_25" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 607 'bitconcatenate' 'or_ln9_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (2.70ns)   --->   "%add_ln10_26 = add i32 %or_ln9_25, i32 %add_ln8_26" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 608 'add' 'add_ln10_26' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [1/1] (0.99ns)   --->   "%xor_ln10_26 = xor i32 %add_ln10_26, i32 %or_ln8_25" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 609 'xor' 'xor_ln10_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln10_26 = trunc i32 %xor_ln10_26" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 610 'trunc' 'trunc_ln10_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 611 [1/1] (0.00ns)   --->   "%lshr_ln10_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_26, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 611 'partselect' 'lshr_ln10_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 612 [1/1] (0.00ns)   --->   "%or_ln10_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_26, i8 %lshr_ln10_25" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 612 'bitconcatenate' 'or_ln10_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 613 [1/1] (2.70ns)   --->   "%add_ln11_26 = add i32 %or_ln10_25, i32 %add_ln9_26" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 613 'add' 'add_ln11_26' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/1] (0.99ns)   --->   "%xor_ln10_27 = xor i32 %add_ln10_27, i32 %or_ln8_26" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 614 'xor' 'xor_ln10_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln10_27 = trunc i32 %xor_ln10_27" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 615 'trunc' 'trunc_ln10_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 616 [1/1] (0.00ns)   --->   "%lshr_ln10_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_27, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 616 'partselect' 'lshr_ln10_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "%or_ln10_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_27, i8 %lshr_ln10_26" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 617 'bitconcatenate' 'or_ln10_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 618 [1/1] (2.70ns)   --->   "%add_ln11_27 = add i32 %or_ln10_26, i32 %add_ln9_27" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 618 'add' 'add_ln11_27' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/1] (0.99ns)   --->   "%xor_ln11_27 = xor i32 %add_ln11_27, i32 %or_ln9_26" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 619 'xor' 'xor_ln11_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln11_27 = trunc i32 %xor_ln11_27" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 620 'trunc' 'trunc_ln11_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 621 [1/1] (0.00ns)   --->   "%lshr_ln11_26 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_27, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 621 'partselect' 'lshr_ln11_26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.39>
ST_20 : Operation 622 [1/1] (0.99ns)   --->   "%xor_ln11_24 = xor i32 %add_ln11_24, i32 %or_ln9_23" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 622 'xor' 'xor_ln11_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln11_24 = trunc i32 %xor_ln11_24" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 623 'trunc' 'trunc_ln11_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 624 [1/1] (0.00ns)   --->   "%lshr_ln11_23 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_24, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 624 'partselect' 'lshr_ln11_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln11_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_24, i7 %lshr_ln11_23" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 625 'bitconcatenate' 'or_ln11_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 626 [1/1] (0.99ns)   --->   "%xor_ln11_26 = xor i32 %add_ln11_26, i32 %or_ln9_25" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 626 'xor' 'xor_ln11_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln11_26 = trunc i32 %xor_ln11_26" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 627 'trunc' 'trunc_ln11_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 628 [1/1] (0.00ns)   --->   "%lshr_ln11_25 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_26, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 628 'partselect' 'lshr_ln11_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln11_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_26, i7 %lshr_ln11_25" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 629 'bitconcatenate' 'or_ln11_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 630 [1/1] (0.00ns)   --->   "%or_ln11_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_27, i7 %lshr_ln11_26" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 630 'bitconcatenate' 'or_ln11_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 631 [1/1] (2.70ns)   --->   "%add_ln8_28 = add i32 %or_ln11_24, i32 %add_ln10_24" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 631 'add' 'add_ln8_28' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [1/1] (0.99ns)   --->   "%xor_ln8_28 = xor i32 %or_ln10_26, i32 %add_ln8_28" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 632 'xor' 'xor_ln8_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln8_28 = trunc i32 %xor_ln8_28" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 633 'trunc' 'trunc_ln8_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 634 [1/1] (0.00ns)   --->   "%lshr_ln8_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_28, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 634 'partselect' 'lshr_ln8_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 635 [1/1] (0.00ns)   --->   "%or_ln8_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_28, i16 %lshr_ln8_27" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 635 'bitconcatenate' 'or_ln8_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 636 [1/1] (2.70ns)   --->   "%add_ln9_28 = add i32 %or_ln8_27, i32 %add_ln11_26" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 636 'add' 'add_ln9_28' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 637 [1/1] (2.70ns)   --->   "%add_ln8_29 = add i32 %or_ln11_25, i32 %add_ln10_25" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 637 'add' 'add_ln8_29' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 638 [1/1] (0.99ns)   --->   "%xor_ln8_29 = xor i32 %add_ln8_29, i32 %or_ln10_23" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 638 'xor' 'xor_ln8_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln8_29 = trunc i32 %xor_ln8_29" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 639 'trunc' 'trunc_ln8_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 640 [1/1] (0.00ns)   --->   "%lshr_ln8_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_29, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 640 'partselect' 'lshr_ln8_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 641 [1/1] (2.70ns)   --->   "%add_ln8_30 = add i32 %or_ln11_26, i32 %add_ln10_26" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 641 'add' 'add_ln8_30' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 642 [1/1] (0.99ns)   --->   "%xor_ln8_30 = xor i32 %add_ln8_30, i32 %or_ln10_24" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 642 'xor' 'xor_ln8_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln8_30 = trunc i32 %xor_ln8_30" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 643 'trunc' 'trunc_ln8_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 644 [1/1] (0.00ns)   --->   "%lshr_ln8_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_30, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 644 'partselect' 'lshr_ln8_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln8_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_30, i16 %lshr_ln8_29" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 645 'bitconcatenate' 'or_ln8_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 646 [1/1] (2.70ns)   --->   "%add_ln9_30 = add i32 %or_ln8_29, i32 %add_ln11_24" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 646 'add' 'add_ln9_30' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 647 [1/1] (2.70ns)   --->   "%add_ln8_31 = add i32 %add_ln10_27, i32 %or_ln11_23" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 647 'add' 'add_ln8_31' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 648 [1/1] (0.99ns)   --->   "%xor_ln8_31 = xor i32 %add_ln8_31, i32 %or_ln10_25" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 648 'xor' 'xor_ln8_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln8_31 = trunc i32 %xor_ln8_31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 649 'trunc' 'trunc_ln8_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 650 [1/1] (0.00ns)   --->   "%lshr_ln8_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_31, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 650 'partselect' 'lshr_ln8_30' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.39>
ST_21 : Operation 651 [1/1] (0.99ns)   --->   "%xor_ln9_28 = xor i32 %add_ln9_28, i32 %or_ln11_24" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 651 'xor' 'xor_ln9_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln9_28 = trunc i32 %xor_ln9_28" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 652 'trunc' 'trunc_ln9_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 653 [1/1] (0.00ns)   --->   "%lshr_ln9_27 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_28, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 653 'partselect' 'lshr_ln9_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 654 [1/1] (0.00ns)   --->   "%or_ln9_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_28, i12 %lshr_ln9_27" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 654 'bitconcatenate' 'or_ln9_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 655 [1/1] (2.70ns)   --->   "%add_ln10_28 = add i32 %or_ln9_27, i32 %add_ln8_28" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 655 'add' 'add_ln10_28' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 656 [1/1] (0.99ns)   --->   "%xor_ln10_28 = xor i32 %add_ln10_28, i32 %or_ln8_27" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 656 'xor' 'xor_ln10_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln10_28 = trunc i32 %xor_ln10_28" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 657 'trunc' 'trunc_ln10_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 658 [1/1] (0.00ns)   --->   "%lshr_ln10_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_28, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 658 'partselect' 'lshr_ln10_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln10_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_28, i8 %lshr_ln10_27" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 659 'bitconcatenate' 'or_ln10_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%or_ln8_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_29, i16 %lshr_ln8_28" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 660 'bitconcatenate' 'or_ln8_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 661 [1/1] (2.70ns)   --->   "%add_ln9_29 = add i32 %or_ln8_28, i32 %add_ln11_27" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 661 'add' 'add_ln9_29' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 662 [1/1] (0.99ns)   --->   "%xor_ln9_29 = xor i32 %add_ln9_29, i32 %or_ln11_25" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 662 'xor' 'xor_ln9_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln9_29 = trunc i32 %xor_ln9_29" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 663 'trunc' 'trunc_ln9_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 664 [1/1] (0.00ns)   --->   "%lshr_ln9_28 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_29, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 664 'partselect' 'lshr_ln9_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 665 [1/1] (0.00ns)   --->   "%or_ln9_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_29, i12 %lshr_ln9_28" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 665 'bitconcatenate' 'or_ln9_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 666 [1/1] (2.70ns)   --->   "%add_ln10_29 = add i32 %or_ln9_28, i32 %add_ln8_29" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 666 'add' 'add_ln10_29' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 667 [1/1] (0.99ns)   --->   "%xor_ln9_30 = xor i32 %add_ln9_30, i32 %or_ln11_26" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 667 'xor' 'xor_ln9_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln9_30 = trunc i32 %xor_ln9_30" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 668 'trunc' 'trunc_ln9_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 669 [1/1] (0.00ns)   --->   "%lshr_ln9_29 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_30, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 669 'partselect' 'lshr_ln9_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln9_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_30, i12 %lshr_ln9_29" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 670 'bitconcatenate' 'or_ln9_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 671 [1/1] (2.70ns)   --->   "%add_ln10_30 = add i32 %or_ln9_29, i32 %add_ln8_30" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 671 'add' 'add_ln10_30' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 672 [1/1] (0.99ns)   --->   "%xor_ln10_30 = xor i32 %add_ln10_30, i32 %or_ln8_29" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 672 'xor' 'xor_ln10_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln10_30 = trunc i32 %xor_ln10_30" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 673 'trunc' 'trunc_ln10_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 674 [1/1] (0.00ns)   --->   "%lshr_ln10_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_30, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 674 'partselect' 'lshr_ln10_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 675 [1/1] (0.00ns)   --->   "%or_ln8_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_31, i16 %lshr_ln8_30" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 675 'bitconcatenate' 'or_ln8_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 676 [1/1] (2.70ns)   --->   "%add_ln9_31 = add i32 %or_ln8_30, i32 %add_ln11_25" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 676 'add' 'add_ln9_31' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 677 [1/1] (0.99ns)   --->   "%xor_ln9_31 = xor i32 %add_ln9_31, i32 %or_ln11_23" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 677 'xor' 'xor_ln9_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln9_31 = trunc i32 %xor_ln9_31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 678 'trunc' 'trunc_ln9_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 679 [1/1] (0.00ns)   --->   "%lshr_ln9_30 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_31, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 679 'partselect' 'lshr_ln9_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 680 [1/1] (0.00ns)   --->   "%or_ln9_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_31, i12 %lshr_ln9_30" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 680 'bitconcatenate' 'or_ln9_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 681 [1/1] (2.70ns)   --->   "%add_ln10_31 = add i32 %or_ln9_30, i32 %add_ln8_31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 681 'add' 'add_ln10_31' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.39>
ST_22 : Operation 682 [1/1] (2.70ns)   --->   "%add_ln11_28 = add i32 %or_ln10_27, i32 %add_ln9_28" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 682 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 683 [1/1] (0.99ns)   --->   "%xor_ln11_28 = xor i32 %add_ln11_28, i32 %or_ln9_27" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 683 'xor' 'xor_ln11_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln11_28 = trunc i32 %xor_ln11_28" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 684 'trunc' 'trunc_ln11_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 685 [1/1] (0.00ns)   --->   "%lshr_ln11_27 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_28, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 685 'partselect' 'lshr_ln11_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 686 [1/1] (0.00ns)   --->   "%or_ln11_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_28, i7 %lshr_ln11_27" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 686 'bitconcatenate' 'or_ln11_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 687 [1/1] (0.99ns)   --->   "%xor_ln10_29 = xor i32 %add_ln10_29, i32 %or_ln8_28" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 687 'xor' 'xor_ln10_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln10_29 = trunc i32 %xor_ln10_29" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 688 'trunc' 'trunc_ln10_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%lshr_ln10_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_29, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 689 'partselect' 'lshr_ln10_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 690 [1/1] (0.00ns)   --->   "%or_ln10_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_29, i8 %lshr_ln10_28" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 690 'bitconcatenate' 'or_ln10_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 691 [1/1] (2.70ns)   --->   "%add_ln11_29 = add i32 %or_ln10_28, i32 %add_ln9_29" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 691 'add' 'add_ln11_29' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 692 [1/1] (0.99ns)   --->   "%xor_ln11_29 = xor i32 %add_ln11_29, i32 %or_ln9_28" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 692 'xor' 'xor_ln11_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln11_29 = trunc i32 %xor_ln11_29" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 693 'trunc' 'trunc_ln11_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 694 [1/1] (0.00ns)   --->   "%lshr_ln11_28 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_29, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 694 'partselect' 'lshr_ln11_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 695 [1/1] (0.00ns)   --->   "%or_ln10_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_30, i8 %lshr_ln10_29" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 695 'bitconcatenate' 'or_ln10_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 696 [1/1] (2.70ns)   --->   "%add_ln11_30 = add i32 %or_ln10_29, i32 %add_ln9_30" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 696 'add' 'add_ln11_30' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 697 [1/1] (0.99ns)   --->   "%xor_ln11_30 = xor i32 %add_ln11_30, i32 %or_ln9_29" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 697 'xor' 'xor_ln11_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln11_30 = trunc i32 %xor_ln11_30" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 698 'trunc' 'trunc_ln11_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 699 [1/1] (0.00ns)   --->   "%lshr_ln11_29 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_30, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 699 'partselect' 'lshr_ln11_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln11_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_30, i7 %lshr_ln11_29" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 700 'bitconcatenate' 'or_ln11_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 701 [1/1] (0.99ns)   --->   "%xor_ln10_31 = xor i32 %add_ln10_31, i32 %or_ln8_30" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 701 'xor' 'xor_ln10_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln10_31 = trunc i32 %xor_ln10_31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 702 'trunc' 'trunc_ln10_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 703 [1/1] (0.00ns)   --->   "%lshr_ln10_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_31, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 703 'partselect' 'lshr_ln10_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 704 [1/1] (0.00ns)   --->   "%or_ln10_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_31, i8 %lshr_ln10_30" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 704 'bitconcatenate' 'or_ln10_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 705 [1/1] (2.70ns)   --->   "%add_ln11_31 = add i32 %or_ln10_30, i32 %add_ln9_31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 705 'add' 'add_ln11_31' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 706 [1/1] (0.99ns)   --->   "%xor_ln11_31 = xor i32 %add_ln11_31, i32 %or_ln9_30" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 706 'xor' 'xor_ln11_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln11_31 = trunc i32 %xor_ln11_31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 707 'trunc' 'trunc_ln11_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 708 [1/1] (0.00ns)   --->   "%lshr_ln11_30 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_31, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 708 'partselect' 'lshr_ln11_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 709 [1/1] (2.70ns)   --->   "%add_ln8_33 = add i32 %or_ln11_27, i32 %add_ln10_29" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 709 'add' 'add_ln8_33' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 710 [1/1] (2.70ns)   --->   "%add_ln8_35 = add i32 %or_ln11_29, i32 %add_ln10_31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 710 'add' 'add_ln8_35' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.39>
ST_23 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln11_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_29, i7 %lshr_ln11_28" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 711 'bitconcatenate' 'or_ln11_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 712 [1/1] (0.00ns)   --->   "%or_ln11_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_31, i7 %lshr_ln11_30" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 712 'bitconcatenate' 'or_ln11_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 713 [1/1] (2.70ns)   --->   "%add_ln8_32 = add i32 %or_ln11_30, i32 %add_ln10_28" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 713 'add' 'add_ln8_32' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 714 [1/1] (0.99ns)   --->   "%xor_ln8_32 = xor i32 %add_ln8_32, i32 %or_ln10_28" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 714 'xor' 'xor_ln8_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln8_32 = trunc i32 %xor_ln8_32" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 715 'trunc' 'trunc_ln8_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 716 [1/1] (0.00ns)   --->   "%lshr_ln8_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_32, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 716 'partselect' 'lshr_ln8_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%or_ln8_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_32, i16 %lshr_ln8_31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 717 'bitconcatenate' 'or_ln8_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (2.70ns)   --->   "%add_ln9_32 = add i32 %add_ln11_30, i32 %or_ln8_31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 718 'add' 'add_ln9_32' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 719 [1/1] (0.99ns)   --->   "%xor_ln8_33 = xor i32 %or_ln10_29, i32 %add_ln8_33" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 719 'xor' 'xor_ln8_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln8_33 = trunc i32 %xor_ln8_33" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 720 'trunc' 'trunc_ln8_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 721 [1/1] (0.00ns)   --->   "%lshr_ln8_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_33, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 721 'partselect' 'lshr_ln8_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln8_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_33, i16 %lshr_ln8_32" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 722 'bitconcatenate' 'or_ln8_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 723 [1/1] (2.70ns)   --->   "%add_ln9_33 = add i32 %or_ln8_32, i32 %add_ln11_31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 723 'add' 'add_ln9_33' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 724 [1/1] (0.99ns)   --->   "%xor_ln9_33 = xor i32 %add_ln9_33, i32 %or_ln11_27" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 724 'xor' 'xor_ln9_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln9_33 = trunc i32 %xor_ln9_33" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 725 'trunc' 'trunc_ln9_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 726 [1/1] (0.00ns)   --->   "%lshr_ln9_32 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_33, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 726 'partselect' 'lshr_ln9_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 727 [1/1] (0.00ns)   --->   "%or_ln9_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_33, i12 %lshr_ln9_32" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 727 'bitconcatenate' 'or_ln9_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 728 [1/1] (2.70ns)   --->   "%add_ln8_34 = add i32 %or_ln11_28, i32 %add_ln10_30" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 728 'add' 'add_ln8_34' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 729 [1/1] (0.99ns)   --->   "%xor_ln8_34 = xor i32 %add_ln8_34, i32 %or_ln10_30" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 729 'xor' 'xor_ln8_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln8_34 = trunc i32 %xor_ln8_34" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 730 'trunc' 'trunc_ln8_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 731 [1/1] (0.00ns)   --->   "%lshr_ln8_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_34, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 731 'partselect' 'lshr_ln8_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln8_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_34, i16 %lshr_ln8_33" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 732 'bitconcatenate' 'or_ln8_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 733 [1/1] (2.70ns)   --->   "%add_ln9_34 = add i32 %or_ln8_33, i32 %add_ln11_28" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 733 'add' 'add_ln9_34' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 734 [1/1] (0.99ns)   --->   "%xor_ln8_35 = xor i32 %add_ln8_35, i32 %or_ln10_27" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 734 'xor' 'xor_ln8_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln8_35 = trunc i32 %xor_ln8_35" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 735 'trunc' 'trunc_ln8_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 736 [1/1] (0.00ns)   --->   "%lshr_ln8_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_35, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 736 'partselect' 'lshr_ln8_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln8_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_35, i16 %lshr_ln8_34" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 737 'bitconcatenate' 'or_ln8_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 738 [1/1] (2.70ns)   --->   "%add_ln9_35 = add i32 %or_ln8_34, i32 %add_ln11_29" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 738 'add' 'add_ln9_35' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 739 [1/1] (0.99ns)   --->   "%xor_ln9_35 = xor i32 %add_ln9_35, i32 %or_ln11_29" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 739 'xor' 'xor_ln9_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln9_35 = trunc i32 %xor_ln9_35" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 740 'trunc' 'trunc_ln9_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 741 [1/1] (0.00ns)   --->   "%lshr_ln9_34 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_35, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 741 'partselect' 'lshr_ln9_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 742 [1/1] (0.00ns)   --->   "%or_ln9_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_35, i12 %lshr_ln9_34" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 742 'bitconcatenate' 'or_ln9_34' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.39>
ST_24 : Operation 743 [1/1] (0.99ns)   --->   "%xor_ln9_32 = xor i32 %add_ln9_32, i32 %or_ln11_30" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 743 'xor' 'xor_ln9_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln9_32 = trunc i32 %xor_ln9_32" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 744 'trunc' 'trunc_ln9_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 745 [1/1] (0.00ns)   --->   "%lshr_ln9_31 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_32, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 745 'partselect' 'lshr_ln9_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln9_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_32, i12 %lshr_ln9_31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 746 'bitconcatenate' 'or_ln9_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 747 [1/1] (2.70ns)   --->   "%add_ln10_32 = add i32 %or_ln9_31, i32 %add_ln8_32" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 747 'add' 'add_ln10_32' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 748 [1/1] (0.99ns)   --->   "%xor_ln10_32 = xor i32 %add_ln10_32, i32 %or_ln8_31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 748 'xor' 'xor_ln10_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln10_32 = trunc i32 %xor_ln10_32" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 749 'trunc' 'trunc_ln10_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 750 [1/1] (0.00ns)   --->   "%lshr_ln10_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_32, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 750 'partselect' 'lshr_ln10_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 751 [1/1] (2.70ns)   --->   "%add_ln10_33 = add i32 %or_ln9_32, i32 %add_ln8_33" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 751 'add' 'add_ln10_33' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 752 [1/1] (0.99ns)   --->   "%xor_ln10_33 = xor i32 %add_ln10_33, i32 %or_ln8_32" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 752 'xor' 'xor_ln10_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln10_33 = trunc i32 %xor_ln10_33" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 753 'trunc' 'trunc_ln10_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 754 [1/1] (0.00ns)   --->   "%lshr_ln10_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_33, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 754 'partselect' 'lshr_ln10_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln10_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_33, i8 %lshr_ln10_32" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 755 'bitconcatenate' 'or_ln10_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 756 [1/1] (2.70ns)   --->   "%add_ln11_33 = add i32 %or_ln10_32, i32 %add_ln9_33" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 756 'add' 'add_ln11_33' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 757 [1/1] (0.99ns)   --->   "%xor_ln9_34 = xor i32 %add_ln9_34, i32 %or_ln11_28" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 757 'xor' 'xor_ln9_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln9_34 = trunc i32 %xor_ln9_34" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 758 'trunc' 'trunc_ln9_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 759 [1/1] (0.00ns)   --->   "%lshr_ln9_33 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_34, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 759 'partselect' 'lshr_ln9_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 760 [1/1] (0.00ns)   --->   "%or_ln9_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_34, i12 %lshr_ln9_33" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 760 'bitconcatenate' 'or_ln9_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 761 [1/1] (2.70ns)   --->   "%add_ln10_34 = add i32 %or_ln9_33, i32 %add_ln8_34" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 761 'add' 'add_ln10_34' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 762 [1/1] (0.99ns)   --->   "%xor_ln10_34 = xor i32 %add_ln10_34, i32 %or_ln8_33" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 762 'xor' 'xor_ln10_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln10_34 = trunc i32 %xor_ln10_34" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 763 'trunc' 'trunc_ln10_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 764 [1/1] (0.00ns)   --->   "%lshr_ln10_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_34, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 764 'partselect' 'lshr_ln10_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 765 [1/1] (2.70ns)   --->   "%add_ln10_35 = add i32 %or_ln9_34, i32 %add_ln8_35" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 765 'add' 'add_ln10_35' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 766 [1/1] (0.99ns)   --->   "%xor_ln10_35 = xor i32 %add_ln10_35, i32 %or_ln8_34" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 766 'xor' 'xor_ln10_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln10_35 = trunc i32 %xor_ln10_35" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 767 'trunc' 'trunc_ln10_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 768 [1/1] (0.00ns)   --->   "%lshr_ln10_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_35, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 768 'partselect' 'lshr_ln10_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 769 [1/1] (0.00ns)   --->   "%or_ln10_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_35, i8 %lshr_ln10_34" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 769 'bitconcatenate' 'or_ln10_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 770 [1/1] (2.70ns)   --->   "%add_ln11_35 = add i32 %or_ln10_34, i32 %add_ln9_35" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 770 'add' 'add_ln11_35' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.39>
ST_25 : Operation 771 [1/1] (0.00ns)   --->   "%or_ln10_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_32, i8 %lshr_ln10_31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 771 'bitconcatenate' 'or_ln10_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 772 [1/1] (2.70ns)   --->   "%add_ln11_32 = add i32 %or_ln10_31, i32 %add_ln9_32" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 772 'add' 'add_ln11_32' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 773 [1/1] (0.99ns)   --->   "%xor_ln11_32 = xor i32 %add_ln11_32, i32 %or_ln9_31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 773 'xor' 'xor_ln11_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln11_32 = trunc i32 %xor_ln11_32" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 774 'trunc' 'trunc_ln11_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 775 [1/1] (0.00ns)   --->   "%lshr_ln11_31 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_32, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 775 'partselect' 'lshr_ln11_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 776 [1/1] (0.00ns)   --->   "%or_ln11_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_32, i7 %lshr_ln11_31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 776 'bitconcatenate' 'or_ln11_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 777 [1/1] (0.99ns)   --->   "%xor_ln11_33 = xor i32 %add_ln11_33, i32 %or_ln9_32" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 777 'xor' 'xor_ln11_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln11_33 = trunc i32 %xor_ln11_33" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 778 'trunc' 'trunc_ln11_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 779 [1/1] (0.00ns)   --->   "%lshr_ln11_32 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_33, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 779 'partselect' 'lshr_ln11_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln11_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_33, i7 %lshr_ln11_32" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 780 'bitconcatenate' 'or_ln11_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 781 [1/1] (0.00ns)   --->   "%or_ln10_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_34, i8 %lshr_ln10_33" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 781 'bitconcatenate' 'or_ln10_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 782 [1/1] (2.70ns)   --->   "%add_ln11_34 = add i32 %or_ln10_33, i32 %add_ln9_34" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 782 'add' 'add_ln11_34' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 783 [1/1] (0.99ns)   --->   "%xor_ln11_34 = xor i32 %add_ln11_34, i32 %or_ln9_33" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 783 'xor' 'xor_ln11_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln11_34 = trunc i32 %xor_ln11_34" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 784 'trunc' 'trunc_ln11_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 785 [1/1] (0.00ns)   --->   "%lshr_ln11_33 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_34, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 785 'partselect' 'lshr_ln11_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 786 [1/1] (0.00ns)   --->   "%or_ln11_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_34, i7 %lshr_ln11_33" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 786 'bitconcatenate' 'or_ln11_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 787 [1/1] (0.99ns)   --->   "%xor_ln11_35 = xor i32 %add_ln11_35, i32 %or_ln9_34" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 787 'xor' 'xor_ln11_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln11_35 = trunc i32 %xor_ln11_35" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 788 'trunc' 'trunc_ln11_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 789 [1/1] (0.00ns)   --->   "%lshr_ln11_34 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_35, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 789 'partselect' 'lshr_ln11_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln11_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_35, i7 %lshr_ln11_34" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 790 'bitconcatenate' 'or_ln11_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 791 [1/1] (2.70ns)   --->   "%add_ln8_36 = add i32 %or_ln11_32, i32 %add_ln10_32" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 791 'add' 'add_ln8_36' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 792 [1/1] (0.99ns)   --->   "%xor_ln8_36 = xor i32 %or_ln10_34, i32 %add_ln8_36" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 792 'xor' 'xor_ln8_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln8_36 = trunc i32 %xor_ln8_36" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 793 'trunc' 'trunc_ln8_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 794 [1/1] (0.00ns)   --->   "%lshr_ln8_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_36, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 794 'partselect' 'lshr_ln8_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 795 [1/1] (2.70ns)   --->   "%add_ln8_37 = add i32 %or_ln11_33, i32 %add_ln10_33" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 795 'add' 'add_ln8_37' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 796 [1/1] (2.70ns)   --->   "%add_ln8_38 = add i32 %or_ln11_34, i32 %add_ln10_34" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 796 'add' 'add_ln8_38' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 797 [1/1] (0.99ns)   --->   "%xor_ln8_38 = xor i32 %add_ln8_38, i32 %or_ln10_32" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 797 'xor' 'xor_ln8_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln8_38 = trunc i32 %xor_ln8_38" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 798 'trunc' 'trunc_ln8_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 799 [1/1] (0.00ns)   --->   "%lshr_ln8_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_38, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 799 'partselect' 'lshr_ln8_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 800 [1/1] (2.70ns)   --->   "%add_ln8_39 = add i32 %add_ln10_35, i32 %or_ln11_31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 800 'add' 'add_ln8_39' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.39>
ST_26 : Operation 801 [1/1] (0.00ns)   --->   "%or_ln8_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_36, i16 %lshr_ln8_35" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 801 'bitconcatenate' 'or_ln8_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 802 [1/1] (2.70ns)   --->   "%add_ln9_36 = add i32 %or_ln8_35, i32 %add_ln11_34" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 802 'add' 'add_ln9_36' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 803 [1/1] (0.99ns)   --->   "%xor_ln9_36 = xor i32 %add_ln9_36, i32 %or_ln11_32" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 803 'xor' 'xor_ln9_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln9_36 = trunc i32 %xor_ln9_36" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 804 'trunc' 'trunc_ln9_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 805 [1/1] (0.00ns)   --->   "%lshr_ln9_35 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_36, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 805 'partselect' 'lshr_ln9_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 806 [1/1] (0.00ns)   --->   "%or_ln9_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_36, i12 %lshr_ln9_35" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 806 'bitconcatenate' 'or_ln9_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 807 [1/1] (2.70ns)   --->   "%add_ln10_36 = add i32 %or_ln9_35, i32 %add_ln8_36" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 807 'add' 'add_ln10_36' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [1/1] (0.99ns)   --->   "%xor_ln8_37 = xor i32 %add_ln8_37, i32 %or_ln10_31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 808 'xor' 'xor_ln8_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln8_37 = trunc i32 %xor_ln8_37" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 809 'trunc' 'trunc_ln8_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 810 [1/1] (0.00ns)   --->   "%lshr_ln8_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_37, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 810 'partselect' 'lshr_ln8_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 811 [1/1] (0.00ns)   --->   "%or_ln8_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_37, i16 %lshr_ln8_36" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 811 'bitconcatenate' 'or_ln8_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 812 [1/1] (2.70ns)   --->   "%add_ln9_37 = add i32 %or_ln8_36, i32 %add_ln11_35" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 812 'add' 'add_ln9_37' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 813 [1/1] (0.99ns)   --->   "%xor_ln9_37 = xor i32 %add_ln9_37, i32 %or_ln11_33" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 813 'xor' 'xor_ln9_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln9_37 = trunc i32 %xor_ln9_37" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 814 'trunc' 'trunc_ln9_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 815 [1/1] (0.00ns)   --->   "%lshr_ln9_36 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_37, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 815 'partselect' 'lshr_ln9_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 816 [1/1] (0.00ns)   --->   "%or_ln8_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_38, i16 %lshr_ln8_37" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 816 'bitconcatenate' 'or_ln8_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 817 [1/1] (2.70ns)   --->   "%add_ln9_38 = add i32 %or_ln8_37, i32 %add_ln11_32" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 817 'add' 'add_ln9_38' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 818 [1/1] (0.99ns)   --->   "%xor_ln9_38 = xor i32 %add_ln9_38, i32 %or_ln11_34" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 818 'xor' 'xor_ln9_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln9_38 = trunc i32 %xor_ln9_38" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 819 'trunc' 'trunc_ln9_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 820 [1/1] (0.00ns)   --->   "%lshr_ln9_37 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_38, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 820 'partselect' 'lshr_ln9_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 821 [1/1] (0.00ns)   --->   "%or_ln9_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_38, i12 %lshr_ln9_37" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 821 'bitconcatenate' 'or_ln9_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 822 [1/1] (2.70ns)   --->   "%add_ln10_38 = add i32 %or_ln9_37, i32 %add_ln8_38" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 822 'add' 'add_ln10_38' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 823 [1/1] (0.99ns)   --->   "%xor_ln8_39 = xor i32 %add_ln8_39, i32 %or_ln10_33" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 823 'xor' 'xor_ln8_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln8_39 = trunc i32 %xor_ln8_39" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 824 'trunc' 'trunc_ln8_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 825 [1/1] (0.00ns)   --->   "%lshr_ln8_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_39, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 825 'partselect' 'lshr_ln8_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 826 [1/1] (0.00ns)   --->   "%or_ln8_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_39, i16 %lshr_ln8_38" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 826 'bitconcatenate' 'or_ln8_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 827 [1/1] (2.70ns)   --->   "%add_ln9_39 = add i32 %or_ln8_38, i32 %add_ln11_33" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 827 'add' 'add_ln9_39' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 828 [1/1] (0.99ns)   --->   "%xor_ln9_39 = xor i32 %add_ln9_39, i32 %or_ln11_31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 828 'xor' 'xor_ln9_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln9_39 = trunc i32 %xor_ln9_39" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 829 'trunc' 'trunc_ln9_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 830 [1/1] (0.00ns)   --->   "%lshr_ln9_38 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_39, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 830 'partselect' 'lshr_ln9_38' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.39>
ST_27 : Operation 831 [1/1] (0.99ns)   --->   "%xor_ln10_36 = xor i32 %add_ln10_36, i32 %or_ln8_35" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 831 'xor' 'xor_ln10_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln10_36 = trunc i32 %xor_ln10_36" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 832 'trunc' 'trunc_ln10_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 833 [1/1] (0.00ns)   --->   "%lshr_ln10_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_36, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 833 'partselect' 'lshr_ln10_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln10_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_36, i8 %lshr_ln10_35" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 834 'bitconcatenate' 'or_ln10_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 835 [1/1] (2.70ns)   --->   "%add_ln11_36 = add i32 %or_ln10_35, i32 %add_ln9_36" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 835 'add' 'add_ln11_36' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 836 [1/1] (0.99ns)   --->   "%xor_ln11_36 = xor i32 %add_ln11_36, i32 %or_ln9_35" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 836 'xor' 'xor_ln11_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln11_36 = trunc i32 %xor_ln11_36" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 837 'trunc' 'trunc_ln11_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 838 [1/1] (0.00ns)   --->   "%lshr_ln11_35 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_36, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 838 'partselect' 'lshr_ln11_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln9_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_37, i12 %lshr_ln9_36" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 839 'bitconcatenate' 'or_ln9_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 840 [1/1] (2.70ns)   --->   "%add_ln10_37 = add i32 %or_ln9_36, i32 %add_ln8_37" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 840 'add' 'add_ln10_37' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 841 [1/1] (0.99ns)   --->   "%xor_ln10_37 = xor i32 %add_ln10_37, i32 %or_ln8_36" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 841 'xor' 'xor_ln10_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln10_37 = trunc i32 %xor_ln10_37" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 842 'trunc' 'trunc_ln10_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 843 [1/1] (0.00ns)   --->   "%lshr_ln10_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_37, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 843 'partselect' 'lshr_ln10_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln10_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_37, i8 %lshr_ln10_36" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 844 'bitconcatenate' 'or_ln10_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 845 [1/1] (2.70ns)   --->   "%add_ln11_37 = add i32 %or_ln10_36, i32 %add_ln9_37" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 845 'add' 'add_ln11_37' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [1/1] (0.99ns)   --->   "%xor_ln10_38 = xor i32 %add_ln10_38, i32 %or_ln8_37" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 846 'xor' 'xor_ln10_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln10_38 = trunc i32 %xor_ln10_38" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 847 'trunc' 'trunc_ln10_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 848 [1/1] (0.00ns)   --->   "%lshr_ln10_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_38, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 848 'partselect' 'lshr_ln10_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 849 [1/1] (0.00ns)   --->   "%or_ln10_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_38, i8 %lshr_ln10_37" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 849 'bitconcatenate' 'or_ln10_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 850 [1/1] (2.70ns)   --->   "%add_ln11_38 = add i32 %or_ln10_37, i32 %add_ln9_38" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 850 'add' 'add_ln11_38' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [1/1] (0.99ns)   --->   "%xor_ln11_38 = xor i32 %add_ln11_38, i32 %or_ln9_37" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 851 'xor' 'xor_ln11_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln11_38 = trunc i32 %xor_ln11_38" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 852 'trunc' 'trunc_ln11_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 853 [1/1] (0.00ns)   --->   "%lshr_ln11_37 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_38, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 853 'partselect' 'lshr_ln11_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln9_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_39, i12 %lshr_ln9_38" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 854 'bitconcatenate' 'or_ln9_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 855 [1/1] (2.70ns)   --->   "%add_ln10_39 = add i32 %or_ln9_38, i32 %add_ln8_39" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 855 'add' 'add_ln10_39' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 856 [1/1] (0.99ns)   --->   "%xor_ln10_39 = xor i32 %add_ln10_39, i32 %or_ln8_38" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 856 'xor' 'xor_ln10_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln10_39 = trunc i32 %xor_ln10_39" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 857 'trunc' 'trunc_ln10_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 858 [1/1] (0.00ns)   --->   "%lshr_ln10_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_39, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 858 'partselect' 'lshr_ln10_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 859 [1/1] (0.00ns)   --->   "%or_ln10_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_39, i8 %lshr_ln10_38" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 859 'bitconcatenate' 'or_ln10_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 860 [1/1] (2.70ns)   --->   "%add_ln11_39 = add i32 %or_ln10_38, i32 %add_ln9_39" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 860 'add' 'add_ln11_39' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.39>
ST_28 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln11_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_36, i7 %lshr_ln11_35" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 861 'bitconcatenate' 'or_ln11_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 862 [1/1] (0.99ns)   --->   "%xor_ln11_37 = xor i32 %add_ln11_37, i32 %or_ln9_36" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 862 'xor' 'xor_ln11_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln11_37 = trunc i32 %xor_ln11_37" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 863 'trunc' 'trunc_ln11_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 864 [1/1] (0.00ns)   --->   "%lshr_ln11_36 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_37, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 864 'partselect' 'lshr_ln11_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 865 [1/1] (0.00ns)   --->   "%or_ln11_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_37, i7 %lshr_ln11_36" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 865 'bitconcatenate' 'or_ln11_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 866 [1/1] (0.00ns)   --->   "%or_ln11_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_38, i7 %lshr_ln11_37" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 866 'bitconcatenate' 'or_ln11_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 867 [1/1] (0.99ns)   --->   "%xor_ln11_39 = xor i32 %add_ln11_39, i32 %or_ln9_38" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 867 'xor' 'xor_ln11_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln11_39 = trunc i32 %xor_ln11_39" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 868 'trunc' 'trunc_ln11_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 869 [1/1] (0.00ns)   --->   "%lshr_ln11_38 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_39, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 869 'partselect' 'lshr_ln11_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (0.00ns)   --->   "%or_ln11_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_39, i7 %lshr_ln11_38" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 870 'bitconcatenate' 'or_ln11_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 871 [1/1] (2.70ns)   --->   "%add_ln8_40 = add i32 %or_ln11_38, i32 %add_ln10_36" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 871 'add' 'add_ln8_40' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 872 [1/1] (0.99ns)   --->   "%xor_ln8_40 = xor i32 %add_ln8_40, i32 %or_ln10_36" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 872 'xor' 'xor_ln8_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln8_40 = trunc i32 %xor_ln8_40" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 873 'trunc' 'trunc_ln8_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%lshr_ln8_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_40, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 874 'partselect' 'lshr_ln8_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%or_ln8_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_40, i16 %lshr_ln8_39" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 875 'bitconcatenate' 'or_ln8_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 876 [1/1] (2.70ns)   --->   "%add_ln8_41 = add i32 %or_ln11_35, i32 %add_ln10_37" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 876 'add' 'add_ln8_41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 877 [1/1] (0.99ns)   --->   "%xor_ln8_41 = xor i32 %or_ln10_37, i32 %add_ln8_41" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 877 'xor' 'xor_ln8_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln8_41 = trunc i32 %xor_ln8_41" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 878 'trunc' 'trunc_ln8_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 879 [1/1] (0.00ns)   --->   "%lshr_ln8_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_41, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 879 'partselect' 'lshr_ln8_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 880 [1/1] (0.00ns)   --->   "%or_ln8_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_41, i16 %lshr_ln8_40" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 880 'bitconcatenate' 'or_ln8_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 881 [1/1] (2.70ns)   --->   "%add_ln9_41 = add i32 %or_ln8_40, i32 %add_ln11_39" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 881 'add' 'add_ln9_41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [1/1] (2.70ns)   --->   "%add_ln8_42 = add i32 %or_ln11_36, i32 %add_ln10_38" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 882 'add' 'add_ln8_42' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (0.99ns)   --->   "%xor_ln8_42 = xor i32 %add_ln8_42, i32 %or_ln10_38" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 883 'xor' 'xor_ln8_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln8_42 = trunc i32 %xor_ln8_42" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 884 'trunc' 'trunc_ln8_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%lshr_ln8_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_42, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 885 'partselect' 'lshr_ln8_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%or_ln8_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_42, i16 %lshr_ln8_41" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 886 'bitconcatenate' 'or_ln8_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (2.70ns)   --->   "%add_ln8_43 = add i32 %or_ln11_37, i32 %add_ln10_39" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 887 'add' 'add_ln8_43' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (0.99ns)   --->   "%xor_ln8_43 = xor i32 %add_ln8_43, i32 %or_ln10_35" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 888 'xor' 'xor_ln8_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln8_43 = trunc i32 %xor_ln8_43" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 889 'trunc' 'trunc_ln8_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%lshr_ln8_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_43, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 890 'partselect' 'lshr_ln8_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%or_ln8_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_43, i16 %lshr_ln8_42" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 891 'bitconcatenate' 'or_ln8_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 892 [1/1] (2.70ns)   --->   "%add_ln9_43 = add i32 %or_ln8_42, i32 %add_ln11_37" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 892 'add' 'add_ln9_43' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.39>
ST_29 : Operation 893 [1/1] (2.70ns)   --->   "%add_ln9_40 = add i32 %add_ln11_38, i32 %or_ln8_39" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 893 'add' 'add_ln9_40' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 894 [1/1] (0.99ns)   --->   "%xor_ln9_40 = xor i32 %add_ln9_40, i32 %or_ln11_38" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 894 'xor' 'xor_ln9_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln9_40 = trunc i32 %xor_ln9_40" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 895 'trunc' 'trunc_ln9_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 896 [1/1] (0.00ns)   --->   "%lshr_ln9_39 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_40, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 896 'partselect' 'lshr_ln9_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 897 [1/1] (0.00ns)   --->   "%or_ln9_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_40, i12 %lshr_ln9_39" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 897 'bitconcatenate' 'or_ln9_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 898 [1/1] (2.70ns)   --->   "%add_ln10_40 = add i32 %or_ln9_39, i32 %add_ln8_40" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 898 'add' 'add_ln10_40' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 899 [1/1] (0.99ns)   --->   "%xor_ln9_41 = xor i32 %add_ln9_41, i32 %or_ln11_35" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 899 'xor' 'xor_ln9_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln9_41 = trunc i32 %xor_ln9_41" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 900 'trunc' 'trunc_ln9_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 901 [1/1] (0.00ns)   --->   "%lshr_ln9_40 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_41, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 901 'partselect' 'lshr_ln9_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln9_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_41, i12 %lshr_ln9_40" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 902 'bitconcatenate' 'or_ln9_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 903 [1/1] (2.70ns)   --->   "%add_ln10_41 = add i32 %or_ln9_40, i32 %add_ln8_41" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 903 'add' 'add_ln10_41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 904 [1/1] (0.99ns)   --->   "%xor_ln10_41 = xor i32 %add_ln10_41, i32 %or_ln8_40" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 904 'xor' 'xor_ln10_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln10_41 = trunc i32 %xor_ln10_41" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 905 'trunc' 'trunc_ln10_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 906 [1/1] (0.00ns)   --->   "%lshr_ln10_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_41, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 906 'partselect' 'lshr_ln10_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 907 [1/1] (0.00ns)   --->   "%or_ln10_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_41, i8 %lshr_ln10_40" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 907 'bitconcatenate' 'or_ln10_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 908 [1/1] (2.70ns)   --->   "%add_ln9_42 = add i32 %or_ln8_41, i32 %add_ln11_36" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 908 'add' 'add_ln9_42' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 909 [1/1] (0.99ns)   --->   "%xor_ln9_42 = xor i32 %add_ln9_42, i32 %or_ln11_36" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 909 'xor' 'xor_ln9_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln9_42 = trunc i32 %xor_ln9_42" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 910 'trunc' 'trunc_ln9_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 911 [1/1] (0.00ns)   --->   "%lshr_ln9_41 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_42, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 911 'partselect' 'lshr_ln9_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 912 [1/1] (0.00ns)   --->   "%or_ln9_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_42, i12 %lshr_ln9_41" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 912 'bitconcatenate' 'or_ln9_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 913 [1/1] (2.70ns)   --->   "%add_ln10_42 = add i32 %or_ln9_41, i32 %add_ln8_42" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 913 'add' 'add_ln10_42' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 914 [1/1] (0.99ns)   --->   "%xor_ln9_43 = xor i32 %add_ln9_43, i32 %or_ln11_37" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 914 'xor' 'xor_ln9_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln9_43 = trunc i32 %xor_ln9_43" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 915 'trunc' 'trunc_ln9_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 916 [1/1] (0.00ns)   --->   "%lshr_ln9_42 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_43, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 916 'partselect' 'lshr_ln9_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 917 [1/1] (0.00ns)   --->   "%or_ln9_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_43, i12 %lshr_ln9_42" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 917 'bitconcatenate' 'or_ln9_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 918 [1/1] (2.70ns)   --->   "%add_ln10_43 = add i32 %or_ln9_42, i32 %add_ln8_43" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 918 'add' 'add_ln10_43' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 919 [1/1] (0.99ns)   --->   "%xor_ln10_43 = xor i32 %add_ln10_43, i32 %or_ln8_42" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 919 'xor' 'xor_ln10_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln10_43 = trunc i32 %xor_ln10_43" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 920 'trunc' 'trunc_ln10_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 921 [1/1] (0.00ns)   --->   "%lshr_ln10_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_43, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 921 'partselect' 'lshr_ln10_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 922 [1/1] (0.00ns)   --->   "%or_ln10_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_43, i8 %lshr_ln10_42" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 922 'bitconcatenate' 'or_ln10_42' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.39>
ST_30 : Operation 923 [1/1] (0.99ns)   --->   "%xor_ln10_40 = xor i32 %add_ln10_40, i32 %or_ln8_39" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 923 'xor' 'xor_ln10_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln10_40 = trunc i32 %xor_ln10_40" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 924 'trunc' 'trunc_ln10_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 925 [1/1] (0.00ns)   --->   "%lshr_ln10_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_40, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 925 'partselect' 'lshr_ln10_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 926 [1/1] (0.00ns)   --->   "%or_ln10_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_40, i8 %lshr_ln10_39" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 926 'bitconcatenate' 'or_ln10_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 927 [1/1] (2.70ns)   --->   "%add_ln11_40 = add i32 %or_ln10_39, i32 %add_ln9_40" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 927 'add' 'add_ln11_40' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 928 [1/1] (0.99ns)   --->   "%xor_ln11_40 = xor i32 %add_ln11_40, i32 %or_ln9_39" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 928 'xor' 'xor_ln11_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln11_40 = trunc i32 %xor_ln11_40" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 929 'trunc' 'trunc_ln11_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 930 [1/1] (0.00ns)   --->   "%lshr_ln11_39 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_40, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 930 'partselect' 'lshr_ln11_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 931 [1/1] (2.70ns)   --->   "%add_ln11_41 = add i32 %or_ln10_40, i32 %add_ln9_41" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 931 'add' 'add_ln11_41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 932 [1/1] (0.99ns)   --->   "%xor_ln11_41 = xor i32 %add_ln11_41, i32 %or_ln9_40" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 932 'xor' 'xor_ln11_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln11_41 = trunc i32 %xor_ln11_41" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 933 'trunc' 'trunc_ln11_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 934 [1/1] (0.00ns)   --->   "%lshr_ln11_40 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_41, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 934 'partselect' 'lshr_ln11_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln11_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_41, i7 %lshr_ln11_40" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 935 'bitconcatenate' 'or_ln11_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 936 [1/1] (0.99ns)   --->   "%xor_ln10_42 = xor i32 %add_ln10_42, i32 %or_ln8_41" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 936 'xor' 'xor_ln10_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln10_42 = trunc i32 %xor_ln10_42" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 937 'trunc' 'trunc_ln10_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 938 [1/1] (0.00ns)   --->   "%lshr_ln10_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_42, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 938 'partselect' 'lshr_ln10_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 939 [1/1] (0.00ns)   --->   "%or_ln10_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_42, i8 %lshr_ln10_41" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 939 'bitconcatenate' 'or_ln10_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 940 [1/1] (2.70ns)   --->   "%add_ln11_42 = add i32 %or_ln10_41, i32 %add_ln9_42" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 940 'add' 'add_ln11_42' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 941 [1/1] (0.99ns)   --->   "%xor_ln11_42 = xor i32 %add_ln11_42, i32 %or_ln9_41" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 941 'xor' 'xor_ln11_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln11_42 = trunc i32 %xor_ln11_42" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 942 'trunc' 'trunc_ln11_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 943 [1/1] (0.00ns)   --->   "%lshr_ln11_41 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_42, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 943 'partselect' 'lshr_ln11_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 944 [1/1] (2.70ns)   --->   "%add_ln11_43 = add i32 %or_ln10_42, i32 %add_ln9_43" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 944 'add' 'add_ln11_43' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 945 [1/1] (0.99ns)   --->   "%xor_ln11_43 = xor i32 %add_ln11_43, i32 %or_ln9_42" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 945 'xor' 'xor_ln11_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln11_43 = trunc i32 %xor_ln11_43" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 946 'trunc' 'trunc_ln11_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 947 [1/1] (0.00ns)   --->   "%lshr_ln11_42 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_43, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 947 'partselect' 'lshr_ln11_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%or_ln11_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_43, i7 %lshr_ln11_42" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 948 'bitconcatenate' 'or_ln11_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 949 [1/1] (2.70ns)   --->   "%add_ln8_44 = add i32 %or_ln11_40, i32 %add_ln10_40" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 949 'add' 'add_ln8_44' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 950 [1/1] (2.70ns)   --->   "%add_ln8_46 = add i32 %or_ln11_42, i32 %add_ln10_42" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 950 'add' 'add_ln8_46' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.39>
ST_31 : Operation 951 [1/1] (0.00ns)   --->   "%or_ln11_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_40, i7 %lshr_ln11_39" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 951 'bitconcatenate' 'or_ln11_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 952 [1/1] (0.00ns)   --->   "%or_ln11_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_42, i7 %lshr_ln11_41" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 952 'bitconcatenate' 'or_ln11_41' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 953 [1/1] (0.99ns)   --->   "%xor_ln8_44 = xor i32 %or_ln10_42, i32 %add_ln8_44" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 953 'xor' 'xor_ln8_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln8_44 = trunc i32 %xor_ln8_44" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 954 'trunc' 'trunc_ln8_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 955 [1/1] (0.00ns)   --->   "%lshr_ln8_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_44, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 955 'partselect' 'lshr_ln8_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 956 [1/1] (0.00ns)   --->   "%or_ln8_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_44, i16 %lshr_ln8_43" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 956 'bitconcatenate' 'or_ln8_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 957 [1/1] (2.70ns)   --->   "%add_ln9_44 = add i32 %or_ln8_43, i32 %add_ln11_42" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 957 'add' 'add_ln9_44' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 958 [1/1] (0.99ns)   --->   "%xor_ln9_44 = xor i32 %add_ln9_44, i32 %or_ln11_40" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 958 'xor' 'xor_ln9_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln9_44 = trunc i32 %xor_ln9_44" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 959 'trunc' 'trunc_ln9_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 960 [1/1] (0.00ns)   --->   "%lshr_ln9_43 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_44, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 960 'partselect' 'lshr_ln9_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 961 [1/1] (0.00ns)   --->   "%or_ln9_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_44, i12 %lshr_ln9_43" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 961 'bitconcatenate' 'or_ln9_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 962 [1/1] (2.70ns)   --->   "%add_ln8_45 = add i32 %or_ln11_41, i32 %add_ln10_41" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 962 'add' 'add_ln8_45' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 963 [1/1] (0.99ns)   --->   "%xor_ln8_45 = xor i32 %add_ln8_45, i32 %or_ln10_39" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 963 'xor' 'xor_ln8_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln8_45 = trunc i32 %xor_ln8_45" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 964 'trunc' 'trunc_ln8_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 965 [1/1] (0.00ns)   --->   "%lshr_ln8_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_45, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 965 'partselect' 'lshr_ln8_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 966 [1/1] (0.00ns)   --->   "%or_ln8_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_45, i16 %lshr_ln8_44" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 966 'bitconcatenate' 'or_ln8_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 967 [1/1] (2.70ns)   --->   "%add_ln9_45 = add i32 %or_ln8_44, i32 %add_ln11_43" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 967 'add' 'add_ln9_45' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 968 [1/1] (0.99ns)   --->   "%xor_ln8_46 = xor i32 %add_ln8_46, i32 %or_ln10_40" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 968 'xor' 'xor_ln8_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln8_46 = trunc i32 %xor_ln8_46" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 969 'trunc' 'trunc_ln8_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 970 [1/1] (0.00ns)   --->   "%lshr_ln8_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_46, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 970 'partselect' 'lshr_ln8_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 971 [1/1] (0.00ns)   --->   "%or_ln8_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_46, i16 %lshr_ln8_45" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 971 'bitconcatenate' 'or_ln8_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 972 [1/1] (2.70ns)   --->   "%add_ln9_46 = add i32 %or_ln8_45, i32 %add_ln11_40" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 972 'add' 'add_ln9_46' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 973 [1/1] (0.99ns)   --->   "%xor_ln9_46 = xor i32 %add_ln9_46, i32 %or_ln11_42" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 973 'xor' 'xor_ln9_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln9_46 = trunc i32 %xor_ln9_46" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 974 'trunc' 'trunc_ln9_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 975 [1/1] (0.00ns)   --->   "%lshr_ln9_45 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_46, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 975 'partselect' 'lshr_ln9_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 976 [1/1] (2.70ns)   --->   "%add_ln8_47 = add i32 %add_ln10_43, i32 %or_ln11_39" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 976 'add' 'add_ln8_47' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 977 [1/1] (0.99ns)   --->   "%xor_ln8_47 = xor i32 %add_ln8_47, i32 %or_ln10_41" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 977 'xor' 'xor_ln8_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln8_47 = trunc i32 %xor_ln8_47" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 978 'trunc' 'trunc_ln8_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 979 [1/1] (0.00ns)   --->   "%lshr_ln8_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_47, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 979 'partselect' 'lshr_ln8_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 980 [1/1] (0.00ns)   --->   "%or_ln8_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_47, i16 %lshr_ln8_46" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 980 'bitconcatenate' 'or_ln8_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 981 [1/1] (2.70ns)   --->   "%add_ln9_47 = add i32 %or_ln8_46, i32 %add_ln11_41" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 981 'add' 'add_ln9_47' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.39>
ST_32 : Operation 982 [1/1] (2.70ns)   --->   "%add_ln10_44 = add i32 %or_ln9_43, i32 %add_ln8_44" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 982 'add' 'add_ln10_44' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 983 [1/1] (0.99ns)   --->   "%xor_ln10_44 = xor i32 %add_ln10_44, i32 %or_ln8_43" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 983 'xor' 'xor_ln10_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln10_44 = trunc i32 %xor_ln10_44" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 984 'trunc' 'trunc_ln10_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 985 [1/1] (0.00ns)   --->   "%lshr_ln10_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_44, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 985 'partselect' 'lshr_ln10_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 986 [1/1] (0.99ns)   --->   "%xor_ln9_45 = xor i32 %add_ln9_45, i32 %or_ln11_41" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 986 'xor' 'xor_ln9_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln9_45 = trunc i32 %xor_ln9_45" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 987 'trunc' 'trunc_ln9_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 988 [1/1] (0.00ns)   --->   "%lshr_ln9_44 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_45, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 988 'partselect' 'lshr_ln9_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 989 [1/1] (0.00ns)   --->   "%or_ln9_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_45, i12 %lshr_ln9_44" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 989 'bitconcatenate' 'or_ln9_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 990 [1/1] (2.70ns)   --->   "%add_ln10_45 = add i32 %or_ln9_44, i32 %add_ln8_45" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 990 'add' 'add_ln10_45' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 991 [1/1] (0.99ns)   --->   "%xor_ln10_45 = xor i32 %add_ln10_45, i32 %or_ln8_44" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 991 'xor' 'xor_ln10_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln10_45 = trunc i32 %xor_ln10_45" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 992 'trunc' 'trunc_ln10_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 993 [1/1] (0.00ns)   --->   "%lshr_ln10_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_45, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 993 'partselect' 'lshr_ln10_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 994 [1/1] (0.00ns)   --->   "%or_ln9_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_46, i12 %lshr_ln9_45" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 994 'bitconcatenate' 'or_ln9_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 995 [1/1] (2.70ns)   --->   "%add_ln10_46 = add i32 %or_ln9_45, i32 %add_ln8_46" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 995 'add' 'add_ln10_46' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 996 [1/1] (0.99ns)   --->   "%xor_ln10_46 = xor i32 %add_ln10_46, i32 %or_ln8_45" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 996 'xor' 'xor_ln10_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln10_46 = trunc i32 %xor_ln10_46" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 997 'trunc' 'trunc_ln10_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 998 [1/1] (0.00ns)   --->   "%lshr_ln10_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_46, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 998 'partselect' 'lshr_ln10_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 999 [1/1] (0.00ns)   --->   "%or_ln10_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_46, i8 %lshr_ln10_45" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 999 'bitconcatenate' 'or_ln10_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1000 [1/1] (2.70ns)   --->   "%add_ln11_46 = add i32 %or_ln10_45, i32 %add_ln9_46" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1000 'add' 'add_ln11_46' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1001 [1/1] (0.99ns)   --->   "%xor_ln9_47 = xor i32 %add_ln9_47, i32 %or_ln11_39" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1001 'xor' 'xor_ln9_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln9_47 = trunc i32 %xor_ln9_47" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1002 'trunc' 'trunc_ln9_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1003 [1/1] (0.00ns)   --->   "%lshr_ln9_46 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_47, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1003 'partselect' 'lshr_ln9_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1004 [1/1] (0.00ns)   --->   "%or_ln9_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_47, i12 %lshr_ln9_46" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1004 'bitconcatenate' 'or_ln9_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1005 [1/1] (2.70ns)   --->   "%add_ln10_47 = add i32 %or_ln9_46, i32 %add_ln8_47" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1005 'add' 'add_ln10_47' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1006 [1/1] (0.99ns)   --->   "%xor_ln10_47 = xor i32 %add_ln10_47, i32 %or_ln8_46" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1006 'xor' 'xor_ln10_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln10_47 = trunc i32 %xor_ln10_47" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1007 'trunc' 'trunc_ln10_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1008 [1/1] (0.00ns)   --->   "%lshr_ln10_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_47, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1008 'partselect' 'lshr_ln10_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1009 [1/1] (0.00ns)   --->   "%or_ln10_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_47, i8 %lshr_ln10_46" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1009 'bitconcatenate' 'or_ln10_46' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 6.39>
ST_33 : Operation 1010 [1/1] (0.00ns)   --->   "%or_ln10_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_44, i8 %lshr_ln10_43" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1010 'bitconcatenate' 'or_ln10_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1011 [1/1] (2.70ns)   --->   "%add_ln11_44 = add i32 %or_ln10_43, i32 %add_ln9_44" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1011 'add' 'add_ln11_44' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1012 [1/1] (0.99ns)   --->   "%xor_ln11_44 = xor i32 %add_ln11_44, i32 %or_ln9_43" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1012 'xor' 'xor_ln11_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln11_44 = trunc i32 %xor_ln11_44" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1013 'trunc' 'trunc_ln11_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1014 [1/1] (0.00ns)   --->   "%lshr_ln11_43 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_44, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1014 'partselect' 'lshr_ln11_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1015 [1/1] (0.00ns)   --->   "%or_ln11_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_44, i7 %lshr_ln11_43" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1015 'bitconcatenate' 'or_ln11_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1016 [1/1] (0.00ns)   --->   "%or_ln10_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_45, i8 %lshr_ln10_44" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1016 'bitconcatenate' 'or_ln10_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1017 [1/1] (2.70ns)   --->   "%add_ln11_45 = add i32 %or_ln10_44, i32 %add_ln9_45" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1017 'add' 'add_ln11_45' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1018 [1/1] (0.99ns)   --->   "%xor_ln11_45 = xor i32 %add_ln11_45, i32 %or_ln9_44" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1018 'xor' 'xor_ln11_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln11_45 = trunc i32 %xor_ln11_45" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1019 'trunc' 'trunc_ln11_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1020 [1/1] (0.00ns)   --->   "%lshr_ln11_44 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_45, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1020 'partselect' 'lshr_ln11_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1021 [1/1] (0.00ns)   --->   "%or_ln11_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_45, i7 %lshr_ln11_44" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1021 'bitconcatenate' 'or_ln11_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1022 [1/1] (0.99ns)   --->   "%xor_ln11_46 = xor i32 %add_ln11_46, i32 %or_ln9_45" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1022 'xor' 'xor_ln11_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln11_46 = trunc i32 %xor_ln11_46" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1023 'trunc' 'trunc_ln11_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1024 [1/1] (0.00ns)   --->   "%lshr_ln11_45 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_46, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1024 'partselect' 'lshr_ln11_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1025 [1/1] (0.00ns)   --->   "%or_ln11_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_46, i7 %lshr_ln11_45" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1025 'bitconcatenate' 'or_ln11_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1026 [1/1] (2.70ns)   --->   "%add_ln11_47 = add i32 %or_ln10_46, i32 %add_ln9_47" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1026 'add' 'add_ln11_47' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1027 [1/1] (0.99ns)   --->   "%xor_ln11_47 = xor i32 %add_ln11_47, i32 %or_ln9_46" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1027 'xor' 'xor_ln11_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln11_47 = trunc i32 %xor_ln11_47" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1028 'trunc' 'trunc_ln11_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1029 [1/1] (0.00ns)   --->   "%lshr_ln11_46 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_47, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1029 'partselect' 'lshr_ln11_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1030 [1/1] (0.00ns)   --->   "%or_ln11_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_47, i7 %lshr_ln11_46" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1030 'bitconcatenate' 'or_ln11_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1031 [1/1] (2.70ns)   --->   "%add_ln8_48 = add i32 %or_ln11_46, i32 %add_ln10_44" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1031 'add' 'add_ln8_48' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1032 [1/1] (2.70ns)   --->   "%add_ln8_49 = add i32 %or_ln11_43, i32 %add_ln10_45" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1032 'add' 'add_ln8_49' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1033 [1/1] (2.70ns)   --->   "%add_ln8_50 = add i32 %or_ln11_44, i32 %add_ln10_46" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1033 'add' 'add_ln8_50' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1034 [1/1] (2.70ns)   --->   "%add_ln8_51 = add i32 %or_ln11_45, i32 %add_ln10_47" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1034 'add' 'add_ln8_51' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1035 [1/1] (0.99ns)   --->   "%xor_ln8_51 = xor i32 %add_ln8_51, i32 %or_ln10_43" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1035 'xor' 'xor_ln8_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln8_51 = trunc i32 %xor_ln8_51" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1036 'trunc' 'trunc_ln8_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1037 [1/1] (0.00ns)   --->   "%lshr_ln8_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_51, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1037 'partselect' 'lshr_ln8_50' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.39>
ST_34 : Operation 1038 [1/1] (0.99ns)   --->   "%xor_ln8_48 = xor i32 %add_ln8_48, i32 %or_ln10_44" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1038 'xor' 'xor_ln8_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln8_48 = trunc i32 %xor_ln8_48" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1039 'trunc' 'trunc_ln8_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1040 [1/1] (0.00ns)   --->   "%lshr_ln8_47 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_48, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1040 'partselect' 'lshr_ln8_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1041 [1/1] (0.00ns)   --->   "%or_ln8_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_48, i16 %lshr_ln8_47" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1041 'bitconcatenate' 'or_ln8_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1042 [1/1] (2.70ns)   --->   "%add_ln9_48 = add i32 %add_ln11_46, i32 %or_ln8_47" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1042 'add' 'add_ln9_48' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1043 [1/1] (0.99ns)   --->   "%xor_ln9_48 = xor i32 %add_ln9_48, i32 %or_ln11_46" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1043 'xor' 'xor_ln9_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln9_48 = trunc i32 %xor_ln9_48" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1044 'trunc' 'trunc_ln9_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1045 [1/1] (0.00ns)   --->   "%lshr_ln9_47 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_48, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1045 'partselect' 'lshr_ln9_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1046 [1/1] (0.00ns)   --->   "%or_ln9_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_48, i12 %lshr_ln9_47" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1046 'bitconcatenate' 'or_ln9_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1047 [1/1] (0.99ns)   --->   "%xor_ln8_49 = xor i32 %or_ln10_45, i32 %add_ln8_49" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1047 'xor' 'xor_ln8_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln8_49 = trunc i32 %xor_ln8_49" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1048 'trunc' 'trunc_ln8_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1049 [1/1] (0.00ns)   --->   "%lshr_ln8_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_49, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1049 'partselect' 'lshr_ln8_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1050 [1/1] (0.00ns)   --->   "%or_ln8_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_49, i16 %lshr_ln8_48" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1050 'bitconcatenate' 'or_ln8_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1051 [1/1] (2.70ns)   --->   "%add_ln9_49 = add i32 %or_ln8_48, i32 %add_ln11_47" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1051 'add' 'add_ln9_49' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1052 [1/1] (0.99ns)   --->   "%xor_ln9_49 = xor i32 %add_ln9_49, i32 %or_ln11_43" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1052 'xor' 'xor_ln9_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln9_49 = trunc i32 %xor_ln9_49" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1053 'trunc' 'trunc_ln9_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1054 [1/1] (0.00ns)   --->   "%lshr_ln9_48 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_49, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1054 'partselect' 'lshr_ln9_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1055 [1/1] (0.99ns)   --->   "%xor_ln8_50 = xor i32 %add_ln8_50, i32 %or_ln10_46" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1055 'xor' 'xor_ln8_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln8_50 = trunc i32 %xor_ln8_50" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1056 'trunc' 'trunc_ln8_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1057 [1/1] (0.00ns)   --->   "%lshr_ln8_49 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_50, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1057 'partselect' 'lshr_ln8_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1058 [1/1] (0.00ns)   --->   "%or_ln8_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_50, i16 %lshr_ln8_49" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1058 'bitconcatenate' 'or_ln8_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1059 [1/1] (2.70ns)   --->   "%add_ln9_50 = add i32 %or_ln8_49, i32 %add_ln11_44" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1059 'add' 'add_ln9_50' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1060 [1/1] (0.99ns)   --->   "%xor_ln9_50 = xor i32 %add_ln9_50, i32 %or_ln11_44" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1060 'xor' 'xor_ln9_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln9_50 = trunc i32 %xor_ln9_50" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1061 'trunc' 'trunc_ln9_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1062 [1/1] (0.00ns)   --->   "%lshr_ln9_49 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_50, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1062 'partselect' 'lshr_ln9_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1063 [1/1] (0.00ns)   --->   "%or_ln8_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_51, i16 %lshr_ln8_50" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1063 'bitconcatenate' 'or_ln8_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1064 [1/1] (2.70ns)   --->   "%add_ln9_51 = add i32 %or_ln8_50, i32 %add_ln11_45" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1064 'add' 'add_ln9_51' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1065 [1/1] (0.99ns)   --->   "%xor_ln9_51 = xor i32 %add_ln9_51, i32 %or_ln11_45" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1065 'xor' 'xor_ln9_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln9_51 = trunc i32 %xor_ln9_51" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1066 'trunc' 'trunc_ln9_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1067 [1/1] (0.00ns)   --->   "%lshr_ln9_50 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_51, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1067 'partselect' 'lshr_ln9_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1068 [1/1] (0.00ns)   --->   "%or_ln9_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_51, i12 %lshr_ln9_50" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1068 'bitconcatenate' 'or_ln9_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1069 [1/1] (2.70ns)   --->   "%add_ln10_51 = add i32 %or_ln9_50, i32 %add_ln8_51" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1069 'add' 'add_ln10_51' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.39>
ST_35 : Operation 1070 [1/1] (2.70ns)   --->   "%add_ln10_48 = add i32 %or_ln9_47, i32 %add_ln8_48" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1070 'add' 'add_ln10_48' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1071 [1/1] (0.99ns)   --->   "%xor_ln10_48 = xor i32 %add_ln10_48, i32 %or_ln8_47" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1071 'xor' 'xor_ln10_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln10_48 = trunc i32 %xor_ln10_48" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1072 'trunc' 'trunc_ln10_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1073 [1/1] (0.00ns)   --->   "%lshr_ln10_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_48, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1073 'partselect' 'lshr_ln10_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1074 [1/1] (0.00ns)   --->   "%or_ln10_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_48, i8 %lshr_ln10_47" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1074 'bitconcatenate' 'or_ln10_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1075 [1/1] (2.70ns)   --->   "%add_ln11_48 = add i32 %or_ln10_47, i32 %add_ln9_48" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1075 'add' 'add_ln11_48' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1076 [1/1] (0.00ns)   --->   "%or_ln9_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_49, i12 %lshr_ln9_48" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1076 'bitconcatenate' 'or_ln9_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1077 [1/1] (2.70ns)   --->   "%add_ln10_49 = add i32 %or_ln9_48, i32 %add_ln8_49" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1077 'add' 'add_ln10_49' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1078 [1/1] (0.99ns)   --->   "%xor_ln10_49 = xor i32 %add_ln10_49, i32 %or_ln8_48" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1078 'xor' 'xor_ln10_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln10_49 = trunc i32 %xor_ln10_49" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1079 'trunc' 'trunc_ln10_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1080 [1/1] (0.00ns)   --->   "%lshr_ln10_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_49, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1080 'partselect' 'lshr_ln10_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1081 [1/1] (0.00ns)   --->   "%or_ln10_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_49, i8 %lshr_ln10_48" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1081 'bitconcatenate' 'or_ln10_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1082 [1/1] (2.70ns)   --->   "%add_ln11_49 = add i32 %or_ln10_48, i32 %add_ln9_49" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1082 'add' 'add_ln11_49' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1083 [1/1] (0.00ns)   --->   "%or_ln9_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_50, i12 %lshr_ln9_49" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1083 'bitconcatenate' 'or_ln9_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1084 [1/1] (2.70ns)   --->   "%add_ln10_50 = add i32 %or_ln9_49, i32 %add_ln8_50" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1084 'add' 'add_ln10_50' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1085 [1/1] (0.99ns)   --->   "%xor_ln10_50 = xor i32 %add_ln10_50, i32 %or_ln8_49" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1085 'xor' 'xor_ln10_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln10_50 = trunc i32 %xor_ln10_50" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1086 'trunc' 'trunc_ln10_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1087 [1/1] (0.00ns)   --->   "%lshr_ln10_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_50, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1087 'partselect' 'lshr_ln10_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1088 [1/1] (0.00ns)   --->   "%or_ln10_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_50, i8 %lshr_ln10_49" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1088 'bitconcatenate' 'or_ln10_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1089 [1/1] (2.70ns)   --->   "%add_ln11_50 = add i32 %or_ln10_49, i32 %add_ln9_50" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1089 'add' 'add_ln11_50' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1090 [1/1] (0.99ns)   --->   "%xor_ln10_51 = xor i32 %add_ln10_51, i32 %or_ln8_50" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1090 'xor' 'xor_ln10_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln10_51 = trunc i32 %xor_ln10_51" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1091 'trunc' 'trunc_ln10_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1092 [1/1] (0.00ns)   --->   "%lshr_ln10_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_51, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1092 'partselect' 'lshr_ln10_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1093 [1/1] (0.00ns)   --->   "%or_ln10_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_51, i8 %lshr_ln10_50" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1093 'bitconcatenate' 'or_ln10_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1094 [1/1] (2.70ns)   --->   "%add_ln11_51 = add i32 %or_ln10_50, i32 %add_ln9_51" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1094 'add' 'add_ln11_51' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1095 [1/1] (0.99ns)   --->   "%xor_ln11_51 = xor i32 %add_ln11_51, i32 %or_ln9_50" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1095 'xor' 'xor_ln11_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln11_51 = trunc i32 %xor_ln11_51" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1096 'trunc' 'trunc_ln11_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1097 [1/1] (0.00ns)   --->   "%lshr_ln11_50 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_51, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1097 'partselect' 'lshr_ln11_50' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 6.39>
ST_36 : Operation 1098 [1/1] (0.99ns)   --->   "%xor_ln11_48 = xor i32 %add_ln11_48, i32 %or_ln9_47" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1098 'xor' 'xor_ln11_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln11_48 = trunc i32 %xor_ln11_48" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1099 'trunc' 'trunc_ln11_48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1100 [1/1] (0.00ns)   --->   "%lshr_ln11_47 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_48, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1100 'partselect' 'lshr_ln11_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1101 [1/1] (0.00ns)   --->   "%or_ln11_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_48, i7 %lshr_ln11_47" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1101 'bitconcatenate' 'or_ln11_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1102 [1/1] (0.99ns)   --->   "%xor_ln11_49 = xor i32 %add_ln11_49, i32 %or_ln9_48" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1102 'xor' 'xor_ln11_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln11_49 = trunc i32 %xor_ln11_49" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1103 'trunc' 'trunc_ln11_49' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1104 [1/1] (0.00ns)   --->   "%lshr_ln11_48 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_49, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1104 'partselect' 'lshr_ln11_48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1105 [1/1] (0.00ns)   --->   "%or_ln11_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_49, i7 %lshr_ln11_48" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1105 'bitconcatenate' 'or_ln11_48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1106 [1/1] (0.99ns)   --->   "%xor_ln11_50 = xor i32 %add_ln11_50, i32 %or_ln9_49" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1106 'xor' 'xor_ln11_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln11_50 = trunc i32 %xor_ln11_50" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1107 'trunc' 'trunc_ln11_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1108 [1/1] (0.00ns)   --->   "%lshr_ln11_49 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_50, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1108 'partselect' 'lshr_ln11_49' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1109 [1/1] (0.00ns)   --->   "%or_ln11_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_50, i7 %lshr_ln11_49" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1109 'bitconcatenate' 'or_ln11_49' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1110 [1/1] (0.00ns)   --->   "%or_ln11_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_51, i7 %lshr_ln11_50" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1110 'bitconcatenate' 'or_ln11_50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1111 [1/1] (2.70ns)   --->   "%add_ln8_52 = add i32 %or_ln11_48, i32 %add_ln10_48" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1111 'add' 'add_ln8_52' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1112 [1/1] (0.99ns)   --->   "%xor_ln8_52 = xor i32 %or_ln10_50, i32 %add_ln8_52" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1112 'xor' 'xor_ln8_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln8_52 = trunc i32 %xor_ln8_52" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1113 'trunc' 'trunc_ln8_52' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1114 [1/1] (0.00ns)   --->   "%lshr_ln8_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_52, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1114 'partselect' 'lshr_ln8_51' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1115 [1/1] (0.00ns)   --->   "%or_ln8_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_52, i16 %lshr_ln8_51" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1115 'bitconcatenate' 'or_ln8_51' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1116 [1/1] (2.70ns)   --->   "%add_ln8_53 = add i32 %or_ln11_49, i32 %add_ln10_49" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1116 'add' 'add_ln8_53' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1117 [1/1] (0.99ns)   --->   "%xor_ln8_53 = xor i32 %add_ln8_53, i32 %or_ln10_47" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1117 'xor' 'xor_ln8_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln8_53 = trunc i32 %xor_ln8_53" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1118 'trunc' 'trunc_ln8_53' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1119 [1/1] (0.00ns)   --->   "%lshr_ln8_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_53, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1119 'partselect' 'lshr_ln8_52' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1120 [1/1] (2.70ns)   --->   "%add_ln8_54 = add i32 %or_ln11_50, i32 %add_ln10_50" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1120 'add' 'add_ln8_54' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1121 [1/1] (0.99ns)   --->   "%xor_ln8_54 = xor i32 %add_ln8_54, i32 %or_ln10_48" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1121 'xor' 'xor_ln8_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln8_54 = trunc i32 %xor_ln8_54" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1122 'trunc' 'trunc_ln8_54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1123 [1/1] (0.00ns)   --->   "%lshr_ln8_53 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_54, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1123 'partselect' 'lshr_ln8_53' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1124 [1/1] (0.00ns)   --->   "%or_ln8_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_54, i16 %lshr_ln8_53" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1124 'bitconcatenate' 'or_ln8_53' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1125 [1/1] (2.70ns)   --->   "%add_ln9_54 = add i32 %or_ln8_53, i32 %add_ln11_48" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1125 'add' 'add_ln9_54' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1126 [1/1] (2.70ns)   --->   "%add_ln8_55 = add i32 %add_ln10_51, i32 %or_ln11_47" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1126 'add' 'add_ln8_55' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1127 [1/1] (0.99ns)   --->   "%xor_ln8_55 = xor i32 %add_ln8_55, i32 %or_ln10_49" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1127 'xor' 'xor_ln8_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln8_55 = trunc i32 %xor_ln8_55" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1128 'trunc' 'trunc_ln8_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1129 [1/1] (0.00ns)   --->   "%lshr_ln8_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_55, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1129 'partselect' 'lshr_ln8_54' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 6.39>
ST_37 : Operation 1130 [1/1] (2.70ns)   --->   "%add_ln9_52 = add i32 %or_ln8_51, i32 %add_ln11_50" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1130 'add' 'add_ln9_52' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1131 [1/1] (0.99ns)   --->   "%xor_ln9_52 = xor i32 %add_ln9_52, i32 %or_ln11_48" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1131 'xor' 'xor_ln9_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln9_52 = trunc i32 %xor_ln9_52" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1132 'trunc' 'trunc_ln9_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1133 [1/1] (0.00ns)   --->   "%lshr_ln9_51 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_52, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1133 'partselect' 'lshr_ln9_51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1134 [1/1] (0.00ns)   --->   "%or_ln9_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_52, i12 %lshr_ln9_51" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1134 'bitconcatenate' 'or_ln9_51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1135 [1/1] (2.70ns)   --->   "%add_ln10_52 = add i32 %or_ln9_51, i32 %add_ln8_52" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1135 'add' 'add_ln10_52' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1136 [1/1] (0.00ns)   --->   "%or_ln8_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_53, i16 %lshr_ln8_52" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1136 'bitconcatenate' 'or_ln8_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1137 [1/1] (2.70ns)   --->   "%add_ln9_53 = add i32 %or_ln8_52, i32 %add_ln11_51" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1137 'add' 'add_ln9_53' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1138 [1/1] (0.99ns)   --->   "%xor_ln9_53 = xor i32 %add_ln9_53, i32 %or_ln11_49" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1138 'xor' 'xor_ln9_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln9_53 = trunc i32 %xor_ln9_53" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1139 'trunc' 'trunc_ln9_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1140 [1/1] (0.00ns)   --->   "%lshr_ln9_52 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_53, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1140 'partselect' 'lshr_ln9_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1141 [1/1] (0.00ns)   --->   "%or_ln9_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_53, i12 %lshr_ln9_52" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1141 'bitconcatenate' 'or_ln9_52' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1142 [1/1] (2.70ns)   --->   "%add_ln10_53 = add i32 %or_ln9_52, i32 %add_ln8_53" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1142 'add' 'add_ln10_53' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1143 [1/1] (0.99ns)   --->   "%xor_ln9_54 = xor i32 %add_ln9_54, i32 %or_ln11_50" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1143 'xor' 'xor_ln9_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln9_54 = trunc i32 %xor_ln9_54" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1144 'trunc' 'trunc_ln9_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1145 [1/1] (0.00ns)   --->   "%lshr_ln9_53 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_54, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1145 'partselect' 'lshr_ln9_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1146 [1/1] (0.00ns)   --->   "%or_ln9_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_54, i12 %lshr_ln9_53" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1146 'bitconcatenate' 'or_ln9_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1147 [1/1] (2.70ns)   --->   "%add_ln10_54 = add i32 %or_ln9_53, i32 %add_ln8_54" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1147 'add' 'add_ln10_54' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1148 [1/1] (0.99ns)   --->   "%xor_ln10_54 = xor i32 %add_ln10_54, i32 %or_ln8_53" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1148 'xor' 'xor_ln10_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln10_54 = trunc i32 %xor_ln10_54" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1149 'trunc' 'trunc_ln10_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1150 [1/1] (0.00ns)   --->   "%lshr_ln10_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_54, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1150 'partselect' 'lshr_ln10_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1151 [1/1] (0.00ns)   --->   "%or_ln8_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_55, i16 %lshr_ln8_54" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1151 'bitconcatenate' 'or_ln8_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1152 [1/1] (2.70ns)   --->   "%add_ln9_55 = add i32 %or_ln8_54, i32 %add_ln11_49" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1152 'add' 'add_ln9_55' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1153 [1/1] (0.99ns)   --->   "%xor_ln9_55 = xor i32 %add_ln9_55, i32 %or_ln11_47" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1153 'xor' 'xor_ln9_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1154 [1/1] (0.00ns)   --->   "%trunc_ln9_55 = trunc i32 %xor_ln9_55" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1154 'trunc' 'trunc_ln9_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1155 [1/1] (0.00ns)   --->   "%lshr_ln9_54 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_55, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1155 'partselect' 'lshr_ln9_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1156 [1/1] (0.00ns)   --->   "%or_ln9_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_55, i12 %lshr_ln9_54" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1156 'bitconcatenate' 'or_ln9_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1157 [1/1] (2.70ns)   --->   "%add_ln10_55 = add i32 %or_ln9_54, i32 %add_ln8_55" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1157 'add' 'add_ln10_55' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.39>
ST_38 : Operation 1158 [1/1] (0.99ns)   --->   "%xor_ln10_52 = xor i32 %add_ln10_52, i32 %or_ln8_51" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1158 'xor' 'xor_ln10_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln10_52 = trunc i32 %xor_ln10_52" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1159 'trunc' 'trunc_ln10_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1160 [1/1] (0.00ns)   --->   "%lshr_ln10_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_52, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1160 'partselect' 'lshr_ln10_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1161 [1/1] (0.00ns)   --->   "%or_ln10_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_52, i8 %lshr_ln10_51" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1161 'bitconcatenate' 'or_ln10_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1162 [1/1] (2.70ns)   --->   "%add_ln11_52 = add i32 %or_ln10_51, i32 %add_ln9_52" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1162 'add' 'add_ln11_52' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1163 [1/1] (0.99ns)   --->   "%xor_ln11_52 = xor i32 %add_ln11_52, i32 %or_ln9_51" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1163 'xor' 'xor_ln11_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln11_52 = trunc i32 %xor_ln11_52" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1164 'trunc' 'trunc_ln11_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1165 [1/1] (0.00ns)   --->   "%lshr_ln11_51 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_52, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1165 'partselect' 'lshr_ln11_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1166 [1/1] (0.99ns)   --->   "%xor_ln10_53 = xor i32 %add_ln10_53, i32 %or_ln8_52" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1166 'xor' 'xor_ln10_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln10_53 = trunc i32 %xor_ln10_53" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1167 'trunc' 'trunc_ln10_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1168 [1/1] (0.00ns)   --->   "%lshr_ln10_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_53, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1168 'partselect' 'lshr_ln10_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1169 [1/1] (0.00ns)   --->   "%or_ln10_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_53, i8 %lshr_ln10_52" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1169 'bitconcatenate' 'or_ln10_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1170 [1/1] (2.70ns)   --->   "%add_ln11_53 = add i32 %or_ln10_52, i32 %add_ln9_53" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1170 'add' 'add_ln11_53' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1171 [1/1] (0.99ns)   --->   "%xor_ln11_53 = xor i32 %add_ln11_53, i32 %or_ln9_52" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1171 'xor' 'xor_ln11_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln11_53 = trunc i32 %xor_ln11_53" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1172 'trunc' 'trunc_ln11_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1173 [1/1] (0.00ns)   --->   "%lshr_ln11_52 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_53, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1173 'partselect' 'lshr_ln11_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1174 [1/1] (0.00ns)   --->   "%or_ln10_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_54, i8 %lshr_ln10_53" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1174 'bitconcatenate' 'or_ln10_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1175 [1/1] (2.70ns)   --->   "%add_ln11_54 = add i32 %or_ln10_53, i32 %add_ln9_54" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1175 'add' 'add_ln11_54' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1176 [1/1] (0.99ns)   --->   "%xor_ln11_54 = xor i32 %add_ln11_54, i32 %or_ln9_53" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1176 'xor' 'xor_ln11_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln11_54 = trunc i32 %xor_ln11_54" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1177 'trunc' 'trunc_ln11_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1178 [1/1] (0.00ns)   --->   "%lshr_ln11_53 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_54, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1178 'partselect' 'lshr_ln11_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1179 [1/1] (0.00ns)   --->   "%or_ln11_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_54, i7 %lshr_ln11_53" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1179 'bitconcatenate' 'or_ln11_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1180 [1/1] (0.99ns)   --->   "%xor_ln10_55 = xor i32 %add_ln10_55, i32 %or_ln8_54" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1180 'xor' 'xor_ln10_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln10_55 = trunc i32 %xor_ln10_55" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1181 'trunc' 'trunc_ln10_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1182 [1/1] (0.00ns)   --->   "%lshr_ln10_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_55, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1182 'partselect' 'lshr_ln10_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1183 [1/1] (0.00ns)   --->   "%or_ln10_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_55, i8 %lshr_ln10_54" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1183 'bitconcatenate' 'or_ln10_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1184 [1/1] (2.70ns)   --->   "%add_ln11_55 = add i32 %or_ln10_54, i32 %add_ln9_55" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1184 'add' 'add_ln11_55' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1185 [1/1] (0.99ns)   --->   "%xor_ln11_55 = xor i32 %add_ln11_55, i32 %or_ln9_54" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1185 'xor' 'xor_ln11_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln11_55 = trunc i32 %xor_ln11_55" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1186 'trunc' 'trunc_ln11_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1187 [1/1] (0.00ns)   --->   "%lshr_ln11_54 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_55, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1187 'partselect' 'lshr_ln11_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1188 [1/1] (2.70ns)   --->   "%add_ln8_59 = add i32 %or_ln11_53, i32 %add_ln10_55" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1188 'add' 'add_ln8_59' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.39>
ST_39 : Operation 1189 [1/1] (0.00ns)   --->   "%or_ln11_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_52, i7 %lshr_ln11_51" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1189 'bitconcatenate' 'or_ln11_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1190 [1/1] (0.00ns)   --->   "%or_ln11_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_53, i7 %lshr_ln11_52" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1190 'bitconcatenate' 'or_ln11_52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1191 [1/1] (0.00ns)   --->   "%or_ln11_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_55, i7 %lshr_ln11_54" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1191 'bitconcatenate' 'or_ln11_54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1192 [1/1] (2.70ns)   --->   "%add_ln8_56 = add i32 %or_ln11_54, i32 %add_ln10_52" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1192 'add' 'add_ln8_56' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1193 [1/1] (0.99ns)   --->   "%xor_ln8_56 = xor i32 %add_ln8_56, i32 %or_ln10_52" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1193 'xor' 'xor_ln8_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln8_56 = trunc i32 %xor_ln8_56" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1194 'trunc' 'trunc_ln8_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1195 [1/1] (0.00ns)   --->   "%lshr_ln8_55 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_56, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1195 'partselect' 'lshr_ln8_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1196 [1/1] (0.00ns)   --->   "%or_ln8_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_56, i16 %lshr_ln8_55" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1196 'bitconcatenate' 'or_ln8_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1197 [1/1] (2.70ns)   --->   "%add_ln9_56 = add i32 %add_ln11_54, i32 %or_ln8_55" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1197 'add' 'add_ln9_56' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1198 [1/1] (2.70ns)   --->   "%add_ln8_57 = add i32 %or_ln11_51, i32 %add_ln10_53" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1198 'add' 'add_ln8_57' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1199 [1/1] (0.99ns)   --->   "%xor_ln8_57 = xor i32 %or_ln10_53, i32 %add_ln8_57" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1199 'xor' 'xor_ln8_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln8_57 = trunc i32 %xor_ln8_57" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1200 'trunc' 'trunc_ln8_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1201 [1/1] (0.00ns)   --->   "%lshr_ln8_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_57, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1201 'partselect' 'lshr_ln8_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1202 [1/1] (0.00ns)   --->   "%or_ln8_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_57, i16 %lshr_ln8_56" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1202 'bitconcatenate' 'or_ln8_56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1203 [1/1] (2.70ns)   --->   "%add_ln9_57 = add i32 %or_ln8_56, i32 %add_ln11_55" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1203 'add' 'add_ln9_57' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1204 [1/1] (2.70ns)   --->   "%add_ln8_58 = add i32 %or_ln11_52, i32 %add_ln10_54" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1204 'add' 'add_ln8_58' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1205 [1/1] (0.99ns)   --->   "%xor_ln8_58 = xor i32 %add_ln8_58, i32 %or_ln10_54" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1205 'xor' 'xor_ln8_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln8_58 = trunc i32 %xor_ln8_58" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1206 'trunc' 'trunc_ln8_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1207 [1/1] (0.00ns)   --->   "%lshr_ln8_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_58, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1207 'partselect' 'lshr_ln8_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1208 [1/1] (0.00ns)   --->   "%or_ln8_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_58, i16 %lshr_ln8_57" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1208 'bitconcatenate' 'or_ln8_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1209 [1/1] (2.70ns)   --->   "%add_ln9_58 = add i32 %or_ln8_57, i32 %add_ln11_52" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1209 'add' 'add_ln9_58' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1210 [1/1] (0.99ns)   --->   "%xor_ln8_59 = xor i32 %add_ln8_59, i32 %or_ln10_51" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1210 'xor' 'xor_ln8_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln8_59 = trunc i32 %xor_ln8_59" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1211 'trunc' 'trunc_ln8_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1212 [1/1] (0.00ns)   --->   "%lshr_ln8_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_59, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1212 'partselect' 'lshr_ln8_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1213 [1/1] (0.00ns)   --->   "%or_ln8_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_59, i16 %lshr_ln8_58" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1213 'bitconcatenate' 'or_ln8_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1214 [1/1] (2.70ns)   --->   "%add_ln9_59 = add i32 %or_ln8_58, i32 %add_ln11_53" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1214 'add' 'add_ln9_59' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1215 [1/1] (0.99ns)   --->   "%xor_ln9_59 = xor i32 %add_ln9_59, i32 %or_ln11_53" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1215 'xor' 'xor_ln9_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln9_59 = trunc i32 %xor_ln9_59" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1216 'trunc' 'trunc_ln9_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1217 [1/1] (0.00ns)   --->   "%lshr_ln9_58 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_59, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1217 'partselect' 'lshr_ln9_58' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.39>
ST_40 : Operation 1218 [1/1] (0.99ns)   --->   "%xor_ln9_56 = xor i32 %add_ln9_56, i32 %or_ln11_54" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1218 'xor' 'xor_ln9_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln9_56 = trunc i32 %xor_ln9_56" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1219 'trunc' 'trunc_ln9_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1220 [1/1] (0.00ns)   --->   "%lshr_ln9_55 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_56, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1220 'partselect' 'lshr_ln9_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1221 [1/1] (0.00ns)   --->   "%or_ln9_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_56, i12 %lshr_ln9_55" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1221 'bitconcatenate' 'or_ln9_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1222 [1/1] (2.70ns)   --->   "%add_ln10_56 = add i32 %or_ln9_55, i32 %add_ln8_56" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1222 'add' 'add_ln10_56' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1223 [1/1] (0.99ns)   --->   "%xor_ln10_56 = xor i32 %add_ln10_56, i32 %or_ln8_55" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1223 'xor' 'xor_ln10_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln10_56 = trunc i32 %xor_ln10_56" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1224 'trunc' 'trunc_ln10_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1225 [1/1] (0.00ns)   --->   "%lshr_ln10_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_56, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1225 'partselect' 'lshr_ln10_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1226 [1/1] (0.00ns)   --->   "%or_ln10_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_56, i8 %lshr_ln10_55" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1226 'bitconcatenate' 'or_ln10_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1227 [1/1] (0.99ns)   --->   "%xor_ln9_57 = xor i32 %add_ln9_57, i32 %or_ln11_51" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1227 'xor' 'xor_ln9_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln9_57 = trunc i32 %xor_ln9_57" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1228 'trunc' 'trunc_ln9_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1229 [1/1] (0.00ns)   --->   "%lshr_ln9_56 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_57, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1229 'partselect' 'lshr_ln9_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1230 [1/1] (0.00ns)   --->   "%or_ln9_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_57, i12 %lshr_ln9_56" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1230 'bitconcatenate' 'or_ln9_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1231 [1/1] (2.70ns)   --->   "%add_ln10_57 = add i32 %or_ln9_56, i32 %add_ln8_57" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1231 'add' 'add_ln10_57' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1232 [1/1] (0.99ns)   --->   "%xor_ln10_57 = xor i32 %add_ln10_57, i32 %or_ln8_56" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1232 'xor' 'xor_ln10_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln10_57 = trunc i32 %xor_ln10_57" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1233 'trunc' 'trunc_ln10_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1234 [1/1] (0.00ns)   --->   "%lshr_ln10_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_57, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1234 'partselect' 'lshr_ln10_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1235 [1/1] (0.99ns)   --->   "%xor_ln9_58 = xor i32 %add_ln9_58, i32 %or_ln11_52" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1235 'xor' 'xor_ln9_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln9_58 = trunc i32 %xor_ln9_58" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1236 'trunc' 'trunc_ln9_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1237 [1/1] (0.00ns)   --->   "%lshr_ln9_57 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_58, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1237 'partselect' 'lshr_ln9_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1238 [1/1] (0.00ns)   --->   "%or_ln9_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_58, i12 %lshr_ln9_57" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1238 'bitconcatenate' 'or_ln9_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1239 [1/1] (2.70ns)   --->   "%add_ln10_58 = add i32 %or_ln9_57, i32 %add_ln8_58" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1239 'add' 'add_ln10_58' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1240 [1/1] (0.99ns)   --->   "%xor_ln10_58 = xor i32 %add_ln10_58, i32 %or_ln8_57" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1240 'xor' 'xor_ln10_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln10_58 = trunc i32 %xor_ln10_58" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1241 'trunc' 'trunc_ln10_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1242 [1/1] (0.00ns)   --->   "%lshr_ln10_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_58, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1242 'partselect' 'lshr_ln10_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1243 [1/1] (0.00ns)   --->   "%or_ln9_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_59, i12 %lshr_ln9_58" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1243 'bitconcatenate' 'or_ln9_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1244 [1/1] (2.70ns)   --->   "%add_ln10_59 = add i32 %or_ln9_58, i32 %add_ln8_59" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1244 'add' 'add_ln10_59' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1245 [1/1] (0.99ns)   --->   "%xor_ln10_59 = xor i32 %add_ln10_59, i32 %or_ln8_58" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1245 'xor' 'xor_ln10_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln10_59 = trunc i32 %xor_ln10_59" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1246 'trunc' 'trunc_ln10_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1247 [1/1] (0.00ns)   --->   "%lshr_ln10_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_59, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1247 'partselect' 'lshr_ln10_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1248 [1/1] (0.00ns)   --->   "%or_ln10_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_59, i8 %lshr_ln10_58" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1248 'bitconcatenate' 'or_ln10_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1249 [1/1] (2.70ns)   --->   "%add_ln11_59 = add i32 %or_ln10_58, i32 %add_ln9_59" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1249 'add' 'add_ln11_59' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.39>
ST_41 : Operation 1250 [1/1] (2.70ns)   --->   "%add_ln11_56 = add i32 %or_ln10_55, i32 %add_ln9_56" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1250 'add' 'add_ln11_56' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1251 [1/1] (0.99ns)   --->   "%xor_ln11_56 = xor i32 %add_ln11_56, i32 %or_ln9_55" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1251 'xor' 'xor_ln11_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln11_56 = trunc i32 %xor_ln11_56" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1252 'trunc' 'trunc_ln11_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1253 [1/1] (0.00ns)   --->   "%lshr_ln11_55 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_56, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1253 'partselect' 'lshr_ln11_55' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1254 [1/1] (0.00ns)   --->   "%or_ln11_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_56, i7 %lshr_ln11_55" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1254 'bitconcatenate' 'or_ln11_55' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1255 [1/1] (0.00ns)   --->   "%or_ln10_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_57, i8 %lshr_ln10_56" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1255 'bitconcatenate' 'or_ln10_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1256 [1/1] (2.70ns)   --->   "%add_ln11_57 = add i32 %or_ln10_56, i32 %add_ln9_57" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1256 'add' 'add_ln11_57' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1257 [1/1] (0.99ns)   --->   "%xor_ln11_57 = xor i32 %add_ln11_57, i32 %or_ln9_56" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1257 'xor' 'xor_ln11_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln11_57 = trunc i32 %xor_ln11_57" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1258 'trunc' 'trunc_ln11_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1259 [1/1] (0.00ns)   --->   "%lshr_ln11_56 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_57, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1259 'partselect' 'lshr_ln11_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1260 [1/1] (0.00ns)   --->   "%or_ln11_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_57, i7 %lshr_ln11_56" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1260 'bitconcatenate' 'or_ln11_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1261 [1/1] (0.00ns)   --->   "%or_ln10_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_58, i8 %lshr_ln10_57" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1261 'bitconcatenate' 'or_ln10_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1262 [1/1] (2.70ns)   --->   "%add_ln11_58 = add i32 %or_ln10_57, i32 %add_ln9_58" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1262 'add' 'add_ln11_58' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1263 [1/1] (0.99ns)   --->   "%xor_ln11_58 = xor i32 %add_ln11_58, i32 %or_ln9_57" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1263 'xor' 'xor_ln11_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln11_58 = trunc i32 %xor_ln11_58" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1264 'trunc' 'trunc_ln11_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1265 [1/1] (0.00ns)   --->   "%lshr_ln11_57 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_58, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1265 'partselect' 'lshr_ln11_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1266 [1/1] (0.00ns)   --->   "%or_ln11_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_58, i7 %lshr_ln11_57" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1266 'bitconcatenate' 'or_ln11_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1267 [1/1] (0.99ns)   --->   "%xor_ln11_59 = xor i32 %add_ln11_59, i32 %or_ln9_58" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1267 'xor' 'xor_ln11_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln11_59 = trunc i32 %xor_ln11_59" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1268 'trunc' 'trunc_ln11_59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1269 [1/1] (0.00ns)   --->   "%lshr_ln11_58 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_59, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1269 'partselect' 'lshr_ln11_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1270 [1/1] (0.00ns)   --->   "%or_ln11_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_59, i7 %lshr_ln11_58" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1270 'bitconcatenate' 'or_ln11_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1271 [1/1] (2.70ns)   --->   "%add_ln8_60 = add i32 %or_ln11_56, i32 %add_ln10_56" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1271 'add' 'add_ln8_60' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1272 [1/1] (2.70ns)   --->   "%add_ln8_61 = add i32 %or_ln11_57, i32 %add_ln10_57" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1272 'add' 'add_ln8_61' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1273 [1/1] (2.70ns)   --->   "%add_ln8_62 = add i32 %or_ln11_58, i32 %add_ln10_58" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1273 'add' 'add_ln8_62' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1274 [1/1] (0.99ns)   --->   "%xor_ln8_62 = xor i32 %add_ln8_62, i32 %or_ln10_56" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1274 'xor' 'xor_ln8_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln8_62 = trunc i32 %xor_ln8_62" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1275 'trunc' 'trunc_ln8_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1276 [1/1] (0.00ns)   --->   "%lshr_ln8_61 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_62, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1276 'partselect' 'lshr_ln8_61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1277 [1/1] (2.70ns)   --->   "%add_ln8_63 = add i32 %add_ln10_59, i32 %or_ln11_55" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1277 'add' 'add_ln8_63' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.39>
ST_42 : Operation 1278 [1/1] (0.99ns)   --->   "%xor_ln8_60 = xor i32 %or_ln10_58, i32 %add_ln8_60" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1278 'xor' 'xor_ln8_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln8_60 = trunc i32 %xor_ln8_60" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1279 'trunc' 'trunc_ln8_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1280 [1/1] (0.00ns)   --->   "%lshr_ln8_59 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_60, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1280 'partselect' 'lshr_ln8_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1281 [1/1] (0.00ns)   --->   "%or_ln8_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_60, i16 %lshr_ln8_59" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1281 'bitconcatenate' 'or_ln8_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1282 [1/1] (2.70ns)   --->   "%add_ln9_60 = add i32 %or_ln8_59, i32 %add_ln11_58" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1282 'add' 'add_ln9_60' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1283 [1/1] (0.99ns)   --->   "%xor_ln9_60 = xor i32 %add_ln9_60, i32 %or_ln11_56" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1283 'xor' 'xor_ln9_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln9_60 = trunc i32 %xor_ln9_60" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1284 'trunc' 'trunc_ln9_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1285 [1/1] (0.00ns)   --->   "%lshr_ln9_59 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_60, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1285 'partselect' 'lshr_ln9_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1286 [1/1] (0.99ns)   --->   "%xor_ln8_61 = xor i32 %add_ln8_61, i32 %or_ln10_55" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1286 'xor' 'xor_ln8_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln8_61 = trunc i32 %xor_ln8_61" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1287 'trunc' 'trunc_ln8_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1288 [1/1] (0.00ns)   --->   "%lshr_ln8_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_61, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1288 'partselect' 'lshr_ln8_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1289 [1/1] (0.00ns)   --->   "%or_ln8_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_61, i16 %lshr_ln8_60" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1289 'bitconcatenate' 'or_ln8_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1290 [1/1] (2.70ns)   --->   "%add_ln9_61 = add i32 %or_ln8_60, i32 %add_ln11_59" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1290 'add' 'add_ln9_61' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1291 [1/1] (0.99ns)   --->   "%xor_ln9_61 = xor i32 %add_ln9_61, i32 %or_ln11_57" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1291 'xor' 'xor_ln9_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln9_61 = trunc i32 %xor_ln9_61" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1292 'trunc' 'trunc_ln9_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1293 [1/1] (0.00ns)   --->   "%lshr_ln9_60 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_61, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1293 'partselect' 'lshr_ln9_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1294 [1/1] (0.00ns)   --->   "%or_ln8_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_62, i16 %lshr_ln8_61" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1294 'bitconcatenate' 'or_ln8_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1295 [1/1] (2.70ns)   --->   "%add_ln9_62 = add i32 %or_ln8_61, i32 %add_ln11_56" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1295 'add' 'add_ln9_62' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1296 [1/1] (0.99ns)   --->   "%xor_ln9_62 = xor i32 %add_ln9_62, i32 %or_ln11_58" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1296 'xor' 'xor_ln9_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln9_62 = trunc i32 %xor_ln9_62" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1297 'trunc' 'trunc_ln9_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1298 [1/1] (0.00ns)   --->   "%lshr_ln9_61 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_62, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1298 'partselect' 'lshr_ln9_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1299 [1/1] (0.00ns)   --->   "%or_ln9_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_62, i12 %lshr_ln9_61" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1299 'bitconcatenate' 'or_ln9_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1300 [1/1] (2.70ns)   --->   "%add_ln10_62 = add i32 %or_ln9_61, i32 %add_ln8_62" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1300 'add' 'add_ln10_62' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1301 [1/1] (0.99ns)   --->   "%xor_ln8_63 = xor i32 %add_ln8_63, i32 %or_ln10_57" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1301 'xor' 'xor_ln8_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln8_63 = trunc i32 %xor_ln8_63" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1302 'trunc' 'trunc_ln8_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1303 [1/1] (0.00ns)   --->   "%lshr_ln8_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_63, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1303 'partselect' 'lshr_ln8_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1304 [1/1] (0.00ns)   --->   "%or_ln8_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_63, i16 %lshr_ln8_62" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1304 'bitconcatenate' 'or_ln8_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1305 [1/1] (2.70ns)   --->   "%add_ln9_63 = add i32 %or_ln8_62, i32 %add_ln11_57" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1305 'add' 'add_ln9_63' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1306 [1/1] (0.99ns)   --->   "%xor_ln9_63 = xor i32 %add_ln9_63, i32 %or_ln11_55" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1306 'xor' 'xor_ln9_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln9_63 = trunc i32 %xor_ln9_63" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1307 'trunc' 'trunc_ln9_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1308 [1/1] (0.00ns)   --->   "%lshr_ln9_62 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_63, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1308 'partselect' 'lshr_ln9_62' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.39>
ST_43 : Operation 1309 [1/1] (0.00ns)   --->   "%or_ln9_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_60, i12 %lshr_ln9_59" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1309 'bitconcatenate' 'or_ln9_59' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1310 [1/1] (2.70ns)   --->   "%add_ln10_60 = add i32 %or_ln9_59, i32 %add_ln8_60" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1310 'add' 'add_ln10_60' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1311 [1/1] (0.99ns)   --->   "%xor_ln10_60 = xor i32 %add_ln10_60, i32 %or_ln8_59" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1311 'xor' 'xor_ln10_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln10_60 = trunc i32 %xor_ln10_60" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1312 'trunc' 'trunc_ln10_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1313 [1/1] (0.00ns)   --->   "%lshr_ln10_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_60, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1313 'partselect' 'lshr_ln10_59' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1314 [1/1] (0.00ns)   --->   "%or_ln10_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_60, i8 %lshr_ln10_59" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1314 'bitconcatenate' 'or_ln10_59' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1315 [1/1] (2.70ns)   --->   "%add_ln11_60 = add i32 %or_ln10_59, i32 %add_ln9_60" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1315 'add' 'add_ln11_60' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1316 [1/1] (0.00ns)   --->   "%or_ln9_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_61, i12 %lshr_ln9_60" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1316 'bitconcatenate' 'or_ln9_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1317 [1/1] (2.70ns)   --->   "%add_ln10_61 = add i32 %or_ln9_60, i32 %add_ln8_61" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1317 'add' 'add_ln10_61' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1318 [1/1] (0.99ns)   --->   "%xor_ln10_61 = xor i32 %add_ln10_61, i32 %or_ln8_60" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1318 'xor' 'xor_ln10_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln10_61 = trunc i32 %xor_ln10_61" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1319 'trunc' 'trunc_ln10_61' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1320 [1/1] (0.00ns)   --->   "%lshr_ln10_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_61, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1320 'partselect' 'lshr_ln10_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1321 [1/1] (0.00ns)   --->   "%or_ln10_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_61, i8 %lshr_ln10_60" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1321 'bitconcatenate' 'or_ln10_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1322 [1/1] (2.70ns)   --->   "%add_ln11_61 = add i32 %or_ln10_60, i32 %add_ln9_61" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1322 'add' 'add_ln11_61' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1323 [1/1] (0.99ns)   --->   "%xor_ln10_62 = xor i32 %add_ln10_62, i32 %or_ln8_61" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1323 'xor' 'xor_ln10_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln10_62 = trunc i32 %xor_ln10_62" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1324 'trunc' 'trunc_ln10_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1325 [1/1] (0.00ns)   --->   "%lshr_ln10_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_62, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1325 'partselect' 'lshr_ln10_61' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1326 [1/1] (0.00ns)   --->   "%or_ln10_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_62, i8 %lshr_ln10_61" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1326 'bitconcatenate' 'or_ln10_61' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1327 [1/1] (2.70ns)   --->   "%add_ln11_62 = add i32 %or_ln10_61, i32 %add_ln9_62" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1327 'add' 'add_ln11_62' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1328 [1/1] (0.99ns)   --->   "%xor_ln11_62 = xor i32 %add_ln11_62, i32 %or_ln9_61" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1328 'xor' 'xor_ln11_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln11_62 = trunc i32 %xor_ln11_62" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1329 'trunc' 'trunc_ln11_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1330 [1/1] (0.00ns)   --->   "%lshr_ln11_61 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_62, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1330 'partselect' 'lshr_ln11_61' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1331 [1/1] (0.00ns)   --->   "%or_ln9_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_63, i12 %lshr_ln9_62" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1331 'bitconcatenate' 'or_ln9_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1332 [1/1] (2.70ns)   --->   "%add_ln10_63 = add i32 %or_ln9_62, i32 %add_ln8_63" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1332 'add' 'add_ln10_63' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1333 [1/1] (0.99ns)   --->   "%xor_ln10_63 = xor i32 %add_ln10_63, i32 %or_ln8_62" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1333 'xor' 'xor_ln10_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln10_63 = trunc i32 %xor_ln10_63" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1334 'trunc' 'trunc_ln10_63' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1335 [1/1] (0.00ns)   --->   "%lshr_ln10_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_63, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1335 'partselect' 'lshr_ln10_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1336 [1/1] (0.00ns)   --->   "%or_ln10_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_63, i8 %lshr_ln10_62" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1336 'bitconcatenate' 'or_ln10_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1337 [1/1] (2.70ns)   --->   "%add_ln11_63 = add i32 %or_ln10_62, i32 %add_ln9_63" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1337 'add' 'add_ln11_63' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.39>
ST_44 : Operation 1338 [1/1] (0.99ns)   --->   "%xor_ln11_60 = xor i32 %add_ln11_60, i32 %or_ln9_59" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1338 'xor' 'xor_ln11_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln11_60 = trunc i32 %xor_ln11_60" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1339 'trunc' 'trunc_ln11_60' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1340 [1/1] (0.00ns)   --->   "%lshr_ln11_59 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_60, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1340 'partselect' 'lshr_ln11_59' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1341 [1/1] (0.00ns)   --->   "%or_ln11_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_60, i7 %lshr_ln11_59" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1341 'bitconcatenate' 'or_ln11_59' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1342 [1/1] (0.99ns)   --->   "%xor_ln11_61 = xor i32 %add_ln11_61, i32 %or_ln9_60" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1342 'xor' 'xor_ln11_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln11_61 = trunc i32 %xor_ln11_61" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1343 'trunc' 'trunc_ln11_61' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1344 [1/1] (0.00ns)   --->   "%lshr_ln11_60 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_61, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1344 'partselect' 'lshr_ln11_60' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1345 [1/1] (0.00ns)   --->   "%or_ln11_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_61, i7 %lshr_ln11_60" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1345 'bitconcatenate' 'or_ln11_60' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1346 [1/1] (0.00ns)   --->   "%or_ln11_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_62, i7 %lshr_ln11_61" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1346 'bitconcatenate' 'or_ln11_61' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1347 [1/1] (0.99ns)   --->   "%xor_ln11_63 = xor i32 %add_ln11_63, i32 %or_ln9_62" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1347 'xor' 'xor_ln11_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln11_63 = trunc i32 %xor_ln11_63" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1348 'trunc' 'trunc_ln11_63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1349 [1/1] (0.00ns)   --->   "%lshr_ln11_62 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_63, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1349 'partselect' 'lshr_ln11_62' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1350 [1/1] (0.00ns)   --->   "%or_ln11_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_63, i7 %lshr_ln11_62" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1350 'bitconcatenate' 'or_ln11_62' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1351 [1/1] (2.70ns)   --->   "%add_ln8_64 = add i32 %or_ln11_62, i32 %add_ln10_60" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1351 'add' 'add_ln8_64' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1352 [1/1] (0.99ns)   --->   "%xor_ln8_64 = xor i32 %add_ln8_64, i32 %or_ln10_60" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1352 'xor' 'xor_ln8_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln8_64 = trunc i32 %xor_ln8_64" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1353 'trunc' 'trunc_ln8_64' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1354 [1/1] (0.00ns)   --->   "%lshr_ln8_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_64, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1354 'partselect' 'lshr_ln8_63' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1355 [1/1] (2.70ns)   --->   "%add_ln8_65 = add i32 %or_ln11_59, i32 %add_ln10_61" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1355 'add' 'add_ln8_65' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1356 [1/1] (0.99ns)   --->   "%xor_ln8_65 = xor i32 %or_ln10_61, i32 %add_ln8_65" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1356 'xor' 'xor_ln8_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln8_65 = trunc i32 %xor_ln8_65" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1357 'trunc' 'trunc_ln8_65' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1358 [1/1] (0.00ns)   --->   "%lshr_ln8_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_65, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1358 'partselect' 'lshr_ln8_64' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1359 [1/1] (0.00ns)   --->   "%or_ln8_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_65, i16 %lshr_ln8_64" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1359 'bitconcatenate' 'or_ln8_64' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1360 [1/1] (2.70ns)   --->   "%add_ln8_66 = add i32 %or_ln11_60, i32 %add_ln10_62" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1360 'add' 'add_ln8_66' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1361 [1/1] (0.99ns)   --->   "%xor_ln8_66 = xor i32 %add_ln8_66, i32 %or_ln10_62" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1361 'xor' 'xor_ln8_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln8_66 = trunc i32 %xor_ln8_66" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1362 'trunc' 'trunc_ln8_66' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1363 [1/1] (0.00ns)   --->   "%lshr_ln8_65 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_66, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1363 'partselect' 'lshr_ln8_65' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1364 [1/1] (2.70ns)   --->   "%add_ln8_67 = add i32 %or_ln11_61, i32 %add_ln10_63" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1364 'add' 'add_ln8_67' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1365 [1/1] (0.99ns)   --->   "%xor_ln8_67 = xor i32 %add_ln8_67, i32 %or_ln10_59" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1365 'xor' 'xor_ln8_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln8_67 = trunc i32 %xor_ln8_67" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1366 'trunc' 'trunc_ln8_67' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1367 [1/1] (0.00ns)   --->   "%lshr_ln8_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_67, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1367 'partselect' 'lshr_ln8_66' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1368 [1/1] (0.00ns)   --->   "%or_ln8_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_67, i16 %lshr_ln8_66" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1368 'bitconcatenate' 'or_ln8_66' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1369 [1/1] (2.70ns)   --->   "%add_ln9_67 = add i32 %or_ln8_66, i32 %add_ln11_61" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1369 'add' 'add_ln9_67' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.39>
ST_45 : Operation 1370 [1/1] (0.00ns)   --->   "%or_ln8_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_64, i16 %lshr_ln8_63" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1370 'bitconcatenate' 'or_ln8_63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1371 [1/1] (2.70ns)   --->   "%add_ln9_64 = add i32 %add_ln11_62, i32 %or_ln8_63" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1371 'add' 'add_ln9_64' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1372 [1/1] (0.99ns)   --->   "%xor_ln9_64 = xor i32 %add_ln9_64, i32 %or_ln11_62" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1372 'xor' 'xor_ln9_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln9_64 = trunc i32 %xor_ln9_64" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1373 'trunc' 'trunc_ln9_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1374 [1/1] (0.00ns)   --->   "%lshr_ln9_63 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_64, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1374 'partselect' 'lshr_ln9_63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1375 [1/1] (0.00ns)   --->   "%or_ln9_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_64, i12 %lshr_ln9_63" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1375 'bitconcatenate' 'or_ln9_63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1376 [1/1] (2.70ns)   --->   "%add_ln10_64 = add i32 %or_ln9_63, i32 %add_ln8_64" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1376 'add' 'add_ln10_64' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1377 [1/1] (2.70ns)   --->   "%add_ln9_65 = add i32 %or_ln8_64, i32 %add_ln11_63" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1377 'add' 'add_ln9_65' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1378 [1/1] (0.99ns)   --->   "%xor_ln9_65 = xor i32 %add_ln9_65, i32 %or_ln11_59" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1378 'xor' 'xor_ln9_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln9_65 = trunc i32 %xor_ln9_65" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1379 'trunc' 'trunc_ln9_65' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1380 [1/1] (0.00ns)   --->   "%lshr_ln9_64 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_65, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1380 'partselect' 'lshr_ln9_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1381 [1/1] (0.00ns)   --->   "%or_ln9_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_65, i12 %lshr_ln9_64" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1381 'bitconcatenate' 'or_ln9_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1382 [1/1] (2.70ns)   --->   "%add_ln10_65 = add i32 %or_ln9_64, i32 %add_ln8_65" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1382 'add' 'add_ln10_65' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1383 [1/1] (0.00ns)   --->   "%or_ln8_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_66, i16 %lshr_ln8_65" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1383 'bitconcatenate' 'or_ln8_65' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1384 [1/1] (2.70ns)   --->   "%add_ln9_66 = add i32 %or_ln8_65, i32 %add_ln11_60" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1384 'add' 'add_ln9_66' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1385 [1/1] (0.99ns)   --->   "%xor_ln9_66 = xor i32 %add_ln9_66, i32 %or_ln11_60" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1385 'xor' 'xor_ln9_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln9_66 = trunc i32 %xor_ln9_66" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1386 'trunc' 'trunc_ln9_66' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1387 [1/1] (0.00ns)   --->   "%lshr_ln9_65 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_66, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1387 'partselect' 'lshr_ln9_65' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1388 [1/1] (0.00ns)   --->   "%or_ln9_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_66, i12 %lshr_ln9_65" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1388 'bitconcatenate' 'or_ln9_65' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1389 [1/1] (2.70ns)   --->   "%add_ln10_66 = add i32 %or_ln9_65, i32 %add_ln8_66" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1389 'add' 'add_ln10_66' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1390 [1/1] (0.99ns)   --->   "%xor_ln9_67 = xor i32 %add_ln9_67, i32 %or_ln11_61" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1390 'xor' 'xor_ln9_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln9_67 = trunc i32 %xor_ln9_67" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1391 'trunc' 'trunc_ln9_67' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1392 [1/1] (0.00ns)   --->   "%lshr_ln9_66 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_67, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1392 'partselect' 'lshr_ln9_66' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1393 [1/1] (0.00ns)   --->   "%or_ln9_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_67, i12 %lshr_ln9_66" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1393 'bitconcatenate' 'or_ln9_66' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1394 [1/1] (2.70ns)   --->   "%add_ln10_67 = add i32 %or_ln9_66, i32 %add_ln8_67" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1394 'add' 'add_ln10_67' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1395 [1/1] (0.99ns)   --->   "%xor_ln10_67 = xor i32 %add_ln10_67, i32 %or_ln8_66" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1395 'xor' 'xor_ln10_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln10_67 = trunc i32 %xor_ln10_67" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1396 'trunc' 'trunc_ln10_67' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1397 [1/1] (0.00ns)   --->   "%lshr_ln10_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_67, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1397 'partselect' 'lshr_ln10_66' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 6.39>
ST_46 : Operation 1398 [1/1] (0.99ns)   --->   "%xor_ln10_64 = xor i32 %add_ln10_64, i32 %or_ln8_63" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1398 'xor' 'xor_ln10_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln10_64 = trunc i32 %xor_ln10_64" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1399 'trunc' 'trunc_ln10_64' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1400 [1/1] (0.00ns)   --->   "%lshr_ln10_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_64, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1400 'partselect' 'lshr_ln10_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1401 [1/1] (0.00ns)   --->   "%or_ln10_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_64, i8 %lshr_ln10_63" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1401 'bitconcatenate' 'or_ln10_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1402 [1/1] (2.70ns)   --->   "%add_ln11_64 = add i32 %or_ln10_63, i32 %add_ln9_64" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1402 'add' 'add_ln11_64' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1403 [1/1] (0.99ns)   --->   "%xor_ln11_64 = xor i32 %add_ln11_64, i32 %or_ln9_63" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1403 'xor' 'xor_ln11_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1404 [1/1] (0.00ns)   --->   "%trunc_ln11_64 = trunc i32 %xor_ln11_64" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1404 'trunc' 'trunc_ln11_64' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1405 [1/1] (0.00ns)   --->   "%lshr_ln11_63 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_64, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1405 'partselect' 'lshr_ln11_63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1406 [1/1] (0.99ns)   --->   "%xor_ln10_65 = xor i32 %add_ln10_65, i32 %or_ln8_64" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1406 'xor' 'xor_ln10_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln10_65 = trunc i32 %xor_ln10_65" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1407 'trunc' 'trunc_ln10_65' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1408 [1/1] (0.00ns)   --->   "%lshr_ln10_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_65, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1408 'partselect' 'lshr_ln10_64' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1409 [1/1] (0.00ns)   --->   "%or_ln10_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_65, i8 %lshr_ln10_64" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1409 'bitconcatenate' 'or_ln10_64' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1410 [1/1] (2.70ns)   --->   "%add_ln11_65 = add i32 %or_ln10_64, i32 %add_ln9_65" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1410 'add' 'add_ln11_65' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1411 [1/1] (0.99ns)   --->   "%xor_ln11_65 = xor i32 %add_ln11_65, i32 %or_ln9_64" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1411 'xor' 'xor_ln11_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln11_65 = trunc i32 %xor_ln11_65" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1412 'trunc' 'trunc_ln11_65' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1413 [1/1] (0.00ns)   --->   "%lshr_ln11_64 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_65, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1413 'partselect' 'lshr_ln11_64' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1414 [1/1] (0.99ns)   --->   "%xor_ln10_66 = xor i32 %add_ln10_66, i32 %or_ln8_65" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1414 'xor' 'xor_ln10_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln10_66 = trunc i32 %xor_ln10_66" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1415 'trunc' 'trunc_ln10_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1416 [1/1] (0.00ns)   --->   "%lshr_ln10_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_66, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1416 'partselect' 'lshr_ln10_65' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1417 [1/1] (0.00ns)   --->   "%or_ln10_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_66, i8 %lshr_ln10_65" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1417 'bitconcatenate' 'or_ln10_65' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1418 [1/1] (2.70ns)   --->   "%add_ln11_66 = add i32 %or_ln10_65, i32 %add_ln9_66" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1418 'add' 'add_ln11_66' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1419 [1/1] (0.99ns)   --->   "%xor_ln11_66 = xor i32 %add_ln11_66, i32 %or_ln9_65" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1419 'xor' 'xor_ln11_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln11_66 = trunc i32 %xor_ln11_66" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1420 'trunc' 'trunc_ln11_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1421 [1/1] (0.00ns)   --->   "%lshr_ln11_65 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_66, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1421 'partselect' 'lshr_ln11_65' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1422 [1/1] (0.00ns)   --->   "%or_ln10_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_67, i8 %lshr_ln10_66" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1422 'bitconcatenate' 'or_ln10_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1423 [1/1] (2.70ns)   --->   "%add_ln11_67 = add i32 %or_ln10_66, i32 %add_ln9_67" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1423 'add' 'add_ln11_67' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1424 [1/1] (0.99ns)   --->   "%xor_ln11_67 = xor i32 %add_ln11_67, i32 %or_ln9_66" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1424 'xor' 'xor_ln11_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln11_67 = trunc i32 %xor_ln11_67" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1425 'trunc' 'trunc_ln11_67' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1426 [1/1] (0.00ns)   --->   "%lshr_ln11_66 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_67, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1426 'partselect' 'lshr_ln11_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1427 [1/1] (0.00ns)   --->   "%or_ln11_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_67, i7 %lshr_ln11_66" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1427 'bitconcatenate' 'or_ln11_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1428 [1/1] (2.70ns)   --->   "%add_ln8_70 = add i32 %or_ln11_66, i32 %add_ln10_66" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1428 'add' 'add_ln8_70' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.39>
ST_47 : Operation 1429 [1/1] (0.00ns)   --->   "%or_ln11_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_64, i7 %lshr_ln11_63" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1429 'bitconcatenate' 'or_ln11_63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1430 [1/1] (0.00ns)   --->   "%or_ln11_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_65, i7 %lshr_ln11_64" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1430 'bitconcatenate' 'or_ln11_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1431 [1/1] (0.00ns)   --->   "%or_ln11_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_66, i7 %lshr_ln11_65" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1431 'bitconcatenate' 'or_ln11_65' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1432 [1/1] (2.70ns)   --->   "%add_ln8_68 = add i32 %or_ln11_64, i32 %add_ln10_64" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1432 'add' 'add_ln8_68' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1433 [1/1] (0.99ns)   --->   "%xor_ln8_68 = xor i32 %or_ln10_66, i32 %add_ln8_68" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1433 'xor' 'xor_ln8_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln8_68 = trunc i32 %xor_ln8_68" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1434 'trunc' 'trunc_ln8_68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1435 [1/1] (0.00ns)   --->   "%lshr_ln8_67 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_68, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1435 'partselect' 'lshr_ln8_67' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1436 [1/1] (0.00ns)   --->   "%or_ln8_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_68, i16 %lshr_ln8_67" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1436 'bitconcatenate' 'or_ln8_67' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1437 [1/1] (2.70ns)   --->   "%add_ln9_68 = add i32 %or_ln8_67, i32 %add_ln11_66" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1437 'add' 'add_ln9_68' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1438 [1/1] (2.70ns)   --->   "%add_ln8_69 = add i32 %or_ln11_65, i32 %add_ln10_65" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1438 'add' 'add_ln8_69' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1439 [1/1] (0.99ns)   --->   "%xor_ln8_69 = xor i32 %add_ln8_69, i32 %or_ln10_63" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1439 'xor' 'xor_ln8_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln8_69 = trunc i32 %xor_ln8_69" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1440 'trunc' 'trunc_ln8_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1441 [1/1] (0.00ns)   --->   "%lshr_ln8_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_69, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1441 'partselect' 'lshr_ln8_68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1442 [1/1] (0.00ns)   --->   "%or_ln8_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_69, i16 %lshr_ln8_68" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1442 'bitconcatenate' 'or_ln8_68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1443 [1/1] (2.70ns)   --->   "%add_ln9_69 = add i32 %or_ln8_68, i32 %add_ln11_67" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1443 'add' 'add_ln9_69' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1444 [1/1] (0.99ns)   --->   "%xor_ln8_70 = xor i32 %add_ln8_70, i32 %or_ln10_64" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1444 'xor' 'xor_ln8_70' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1445 [1/1] (0.00ns)   --->   "%trunc_ln8_70 = trunc i32 %xor_ln8_70" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1445 'trunc' 'trunc_ln8_70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1446 [1/1] (0.00ns)   --->   "%lshr_ln8_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_70, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1446 'partselect' 'lshr_ln8_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1447 [1/1] (0.00ns)   --->   "%or_ln8_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_70, i16 %lshr_ln8_69" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1447 'bitconcatenate' 'or_ln8_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1448 [1/1] (2.70ns)   --->   "%add_ln9_70 = add i32 %or_ln8_69, i32 %add_ln11_64" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1448 'add' 'add_ln9_70' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1449 [1/1] (0.99ns)   --->   "%xor_ln9_70 = xor i32 %add_ln9_70, i32 %or_ln11_66" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1449 'xor' 'xor_ln9_70' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln9_70 = trunc i32 %xor_ln9_70" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1450 'trunc' 'trunc_ln9_70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1451 [1/1] (0.00ns)   --->   "%lshr_ln9_69 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_70, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1451 'partselect' 'lshr_ln9_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1452 [1/1] (2.70ns)   --->   "%add_ln8_71 = add i32 %add_ln10_67, i32 %or_ln11_63" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1452 'add' 'add_ln8_71' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1453 [1/1] (0.99ns)   --->   "%xor_ln8_71 = xor i32 %add_ln8_71, i32 %or_ln10_65" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1453 'xor' 'xor_ln8_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln8_71 = trunc i32 %xor_ln8_71" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1454 'trunc' 'trunc_ln8_71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1455 [1/1] (0.00ns)   --->   "%lshr_ln8_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_71, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1455 'partselect' 'lshr_ln8_70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1456 [1/1] (0.00ns)   --->   "%or_ln8_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_71, i16 %lshr_ln8_70" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1456 'bitconcatenate' 'or_ln8_70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1457 [1/1] (2.70ns)   --->   "%add_ln9_71 = add i32 %or_ln8_70, i32 %add_ln11_65" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1457 'add' 'add_ln9_71' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.39>
ST_48 : Operation 1458 [1/1] (0.99ns)   --->   "%xor_ln9_68 = xor i32 %add_ln9_68, i32 %or_ln11_64" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1458 'xor' 'xor_ln9_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln9_68 = trunc i32 %xor_ln9_68" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1459 'trunc' 'trunc_ln9_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1460 [1/1] (0.00ns)   --->   "%lshr_ln9_67 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_68, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1460 'partselect' 'lshr_ln9_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1461 [1/1] (0.00ns)   --->   "%or_ln9_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_68, i12 %lshr_ln9_67" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1461 'bitconcatenate' 'or_ln9_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1462 [1/1] (2.70ns)   --->   "%add_ln10_68 = add i32 %or_ln9_67, i32 %add_ln8_68" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1462 'add' 'add_ln10_68' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1463 [1/1] (0.99ns)   --->   "%xor_ln10_68 = xor i32 %add_ln10_68, i32 %or_ln8_67" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1463 'xor' 'xor_ln10_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln10_68 = trunc i32 %xor_ln10_68" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1464 'trunc' 'trunc_ln10_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1465 [1/1] (0.00ns)   --->   "%lshr_ln10_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_68, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1465 'partselect' 'lshr_ln10_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1466 [1/1] (0.99ns)   --->   "%xor_ln9_69 = xor i32 %add_ln9_69, i32 %or_ln11_65" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1466 'xor' 'xor_ln9_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln9_69 = trunc i32 %xor_ln9_69" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1467 'trunc' 'trunc_ln9_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1468 [1/1] (0.00ns)   --->   "%lshr_ln9_68 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_69, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1468 'partselect' 'lshr_ln9_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1469 [1/1] (0.00ns)   --->   "%or_ln9_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_69, i12 %lshr_ln9_68" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1469 'bitconcatenate' 'or_ln9_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1470 [1/1] (2.70ns)   --->   "%add_ln10_69 = add i32 %or_ln9_68, i32 %add_ln8_69" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1470 'add' 'add_ln10_69' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1471 [1/1] (0.99ns)   --->   "%xor_ln10_69 = xor i32 %add_ln10_69, i32 %or_ln8_68" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1471 'xor' 'xor_ln10_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1472 [1/1] (0.00ns)   --->   "%trunc_ln10_69 = trunc i32 %xor_ln10_69" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1472 'trunc' 'trunc_ln10_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1473 [1/1] (0.00ns)   --->   "%lshr_ln10_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_69, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1473 'partselect' 'lshr_ln10_68' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1474 [1/1] (0.00ns)   --->   "%or_ln9_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_70, i12 %lshr_ln9_69" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1474 'bitconcatenate' 'or_ln9_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1475 [1/1] (2.70ns)   --->   "%add_ln10_70 = add i32 %or_ln9_69, i32 %add_ln8_70" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1475 'add' 'add_ln10_70' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1476 [1/1] (0.99ns)   --->   "%xor_ln10_70 = xor i32 %add_ln10_70, i32 %or_ln8_69" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1476 'xor' 'xor_ln10_70' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln10_70 = trunc i32 %xor_ln10_70" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1477 'trunc' 'trunc_ln10_70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1478 [1/1] (0.00ns)   --->   "%lshr_ln10_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_70, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1478 'partselect' 'lshr_ln10_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1479 [1/1] (0.00ns)   --->   "%or_ln10_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_70, i8 %lshr_ln10_69" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1479 'bitconcatenate' 'or_ln10_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1480 [1/1] (2.70ns)   --->   "%add_ln11_70 = add i32 %or_ln10_69, i32 %add_ln9_70" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1480 'add' 'add_ln11_70' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1481 [1/1] (0.99ns)   --->   "%xor_ln9_71 = xor i32 %add_ln9_71, i32 %or_ln11_63" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1481 'xor' 'xor_ln9_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln9_71 = trunc i32 %xor_ln9_71" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1482 'trunc' 'trunc_ln9_71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1483 [1/1] (0.00ns)   --->   "%lshr_ln9_70 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_71, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1483 'partselect' 'lshr_ln9_70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1484 [1/1] (0.00ns)   --->   "%or_ln9_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_71, i12 %lshr_ln9_70" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1484 'bitconcatenate' 'or_ln9_70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1485 [1/1] (2.70ns)   --->   "%add_ln10_71 = add i32 %or_ln9_70, i32 %add_ln8_71" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1485 'add' 'add_ln10_71' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1486 [1/1] (0.99ns)   --->   "%xor_ln10_71 = xor i32 %add_ln10_71, i32 %or_ln8_70" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1486 'xor' 'xor_ln10_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln10_71 = trunc i32 %xor_ln10_71" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1487 'trunc' 'trunc_ln10_71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1488 [1/1] (0.00ns)   --->   "%lshr_ln10_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_71, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1488 'partselect' 'lshr_ln10_70' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.39>
ST_49 : Operation 1489 [1/1] (0.00ns)   --->   "%or_ln10_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_68, i8 %lshr_ln10_67" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1489 'bitconcatenate' 'or_ln10_67' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1490 [1/1] (2.70ns)   --->   "%add_ln11_68 = add i32 %or_ln10_67, i32 %add_ln9_68" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1490 'add' 'add_ln11_68' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1491 [1/1] (0.99ns)   --->   "%xor_ln11_68 = xor i32 %add_ln11_68, i32 %or_ln9_67" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1491 'xor' 'xor_ln11_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln11_68 = trunc i32 %xor_ln11_68" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1492 'trunc' 'trunc_ln11_68' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1493 [1/1] (0.00ns)   --->   "%lshr_ln11_67 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_68, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1493 'partselect' 'lshr_ln11_67' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1494 [1/1] (0.00ns)   --->   "%or_ln11_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_68, i7 %lshr_ln11_67" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1494 'bitconcatenate' 'or_ln11_67' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1495 [1/1] (0.00ns)   --->   "%or_ln10_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_69, i8 %lshr_ln10_68" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1495 'bitconcatenate' 'or_ln10_68' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1496 [1/1] (2.70ns)   --->   "%add_ln11_69 = add i32 %or_ln10_68, i32 %add_ln9_69" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1496 'add' 'add_ln11_69' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1497 [1/1] (0.99ns)   --->   "%xor_ln11_69 = xor i32 %add_ln11_69, i32 %or_ln9_68" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1497 'xor' 'xor_ln11_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln11_69 = trunc i32 %xor_ln11_69" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1498 'trunc' 'trunc_ln11_69' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1499 [1/1] (0.00ns)   --->   "%lshr_ln11_68 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_69, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1499 'partselect' 'lshr_ln11_68' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1500 [1/1] (0.00ns)   --->   "%or_ln11_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_69, i7 %lshr_ln11_68" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1500 'bitconcatenate' 'or_ln11_68' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1501 [1/1] (0.99ns)   --->   "%xor_ln11_70 = xor i32 %add_ln11_70, i32 %or_ln9_69" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1501 'xor' 'xor_ln11_70' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln11_70 = trunc i32 %xor_ln11_70" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1502 'trunc' 'trunc_ln11_70' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1503 [1/1] (0.00ns)   --->   "%lshr_ln11_69 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_70, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1503 'partselect' 'lshr_ln11_69' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1504 [1/1] (0.00ns)   --->   "%or_ln11_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_70, i7 %lshr_ln11_69" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1504 'bitconcatenate' 'or_ln11_69' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1505 [1/1] (0.00ns)   --->   "%or_ln10_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_71, i8 %lshr_ln10_70" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1505 'bitconcatenate' 'or_ln10_70' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1506 [1/1] (2.70ns)   --->   "%add_ln11_71 = add i32 %or_ln10_70, i32 %add_ln9_71" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1506 'add' 'add_ln11_71' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1507 [1/1] (0.99ns)   --->   "%xor_ln11_71 = xor i32 %add_ln11_71, i32 %or_ln9_70" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1507 'xor' 'xor_ln11_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1508 [1/1] (0.00ns)   --->   "%trunc_ln11_71 = trunc i32 %xor_ln11_71" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1508 'trunc' 'trunc_ln11_71' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1509 [1/1] (0.00ns)   --->   "%lshr_ln11_70 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_71, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1509 'partselect' 'lshr_ln11_70' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1510 [1/1] (0.00ns)   --->   "%or_ln11_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_71, i7 %lshr_ln11_70" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1510 'bitconcatenate' 'or_ln11_70' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1511 [1/1] (2.70ns)   --->   "%add_ln8_72 = add i32 %or_ln11_70, i32 %add_ln10_68" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1511 'add' 'add_ln8_72' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1512 [1/1] (2.70ns)   --->   "%add_ln8_73 = add i32 %or_ln11_67, i32 %add_ln10_69" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1512 'add' 'add_ln8_73' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1513 [1/1] (2.70ns)   --->   "%add_ln8_74 = add i32 %or_ln11_68, i32 %add_ln10_70" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1513 'add' 'add_ln8_74' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1514 [1/1] (2.70ns)   --->   "%add_ln8_75 = add i32 %or_ln11_69, i32 %add_ln10_71" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1514 'add' 'add_ln8_75' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1515 [1/1] (0.99ns)   --->   "%xor_ln8_75 = xor i32 %add_ln8_75, i32 %or_ln10_67" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1515 'xor' 'xor_ln8_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln8_75 = trunc i32 %xor_ln8_75" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1516 'trunc' 'trunc_ln8_75' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1517 [1/1] (0.00ns)   --->   "%lshr_ln8_74 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_75, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1517 'partselect' 'lshr_ln8_74' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.39>
ST_50 : Operation 1518 [1/1] (0.99ns)   --->   "%xor_ln8_72 = xor i32 %add_ln8_72, i32 %or_ln10_68" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1518 'xor' 'xor_ln8_72' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln8_72 = trunc i32 %xor_ln8_72" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1519 'trunc' 'trunc_ln8_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1520 [1/1] (0.00ns)   --->   "%lshr_ln8_71 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_72, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1520 'partselect' 'lshr_ln8_71' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1521 [1/1] (0.00ns)   --->   "%or_ln8_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_72, i16 %lshr_ln8_71" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1521 'bitconcatenate' 'or_ln8_71' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1522 [1/1] (2.70ns)   --->   "%add_ln9_72 = add i32 %add_ln11_70, i32 %or_ln8_71" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1522 'add' 'add_ln9_72' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1523 [1/1] (0.99ns)   --->   "%xor_ln9_72 = xor i32 %add_ln9_72, i32 %or_ln11_70" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1523 'xor' 'xor_ln9_72' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln9_72 = trunc i32 %xor_ln9_72" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1524 'trunc' 'trunc_ln9_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1525 [1/1] (0.00ns)   --->   "%lshr_ln9_71 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_72, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1525 'partselect' 'lshr_ln9_71' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1526 [1/1] (0.99ns)   --->   "%xor_ln8_73 = xor i32 %or_ln10_69, i32 %add_ln8_73" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1526 'xor' 'xor_ln8_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln8_73 = trunc i32 %xor_ln8_73" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1527 'trunc' 'trunc_ln8_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1528 [1/1] (0.00ns)   --->   "%lshr_ln8_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_73, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1528 'partselect' 'lshr_ln8_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1529 [1/1] (0.00ns)   --->   "%or_ln8_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_73, i16 %lshr_ln8_72" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1529 'bitconcatenate' 'or_ln8_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1530 [1/1] (2.70ns)   --->   "%add_ln9_73 = add i32 %or_ln8_72, i32 %add_ln11_71" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1530 'add' 'add_ln9_73' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1531 [1/1] (0.99ns)   --->   "%xor_ln9_73 = xor i32 %add_ln9_73, i32 %or_ln11_67" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1531 'xor' 'xor_ln9_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln9_73 = trunc i32 %xor_ln9_73" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1532 'trunc' 'trunc_ln9_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1533 [1/1] (0.00ns)   --->   "%lshr_ln9_72 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_73, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1533 'partselect' 'lshr_ln9_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1534 [1/1] (0.99ns)   --->   "%xor_ln8_74 = xor i32 %add_ln8_74, i32 %or_ln10_70" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1534 'xor' 'xor_ln8_74' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln8_74 = trunc i32 %xor_ln8_74" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1535 'trunc' 'trunc_ln8_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1536 [1/1] (0.00ns)   --->   "%lshr_ln8_73 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_74, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1536 'partselect' 'lshr_ln8_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1537 [1/1] (0.00ns)   --->   "%or_ln8_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_74, i16 %lshr_ln8_73" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1537 'bitconcatenate' 'or_ln8_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1538 [1/1] (2.70ns)   --->   "%add_ln9_74 = add i32 %or_ln8_73, i32 %add_ln11_68" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1538 'add' 'add_ln9_74' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1539 [1/1] (0.99ns)   --->   "%xor_ln9_74 = xor i32 %add_ln9_74, i32 %or_ln11_68" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1539 'xor' 'xor_ln9_74' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln9_74 = trunc i32 %xor_ln9_74" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1540 'trunc' 'trunc_ln9_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1541 [1/1] (0.00ns)   --->   "%lshr_ln9_73 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_74, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1541 'partselect' 'lshr_ln9_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1542 [1/1] (0.00ns)   --->   "%or_ln8_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_75, i16 %lshr_ln8_74" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1542 'bitconcatenate' 'or_ln8_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1543 [1/1] (2.70ns)   --->   "%add_ln9_75 = add i32 %or_ln8_74, i32 %add_ln11_69" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1543 'add' 'add_ln9_75' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1544 [1/1] (0.99ns)   --->   "%xor_ln9_75 = xor i32 %add_ln9_75, i32 %or_ln11_69" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1544 'xor' 'xor_ln9_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln9_75 = trunc i32 %xor_ln9_75" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1545 'trunc' 'trunc_ln9_75' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1546 [1/1] (0.00ns)   --->   "%lshr_ln9_74 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_75, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1546 'partselect' 'lshr_ln9_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1547 [1/1] (0.00ns)   --->   "%or_ln9_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_75, i12 %lshr_ln9_74" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1547 'bitconcatenate' 'or_ln9_74' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1548 [1/1] (2.70ns)   --->   "%add_ln10_75 = add i32 %or_ln9_74, i32 %add_ln8_75" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1548 'add' 'add_ln10_75' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.39>
ST_51 : Operation 1549 [1/1] (0.00ns)   --->   "%or_ln9_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_72, i12 %lshr_ln9_71" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1549 'bitconcatenate' 'or_ln9_71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1550 [1/1] (2.70ns)   --->   "%add_ln10_72 = add i32 %or_ln9_71, i32 %add_ln8_72" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1550 'add' 'add_ln10_72' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1551 [1/1] (0.99ns)   --->   "%xor_ln10_72 = xor i32 %add_ln10_72, i32 %or_ln8_71" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1551 'xor' 'xor_ln10_72' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln10_72 = trunc i32 %xor_ln10_72" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1552 'trunc' 'trunc_ln10_72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1553 [1/1] (0.00ns)   --->   "%lshr_ln10_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_72, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1553 'partselect' 'lshr_ln10_71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1554 [1/1] (0.00ns)   --->   "%or_ln10_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_72, i8 %lshr_ln10_71" [chacha_kernel.cpp:10->chacha_kernel.cpp:25]   --->   Operation 1554 'bitconcatenate' 'or_ln10_71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1555 [1/1] (2.70ns)   --->   "%add_ln11_72 = add i32 %or_ln10_71, i32 %add_ln9_72" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1555 'add' 'add_ln11_72' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1556 [1/1] (0.00ns)   --->   "%or_ln9_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_73, i12 %lshr_ln9_72" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1556 'bitconcatenate' 'or_ln9_72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1557 [1/1] (2.70ns)   --->   "%add_ln10_73 = add i32 %or_ln9_72, i32 %add_ln8_73" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1557 'add' 'add_ln10_73' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1558 [1/1] (0.99ns)   --->   "%xor_ln10_73 = xor i32 %add_ln10_73, i32 %or_ln8_72" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1558 'xor' 'xor_ln10_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln10_73 = trunc i32 %xor_ln10_73" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1559 'trunc' 'trunc_ln10_73' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1560 [1/1] (0.00ns)   --->   "%lshr_ln10_72 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_73, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1560 'partselect' 'lshr_ln10_72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1561 [1/1] (0.00ns)   --->   "%or_ln10_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_73, i8 %lshr_ln10_72" [chacha_kernel.cpp:10->chacha_kernel.cpp:26]   --->   Operation 1561 'bitconcatenate' 'or_ln10_72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1562 [1/1] (2.70ns)   --->   "%add_ln11_73 = add i32 %or_ln10_72, i32 %add_ln9_73" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1562 'add' 'add_ln11_73' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1563 [1/1] (0.00ns)   --->   "%or_ln9_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_74, i12 %lshr_ln9_73" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1563 'bitconcatenate' 'or_ln9_73' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1564 [1/1] (2.70ns)   --->   "%add_ln10_74 = add i32 %or_ln9_73, i32 %add_ln8_74" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1564 'add' 'add_ln10_74' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1565 [1/1] (0.99ns)   --->   "%xor_ln10_74 = xor i32 %add_ln10_74, i32 %or_ln8_73" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1565 'xor' 'xor_ln10_74' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln10_74 = trunc i32 %xor_ln10_74" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1566 'trunc' 'trunc_ln10_74' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1567 [1/1] (0.00ns)   --->   "%lshr_ln10_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_74, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1567 'partselect' 'lshr_ln10_73' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1568 [1/1] (0.00ns)   --->   "%or_ln10_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_74, i8 %lshr_ln10_73" [chacha_kernel.cpp:10->chacha_kernel.cpp:27]   --->   Operation 1568 'bitconcatenate' 'or_ln10_73' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1569 [1/1] (2.70ns)   --->   "%add_ln11_74 = add i32 %or_ln10_73, i32 %add_ln9_74" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1569 'add' 'add_ln11_74' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1570 [1/1] (0.99ns)   --->   "%xor_ln10_75 = xor i32 %add_ln10_75, i32 %or_ln8_74" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1570 'xor' 'xor_ln10_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln10_75 = trunc i32 %xor_ln10_75" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1571 'trunc' 'trunc_ln10_75' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1572 [1/1] (0.00ns)   --->   "%lshr_ln10_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_75, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1572 'partselect' 'lshr_ln10_74' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1573 [1/1] (0.00ns)   --->   "%or_ln10_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_75, i8 %lshr_ln10_74" [chacha_kernel.cpp:10->chacha_kernel.cpp:28]   --->   Operation 1573 'bitconcatenate' 'or_ln10_74' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1574 [1/1] (2.70ns)   --->   "%add_ln11_75 = add i32 %or_ln10_74, i32 %add_ln9_75" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1574 'add' 'add_ln11_75' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1575 [1/1] (0.99ns)   --->   "%xor_ln11_75 = xor i32 %add_ln11_75, i32 %or_ln9_74" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1575 'xor' 'xor_ln11_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln11_75 = trunc i32 %xor_ln11_75" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1576 'trunc' 'trunc_ln11_75' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1577 [1/1] (0.00ns)   --->   "%lshr_ln11_74 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_75, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1577 'partselect' 'lshr_ln11_74' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.39>
ST_52 : Operation 1578 [1/1] (0.99ns)   --->   "%xor_ln11_72 = xor i32 %add_ln11_72, i32 %or_ln9_71" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1578 'xor' 'xor_ln11_72' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln11_72 = trunc i32 %xor_ln11_72" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1579 'trunc' 'trunc_ln11_72' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1580 [1/1] (0.00ns)   --->   "%lshr_ln11_71 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_72, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1580 'partselect' 'lshr_ln11_71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1581 [1/1] (0.00ns)   --->   "%or_ln11_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_72, i7 %lshr_ln11_71" [chacha_kernel.cpp:11->chacha_kernel.cpp:25]   --->   Operation 1581 'bitconcatenate' 'or_ln11_71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1582 [1/1] (0.99ns)   --->   "%xor_ln11_73 = xor i32 %add_ln11_73, i32 %or_ln9_72" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1582 'xor' 'xor_ln11_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln11_73 = trunc i32 %xor_ln11_73" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1583 'trunc' 'trunc_ln11_73' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1584 [1/1] (0.00ns)   --->   "%lshr_ln11_72 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_73, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1584 'partselect' 'lshr_ln11_72' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1585 [1/1] (0.00ns)   --->   "%or_ln11_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_73, i7 %lshr_ln11_72" [chacha_kernel.cpp:11->chacha_kernel.cpp:26]   --->   Operation 1585 'bitconcatenate' 'or_ln11_72' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1586 [1/1] (0.99ns)   --->   "%xor_ln11_74 = xor i32 %add_ln11_74, i32 %or_ln9_73" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1586 'xor' 'xor_ln11_74' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln11_74 = trunc i32 %xor_ln11_74" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1587 'trunc' 'trunc_ln11_74' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1588 [1/1] (0.00ns)   --->   "%lshr_ln11_73 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_74, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1588 'partselect' 'lshr_ln11_73' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1589 [1/1] (0.00ns)   --->   "%or_ln11_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_74, i7 %lshr_ln11_73" [chacha_kernel.cpp:11->chacha_kernel.cpp:27]   --->   Operation 1589 'bitconcatenate' 'or_ln11_73' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1590 [1/1] (0.00ns)   --->   "%or_ln11_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_75, i7 %lshr_ln11_74" [chacha_kernel.cpp:11->chacha_kernel.cpp:28]   --->   Operation 1590 'bitconcatenate' 'or_ln11_74' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1591 [1/1] (2.70ns)   --->   "%add_ln8_76 = add i32 %or_ln11_72, i32 %add_ln10_72" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1591 'add' 'add_ln8_76' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1592 [1/1] (0.99ns)   --->   "%xor_ln8_76 = xor i32 %or_ln10_74, i32 %add_ln8_76" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1592 'xor' 'xor_ln8_76' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln8_76 = trunc i32 %xor_ln8_76" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1593 'trunc' 'trunc_ln8_76' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1594 [1/1] (0.00ns)   --->   "%lshr_ln8_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_76, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1594 'partselect' 'lshr_ln8_75' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1595 [1/1] (2.70ns)   --->   "%add_ln8_77 = add i32 %or_ln11_73, i32 %add_ln10_73" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1595 'add' 'add_ln8_77' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1596 [1/1] (0.99ns)   --->   "%xor_ln8_77 = xor i32 %add_ln8_77, i32 %or_ln10_71" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1596 'xor' 'xor_ln8_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln8_77 = trunc i32 %xor_ln8_77" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1597 'trunc' 'trunc_ln8_77' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1598 [1/1] (0.00ns)   --->   "%lshr_ln8_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_77, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1598 'partselect' 'lshr_ln8_76' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1599 [1/1] (2.70ns)   --->   "%add_ln8_78 = add i32 %or_ln11_74, i32 %add_ln10_74" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1599 'add' 'add_ln8_78' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1600 [1/1] (0.99ns)   --->   "%xor_ln8_78 = xor i32 %add_ln8_78, i32 %or_ln10_72" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1600 'xor' 'xor_ln8_78' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln8_78 = trunc i32 %xor_ln8_78" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1601 'trunc' 'trunc_ln8_78' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1602 [1/1] (0.00ns)   --->   "%lshr_ln8_77 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_78, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1602 'partselect' 'lshr_ln8_77' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1603 [1/1] (0.00ns)   --->   "%or_ln8_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_78, i16 %lshr_ln8_77" [chacha_kernel.cpp:8->chacha_kernel.cpp:32]   --->   Operation 1603 'bitconcatenate' 'or_ln8_77' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1604 [1/1] (2.70ns)   --->   "%add_ln9_78 = add i32 %or_ln8_77, i32 %add_ln11_72" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1604 'add' 'add_ln9_78' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1605 [1/1] (2.70ns)   --->   "%add_ln8_79 = add i32 %add_ln10_75, i32 %or_ln11_71" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1605 'add' 'add_ln8_79' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1606 [1/1] (0.99ns)   --->   "%xor_ln8_79 = xor i32 %add_ln8_79, i32 %or_ln10_73" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1606 'xor' 'xor_ln8_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln8_79 = trunc i32 %xor_ln8_79" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1607 'trunc' 'trunc_ln8_79' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1608 [1/1] (0.00ns)   --->   "%lshr_ln8_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln8_79, i32 16, i32 31" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1608 'partselect' 'lshr_ln8_78' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.39>
ST_53 : Operation 1609 [1/1] (0.00ns)   --->   "%or_ln8_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_76, i16 %lshr_ln8_75" [chacha_kernel.cpp:8->chacha_kernel.cpp:30]   --->   Operation 1609 'bitconcatenate' 'or_ln8_75' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1610 [1/1] (2.70ns)   --->   "%add_ln9_76 = add i32 %or_ln8_75, i32 %add_ln11_74" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1610 'add' 'add_ln9_76' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1611 [1/1] (0.99ns)   --->   "%xor_ln9_76 = xor i32 %add_ln9_76, i32 %or_ln11_72" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1611 'xor' 'xor_ln9_76' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln9_76 = trunc i32 %xor_ln9_76" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1612 'trunc' 'trunc_ln9_76' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1613 [1/1] (0.00ns)   --->   "%lshr_ln9_75 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_76, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1613 'partselect' 'lshr_ln9_75' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1614 [1/1] (0.00ns)   --->   "%or_ln9_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_76, i12 %lshr_ln9_75" [chacha_kernel.cpp:9->chacha_kernel.cpp:30]   --->   Operation 1614 'bitconcatenate' 'or_ln9_75' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1615 [1/1] (2.70ns)   --->   "%add_ln10_76 = add i32 %or_ln9_75, i32 %add_ln8_76" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1615 'add' 'add_ln10_76' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1616 [1/1] (0.00ns)   --->   "%or_ln8_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_77, i16 %lshr_ln8_76" [chacha_kernel.cpp:8->chacha_kernel.cpp:31]   --->   Operation 1616 'bitconcatenate' 'or_ln8_76' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1617 [1/1] (2.70ns)   --->   "%add_ln9_77 = add i32 %or_ln8_76, i32 %add_ln11_75" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1617 'add' 'add_ln9_77' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1618 [1/1] (0.99ns)   --->   "%xor_ln9_77 = xor i32 %add_ln9_77, i32 %or_ln11_73" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1618 'xor' 'xor_ln9_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln9_77 = trunc i32 %xor_ln9_77" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1619 'trunc' 'trunc_ln9_77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1620 [1/1] (0.00ns)   --->   "%lshr_ln9_76 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_77, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1620 'partselect' 'lshr_ln9_76' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1621 [1/1] (0.00ns)   --->   "%or_ln9_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_77, i12 %lshr_ln9_76" [chacha_kernel.cpp:9->chacha_kernel.cpp:31]   --->   Operation 1621 'bitconcatenate' 'or_ln9_76' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1622 [1/1] (2.70ns)   --->   "%add_ln10_77 = add i32 %or_ln9_76, i32 %add_ln8_77" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1622 'add' 'add_ln10_77' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1623 [1/1] (0.99ns)   --->   "%xor_ln9_78 = xor i32 %add_ln9_78, i32 %or_ln11_74" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1623 'xor' 'xor_ln9_78' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln9_78 = trunc i32 %xor_ln9_78" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1624 'trunc' 'trunc_ln9_78' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1625 [1/1] (0.00ns)   --->   "%lshr_ln9_77 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_78, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1625 'partselect' 'lshr_ln9_77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1626 [1/1] (0.00ns)   --->   "%or_ln9_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_78, i12 %lshr_ln9_77" [chacha_kernel.cpp:9->chacha_kernel.cpp:32]   --->   Operation 1626 'bitconcatenate' 'or_ln9_77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1627 [1/1] (2.70ns)   --->   "%add_ln10_78 = add i32 %or_ln9_77, i32 %add_ln8_78" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1627 'add' 'add_ln10_78' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1628 [1/1] (0.00ns)   --->   "%or_ln8_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln8_79, i16 %lshr_ln8_78" [chacha_kernel.cpp:8->chacha_kernel.cpp:33]   --->   Operation 1628 'bitconcatenate' 'or_ln8_78' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1629 [1/1] (2.70ns)   --->   "%add_ln9_79 = add i32 %or_ln8_78, i32 %add_ln11_73" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1629 'add' 'add_ln9_79' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1630 [1/1] (0.99ns)   --->   "%xor_ln9_79 = xor i32 %add_ln9_79, i32 %or_ln11_71" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1630 'xor' 'xor_ln9_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln9_79 = trunc i32 %xor_ln9_79" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1631 'trunc' 'trunc_ln9_79' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1632 [1/1] (0.00ns)   --->   "%lshr_ln9_78 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %xor_ln9_79, i32 20, i32 31" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1632 'partselect' 'lshr_ln9_78' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1633 [1/1] (0.00ns)   --->   "%or_ln9_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %trunc_ln9_79, i12 %lshr_ln9_78" [chacha_kernel.cpp:9->chacha_kernel.cpp:33]   --->   Operation 1633 'bitconcatenate' 'or_ln9_78' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1634 [1/1] (2.70ns)   --->   "%add_ln10_79 = add i32 %or_ln9_78, i32 %add_ln8_79" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1634 'add' 'add_ln10_79' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.69>
ST_54 : Operation 1635 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [chacha_kernel.cpp:14]   --->   Operation 1635 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1636 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_0"   --->   Operation 1636 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1637 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1637 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1638 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1638 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1639 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_1"   --->   Operation 1639 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1640 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1640 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1641 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1641 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1642 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_2"   --->   Operation 1642 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1643 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1643 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1644 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1644 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1645 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_3"   --->   Operation 1645 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1646 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1646 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1647 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1647 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1648 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_4"   --->   Operation 1648 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1649 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1649 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1650 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1650 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1651 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_5"   --->   Operation 1651 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1652 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_5, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1652 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1653 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1653 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1654 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_6"   --->   Operation 1654 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1655 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_6, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1655 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1656 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1656 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1657 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_7"   --->   Operation 1657 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1658 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_7, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1658 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1659 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1659 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1660 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_8"   --->   Operation 1660 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1661 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_8, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1661 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1662 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_8, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1662 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1663 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_9"   --->   Operation 1663 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1664 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_9, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1664 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1665 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_9, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1665 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1666 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_10"   --->   Operation 1666 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1667 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_10, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1667 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1668 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_10, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1668 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1669 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_11"   --->   Operation 1669 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1670 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_11, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1670 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1671 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_11, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1671 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1672 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_12"   --->   Operation 1672 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1673 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_12, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1673 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1674 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_12, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1674 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1675 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_13"   --->   Operation 1675 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1676 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_13, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1676 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1677 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_13, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1677 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1678 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_14"   --->   Operation 1678 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1679 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_14, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1679 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1680 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_14, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1680 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1681 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %state_15"   --->   Operation 1681 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1682 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_15, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1682 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1683 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %state_15, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 1683 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1684 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 1684 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1685 [1/1] (0.99ns)   --->   "%xor_ln10_76 = xor i32 %add_ln10_76, i32 %or_ln8_75" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1685 'xor' 'xor_ln10_76' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln10_76 = trunc i32 %xor_ln10_76" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1686 'trunc' 'trunc_ln10_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1687 [1/1] (0.00ns)   --->   "%lshr_ln10_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_76, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1687 'partselect' 'lshr_ln10_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1688 [1/1] (0.00ns)   --->   "%or_ln10_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_76, i8 %lshr_ln10_75" [chacha_kernel.cpp:10->chacha_kernel.cpp:30]   --->   Operation 1688 'bitconcatenate' 'or_ln10_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1689 [1/1] (2.70ns)   --->   "%add_ln11_76 = add i32 %or_ln10_75, i32 %add_ln9_76" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1689 'add' 'add_ln11_76' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1690 [1/1] (0.99ns)   --->   "%xor_ln11_76 = xor i32 %add_ln11_76, i32 %or_ln9_75" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1690 'xor' 'xor_ln11_76' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln11_76 = trunc i32 %xor_ln11_76" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1691 'trunc' 'trunc_ln11_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1692 [1/1] (0.00ns)   --->   "%lshr_ln11_75 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_76, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1692 'partselect' 'lshr_ln11_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1693 [1/1] (0.00ns)   --->   "%or_ln11_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_76, i7 %lshr_ln11_75" [chacha_kernel.cpp:11->chacha_kernel.cpp:30]   --->   Operation 1693 'bitconcatenate' 'or_ln11_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1694 [1/1] (0.99ns)   --->   "%xor_ln10_77 = xor i32 %add_ln10_77, i32 %or_ln8_76" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1694 'xor' 'xor_ln10_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln10_77 = trunc i32 %xor_ln10_77" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1695 'trunc' 'trunc_ln10_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1696 [1/1] (0.00ns)   --->   "%lshr_ln10_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_77, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1696 'partselect' 'lshr_ln10_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1697 [1/1] (0.00ns)   --->   "%or_ln10_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_77, i8 %lshr_ln10_76" [chacha_kernel.cpp:10->chacha_kernel.cpp:31]   --->   Operation 1697 'bitconcatenate' 'or_ln10_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1698 [1/1] (2.70ns)   --->   "%add_ln11_77 = add i32 %or_ln10_76, i32 %add_ln9_77" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1698 'add' 'add_ln11_77' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1699 [1/1] (0.99ns)   --->   "%xor_ln11_77 = xor i32 %add_ln11_77, i32 %or_ln9_76" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1699 'xor' 'xor_ln11_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln11_77 = trunc i32 %xor_ln11_77" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1700 'trunc' 'trunc_ln11_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1701 [1/1] (0.00ns)   --->   "%lshr_ln11_76 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_77, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1701 'partselect' 'lshr_ln11_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1702 [1/1] (0.00ns)   --->   "%or_ln11_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_77, i7 %lshr_ln11_76" [chacha_kernel.cpp:11->chacha_kernel.cpp:31]   --->   Operation 1702 'bitconcatenate' 'or_ln11_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1703 [1/1] (0.99ns)   --->   "%xor_ln10_78 = xor i32 %add_ln10_78, i32 %or_ln8_77" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1703 'xor' 'xor_ln10_78' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln10_78 = trunc i32 %xor_ln10_78" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1704 'trunc' 'trunc_ln10_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1705 [1/1] (0.00ns)   --->   "%lshr_ln10_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_78, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1705 'partselect' 'lshr_ln10_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1706 [1/1] (0.00ns)   --->   "%or_ln10_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_78, i8 %lshr_ln10_77" [chacha_kernel.cpp:10->chacha_kernel.cpp:32]   --->   Operation 1706 'bitconcatenate' 'or_ln10_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1707 [1/1] (2.70ns)   --->   "%add_ln11_78 = add i32 %or_ln10_77, i32 %add_ln9_78" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1707 'add' 'add_ln11_78' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1708 [1/1] (0.99ns)   --->   "%xor_ln11_78 = xor i32 %add_ln11_78, i32 %or_ln9_77" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1708 'xor' 'xor_ln11_78' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln11_78 = trunc i32 %xor_ln11_78" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1709 'trunc' 'trunc_ln11_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1710 [1/1] (0.00ns)   --->   "%lshr_ln11_77 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_78, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1710 'partselect' 'lshr_ln11_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1711 [1/1] (0.00ns)   --->   "%or_ln11_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_78, i7 %lshr_ln11_77" [chacha_kernel.cpp:11->chacha_kernel.cpp:32]   --->   Operation 1711 'bitconcatenate' 'or_ln11_77' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1712 [1/1] (0.99ns)   --->   "%xor_ln10_79 = xor i32 %add_ln10_79, i32 %or_ln8_78" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1712 'xor' 'xor_ln10_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln10_79 = trunc i32 %xor_ln10_79" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1713 'trunc' 'trunc_ln10_79' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1714 [1/1] (0.00ns)   --->   "%lshr_ln10_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln10_79, i32 24, i32 31" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1714 'partselect' 'lshr_ln10_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1715 [1/1] (0.00ns)   --->   "%or_ln10_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln10_79, i8 %lshr_ln10_78" [chacha_kernel.cpp:10->chacha_kernel.cpp:33]   --->   Operation 1715 'bitconcatenate' 'or_ln10_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1716 [1/1] (2.70ns)   --->   "%add_ln11_79 = add i32 %or_ln10_78, i32 %add_ln9_79" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1716 'add' 'add_ln11_79' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1717 [1/1] (0.99ns)   --->   "%xor_ln11_79 = xor i32 %add_ln11_79, i32 %or_ln9_78" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1717 'xor' 'xor_ln11_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln11_79 = trunc i32 %xor_ln11_79" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1718 'trunc' 'trunc_ln11_79' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1719 [1/1] (0.00ns)   --->   "%lshr_ln11_78 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %xor_ln11_79, i32 25, i32 31" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1719 'partselect' 'lshr_ln11_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1720 [1/1] (0.00ns)   --->   "%or_ln11_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln11_79, i7 %lshr_ln11_78" [chacha_kernel.cpp:11->chacha_kernel.cpp:33]   --->   Operation 1720 'bitconcatenate' 'or_ln11_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1721 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_4, i32 %or_ln11_78" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1721 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1722 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_0, i32 %add_ln10_76" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1722 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1723 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_12, i32 %or_ln10_76" [chacha_kernel.cpp:8->chacha_kernel.cpp:25]   --->   Operation 1723 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1724 [1/1] (1.00ns)   --->   "%write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_8, i32 %add_ln11_78" [chacha_kernel.cpp:9->chacha_kernel.cpp:25]   --->   Operation 1724 'write' 'write_ln9' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1725 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_5, i32 %or_ln11_75" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1725 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1726 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_1, i32 %add_ln10_77" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1726 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1727 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_13, i32 %or_ln10_77" [chacha_kernel.cpp:8->chacha_kernel.cpp:26]   --->   Operation 1727 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1728 [1/1] (1.00ns)   --->   "%write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_9, i32 %add_ln11_79" [chacha_kernel.cpp:9->chacha_kernel.cpp:26]   --->   Operation 1728 'write' 'write_ln9' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1729 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_6, i32 %or_ln11_76" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1729 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1730 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_2, i32 %add_ln10_78" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1730 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1731 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_14, i32 %or_ln10_78" [chacha_kernel.cpp:8->chacha_kernel.cpp:27]   --->   Operation 1731 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1732 [1/1] (1.00ns)   --->   "%write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_10, i32 %add_ln11_76" [chacha_kernel.cpp:9->chacha_kernel.cpp:27]   --->   Operation 1732 'write' 'write_ln9' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1733 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_7, i32 %or_ln11_77" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1733 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1734 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_3, i32 %add_ln10_79" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1734 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1735 [1/1] (1.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_15, i32 %or_ln10_75" [chacha_kernel.cpp:8->chacha_kernel.cpp:28]   --->   Operation 1735 'write' 'write_ln8' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1736 [1/1] (1.00ns)   --->   "%write_ln9 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %state_11, i32 %add_ln11_77" [chacha_kernel.cpp:9->chacha_kernel.cpp:28]   --->   Operation 1736 'write' 'write_ln9' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 1737 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [chacha_kernel.cpp:35]   --->   Operation 1737 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.697ns
The critical path consists of the following:
	s_axi read operation ('state_5_read', chacha_kernel.cpp:8->chacha_kernel.cpp:26) on port 'state_5' (chacha_kernel.cpp:8->chacha_kernel.cpp:26) [71]  (1.000 ns)
	'add' operation 32 bit ('add_ln8_1', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [103]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_1', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [104]  (0.995 ns)

 <State 2>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_1', chacha_kernel.cpp:9->chacha_kernel.cpp:26) [108]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_1', chacha_kernel.cpp:9->chacha_kernel.cpp:26) [109]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_1', chacha_kernel.cpp:10->chacha_kernel.cpp:26) [113]  (2.702 ns)

 <State 3>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [93]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [94]  (0.995 ns)
	'add' operation 32 bit ('add_ln11', chacha_kernel.cpp:11->chacha_kernel.cpp:25) [98]  (2.702 ns)

 <State 4>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_4', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [163]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_4', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [164]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_4', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [168]  (2.702 ns)

 <State 5>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_5', chacha_kernel.cpp:9->chacha_kernel.cpp:31) [188]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_5', chacha_kernel.cpp:9->chacha_kernel.cpp:31) [189]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_5', chacha_kernel.cpp:10->chacha_kernel.cpp:31) [193]  (2.702 ns)

 <State 6>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_4', chacha_kernel.cpp:11->chacha_kernel.cpp:30) [178]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_4', chacha_kernel.cpp:11->chacha_kernel.cpp:30) [179]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_9', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [263]  (2.702 ns)

 <State 7>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_8', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [243]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_8', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [244]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_8', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [248]  (2.702 ns)

 <State 8>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_9', chacha_kernel.cpp:10->chacha_kernel.cpp:26) [273]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_9', chacha_kernel.cpp:10->chacha_kernel.cpp:26) [274]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_9', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [278]  (2.702 ns)

 <State 9>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_10', chacha_kernel.cpp:11->chacha_kernel.cpp:27) [298]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_10', chacha_kernel.cpp:11->chacha_kernel.cpp:27) [299]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_13', chacha_kernel.cpp:8->chacha_kernel.cpp:31) [343]  (2.702 ns)

 <State 10>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_12', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [328]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_12', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [329]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_12', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [333]  (2.702 ns)

 <State 11>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_13', chacha_kernel.cpp:10->chacha_kernel.cpp:31) [353]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_13', chacha_kernel.cpp:10->chacha_kernel.cpp:31) [354]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_13', chacha_kernel.cpp:11->chacha_kernel.cpp:31) [358]  (2.702 ns)

 <State 12>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_17', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [423]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_17', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [424]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_17', chacha_kernel.cpp:9->chacha_kernel.cpp:26) [428]  (2.702 ns)

 <State 13>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_16', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [408]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_16', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [409]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_16', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [413]  (2.702 ns)

 <State 14>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_17', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [438]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_17', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [439]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_20', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [483]  (2.702 ns)

 <State 15>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_21', chacha_kernel.cpp:8->chacha_kernel.cpp:31) [503]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_21', chacha_kernel.cpp:8->chacha_kernel.cpp:31) [504]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_21', chacha_kernel.cpp:9->chacha_kernel.cpp:31) [508]  (2.702 ns)

 <State 16>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_20', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [493]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_20', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [494]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_20', chacha_kernel.cpp:11->chacha_kernel.cpp:30) [498]  (2.702 ns)

 <State 17>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_23', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [558]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_23', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [559]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_24', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [563]  (2.702 ns)

 <State 18>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_25', chacha_kernel.cpp:9->chacha_kernel.cpp:26) [588]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_25', chacha_kernel.cpp:9->chacha_kernel.cpp:26) [589]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_25', chacha_kernel.cpp:10->chacha_kernel.cpp:26) [593]  (2.702 ns)

 <State 19>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_24', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [573]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_24', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [574]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_24', chacha_kernel.cpp:11->chacha_kernel.cpp:25) [578]  (2.702 ns)

 <State 20>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_28', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [643]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_28', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [644]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_28', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [648]  (2.702 ns)

 <State 21>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_29', chacha_kernel.cpp:9->chacha_kernel.cpp:31) [668]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_29', chacha_kernel.cpp:9->chacha_kernel.cpp:31) [669]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_29', chacha_kernel.cpp:10->chacha_kernel.cpp:31) [673]  (2.702 ns)

 <State 22>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_28', chacha_kernel.cpp:11->chacha_kernel.cpp:30) [658]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_28', chacha_kernel.cpp:11->chacha_kernel.cpp:30) [659]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_33', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [743]  (2.702 ns)

 <State 23>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_32', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [723]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_32', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [724]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_32', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [728]  (2.702 ns)

 <State 24>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_33', chacha_kernel.cpp:10->chacha_kernel.cpp:26) [753]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_33', chacha_kernel.cpp:10->chacha_kernel.cpp:26) [754]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_33', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [758]  (2.702 ns)

 <State 25>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_34', chacha_kernel.cpp:11->chacha_kernel.cpp:27) [778]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_34', chacha_kernel.cpp:11->chacha_kernel.cpp:27) [779]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_37', chacha_kernel.cpp:8->chacha_kernel.cpp:31) [823]  (2.702 ns)

 <State 26>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_36', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [808]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_36', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [809]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_36', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [813]  (2.702 ns)

 <State 27>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_37', chacha_kernel.cpp:10->chacha_kernel.cpp:31) [833]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_37', chacha_kernel.cpp:10->chacha_kernel.cpp:31) [834]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_37', chacha_kernel.cpp:11->chacha_kernel.cpp:31) [838]  (2.702 ns)

 <State 28>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_41', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [903]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_41', chacha_kernel.cpp:8->chacha_kernel.cpp:26) [904]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_41', chacha_kernel.cpp:9->chacha_kernel.cpp:26) [908]  (2.702 ns)

 <State 29>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_40', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [888]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_40', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [889]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_40', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [893]  (2.702 ns)

 <State 30>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_41', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [918]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_41', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [919]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_44', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [963]  (2.702 ns)

 <State 31>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_45', chacha_kernel.cpp:8->chacha_kernel.cpp:31) [983]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_45', chacha_kernel.cpp:8->chacha_kernel.cpp:31) [984]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_45', chacha_kernel.cpp:9->chacha_kernel.cpp:31) [988]  (2.702 ns)

 <State 32>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_46', chacha_kernel.cpp:10->chacha_kernel.cpp:32) [1013]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_46', chacha_kernel.cpp:10->chacha_kernel.cpp:32) [1014]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_46', chacha_kernel.cpp:11->chacha_kernel.cpp:32) [1018]  (2.702 ns)

 <State 33>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_47', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [1038]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_47', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [1039]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_48', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [1043]  (2.702 ns)

 <State 34>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_51', chacha_kernel.cpp:9->chacha_kernel.cpp:28) [1108]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_51', chacha_kernel.cpp:9->chacha_kernel.cpp:28) [1109]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_51', chacha_kernel.cpp:10->chacha_kernel.cpp:28) [1113]  (2.702 ns)

 <State 35>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_48', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [1053]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_48', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [1054]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_48', chacha_kernel.cpp:11->chacha_kernel.cpp:25) [1058]  (2.702 ns)

 <State 36>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_54', chacha_kernel.cpp:8->chacha_kernel.cpp:32) [1163]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_54', chacha_kernel.cpp:8->chacha_kernel.cpp:32) [1164]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_54', chacha_kernel.cpp:9->chacha_kernel.cpp:32) [1168]  (2.702 ns)

 <State 37>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_52', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [1128]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_52', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [1129]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_52', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [1133]  (2.702 ns)

 <State 38>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_54', chacha_kernel.cpp:11->chacha_kernel.cpp:32) [1178]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_54', chacha_kernel.cpp:11->chacha_kernel.cpp:32) [1179]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_59', chacha_kernel.cpp:8->chacha_kernel.cpp:28) [1263]  (2.702 ns)

 <State 39>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_56', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [1203]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_56', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [1204]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_56', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [1208]  (2.702 ns)

 <State 40>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_59', chacha_kernel.cpp:10->chacha_kernel.cpp:28) [1273]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_59', chacha_kernel.cpp:10->chacha_kernel.cpp:28) [1274]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_59', chacha_kernel.cpp:11->chacha_kernel.cpp:28) [1278]  (2.702 ns)

 <State 41>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_57', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [1238]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_57', chacha_kernel.cpp:11->chacha_kernel.cpp:26) [1239]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_60', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [1283]  (2.702 ns)

 <State 42>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_62', chacha_kernel.cpp:9->chacha_kernel.cpp:32) [1328]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_62', chacha_kernel.cpp:9->chacha_kernel.cpp:32) [1329]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_62', chacha_kernel.cpp:10->chacha_kernel.cpp:32) [1333]  (2.702 ns)

 <State 43>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_60', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [1293]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_60', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [1294]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_60', chacha_kernel.cpp:11->chacha_kernel.cpp:30) [1298]  (2.702 ns)

 <State 44>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_67', chacha_kernel.cpp:8->chacha_kernel.cpp:28) [1423]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_67', chacha_kernel.cpp:8->chacha_kernel.cpp:28) [1424]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_67', chacha_kernel.cpp:9->chacha_kernel.cpp:28) [1428]  (2.702 ns)

 <State 45>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_64', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [1368]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_64', chacha_kernel.cpp:9->chacha_kernel.cpp:25) [1369]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_64', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [1373]  (2.702 ns)

 <State 46>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_67', chacha_kernel.cpp:11->chacha_kernel.cpp:28) [1438]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_67', chacha_kernel.cpp:11->chacha_kernel.cpp:28) [1439]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_70', chacha_kernel.cpp:8->chacha_kernel.cpp:32) [1483]  (2.702 ns)

 <State 47>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_68', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [1443]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_68', chacha_kernel.cpp:8->chacha_kernel.cpp:30) [1444]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_68', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [1448]  (2.702 ns)

 <State 48>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_70', chacha_kernel.cpp:10->chacha_kernel.cpp:32) [1493]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_70', chacha_kernel.cpp:10->chacha_kernel.cpp:32) [1494]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_70', chacha_kernel.cpp:11->chacha_kernel.cpp:32) [1498]  (2.702 ns)

 <State 49>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln11_71', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [1518]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_71', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [1519]  (0.995 ns)
	'add' operation 32 bit ('add_ln8_72', chacha_kernel.cpp:8->chacha_kernel.cpp:25) [1523]  (2.702 ns)

 <State 50>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_75', chacha_kernel.cpp:9->chacha_kernel.cpp:28) [1588]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_75', chacha_kernel.cpp:9->chacha_kernel.cpp:28) [1589]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_75', chacha_kernel.cpp:10->chacha_kernel.cpp:28) [1593]  (2.702 ns)

 <State 51>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln10_72', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [1533]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln10_72', chacha_kernel.cpp:10->chacha_kernel.cpp:25) [1534]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_72', chacha_kernel.cpp:11->chacha_kernel.cpp:25) [1538]  (2.702 ns)

 <State 52>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln8_78', chacha_kernel.cpp:8->chacha_kernel.cpp:32) [1643]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln8_78', chacha_kernel.cpp:8->chacha_kernel.cpp:32) [1644]  (0.995 ns)
	'add' operation 32 bit ('add_ln9_78', chacha_kernel.cpp:9->chacha_kernel.cpp:32) [1648]  (2.702 ns)

 <State 53>: 6.399ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln9_76', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [1608]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln9_76', chacha_kernel.cpp:9->chacha_kernel.cpp:30) [1609]  (0.995 ns)
	'add' operation 32 bit ('add_ln10_76', chacha_kernel.cpp:10->chacha_kernel.cpp:30) [1613]  (2.702 ns)

 <State 54>: 5.692ns
The critical path consists of the following:
	'xor' operation 32 bit ('xor_ln10_79', chacha_kernel.cpp:10->chacha_kernel.cpp:33) [1674]  (0.995 ns)
	'add' operation 32 bit ('add_ln11_79', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [1678]  (2.702 ns)
	'xor' operation 32 bit ('xor_ln11_79', chacha_kernel.cpp:11->chacha_kernel.cpp:33) [1679]  (0.995 ns)
	s_axi write operation ('write_ln8', chacha_kernel.cpp:8->chacha_kernel.cpp:25) on port 'state_4' (chacha_kernel.cpp:8->chacha_kernel.cpp:25) [1683]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
