INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/new/Edge_Detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Edge_Detect'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_CH0_EDGE_0/sim/TCH_TDC_OV_CH0_EDGE_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_CH0_EDGE_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/ip/TCH_TDC_OV_Edge_Detect_0_0/sim/TCH_TDC_OV_Edge_Detect_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_Edge_Detect_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.ip_user_files/bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/SCH_IA/SCH_IA.srcs/sources_1/bd/TCH_TDC_OV/hdl/TCH_TDC_OV_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TCH_TDC_OV_wrapper'
