

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun May  2 18:23:10 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     21|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     103|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_126_p2         |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_120_p2        |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  21|           6|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |dir_blk_n_R              |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dir_V_1_1_fu_62          |  32|   0|   32|          0|
    |dir_V_1_2_fu_66          |  32|   0|   32|          0|
    |dir_V_1_fu_58            |  32|   0|   32|          0|
    |i_1_reg_189              |   2|   0|    2|          0|
    |i_fu_54                  |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 103|   0|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1|  return value|
|m_axi_dir_AWVALID   |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWREADY   |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWADDR    |  out|   64|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWID      |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWLEN     |  out|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWSIZE    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWBURST   |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWLOCK    |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWCACHE   |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWPROT    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWQOS     |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWREGION  |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_AWUSER    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WVALID    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WREADY    |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WDATA     |  out|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_WSTRB     |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_WLAST     |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WID       |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_WUSER     |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARVALID   |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARREADY   |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARADDR    |  out|   64|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARID      |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARLEN     |  out|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARSIZE    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARBURST   |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARLOCK    |  out|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARCACHE   |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARPROT    |  out|    3|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARQOS     |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARREGION  |  out|    4|       m_axi|                                            dir|       pointer|
|m_axi_dir_ARUSER    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RVALID    |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RREADY    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RDATA     |   in|   32|       m_axi|                                            dir|       pointer|
|m_axi_dir_RLAST     |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RID       |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RUSER     |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_RRESP     |   in|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_BVALID    |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_BREADY    |  out|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_BRESP     |   in|    2|       m_axi|                                            dir|       pointer|
|m_axi_dir_BID       |   in|    1|       m_axi|                                            dir|       pointer|
|m_axi_dir_BUSER     |   in|    1|       m_axi|                                            dir|       pointer|
|sext_ln15           |   in|   62|     ap_none|                                      sext_ln15|        scalar|
|r_V_2_out           |  out|   32|      ap_vld|                                      r_V_2_out|       pointer|
|r_V_2_out_ap_vld    |  out|    1|      ap_vld|                                      r_V_2_out|       pointer|
|r_V_out             |  out|   32|      ap_vld|                                        r_V_out|       pointer|
|r_V_out_ap_vld      |  out|    1|      ap_vld|                                        r_V_out|       pointer|
|r_V_5_out           |  out|   32|      ap_vld|                                      r_V_5_out|       pointer|
|r_V_5_out_ap_vld    |  out|    1|      ap_vld|                                      r_V_5_out|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dir_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'dir_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dir_V_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'dir_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dir_V_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'dir_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln15"   --->   Operation 9 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i62 %sext_ln15_read"   --->   Operation 10 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dir, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 3, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [raytriangleintersect.cpp:15]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dir_addr = getelementptr i32 %dir, i64 %sext_ln15_cast" [raytriangleintersect.cpp:15]   --->   Operation 15 'getelementptr' 'dir_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.51ns)   --->   "%icmp_ln15 = icmp_eq  i2 %i_1, i2 3" [raytriangleintersect.cpp:15]   --->   Operation 17 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.62ns)   --->   "%add_ln15 = add i2 %i_1, i2 1" [raytriangleintersect.cpp:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split10, void %.exitStub" [raytriangleintersect.cpp:15]   --->   Operation 20 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%switch_ln17 = switch i2 %i_1, void %branch2, i2 0, void %.split10..split1012_crit_edge, i2 1, void %.split10..split1012_crit_edge3" [raytriangleintersect.cpp:17]   --->   Operation 21 'switch' 'switch_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln15 = store i2 %add_ln15, i2 %i" [raytriangleintersect.cpp:15]   --->   Operation 22 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dir_V_1_load = load i32 %dir_V_1"   --->   Operation 32 'load' 'dir_V_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dir_V_1_1_load = load i32 %dir_V_1_1"   --->   Operation 33 'load' 'dir_V_1_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dir_V_1_2_load = load i32 %dir_V_1_2"   --->   Operation 34 'load' 'dir_V_1_2_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_V_2_out, i32 %dir_V_1_2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_V_out, i32 %dir_V_1_1_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_V_5_out, i32 %dir_V_1_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [raytriangleintersect.cpp:15]   --->   Operation 24 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%dir_V_1_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %dir_addr" [raytriangleintersect.cpp:17]   --->   Operation 25 'read' 'dir_V_1_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %dir_V_1_4, i32 %dir_V_1_1" [raytriangleintersect.cpp:17]   --->   Operation 26 'store' 'store_ln17' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split1012" [raytriangleintersect.cpp:17]   --->   Operation 27 'br' 'br_ln17' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %dir_V_1_4, i32 %dir_V_1" [raytriangleintersect.cpp:17]   --->   Operation 28 'store' 'store_ln17' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split1012" [raytriangleintersect.cpp:17]   --->   Operation 29 'br' 'br_ln17' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %dir_V_1_4, i32 %dir_V_1_2" [raytriangleintersect.cpp:17]   --->   Operation 30 'store' 'store_ln17' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split1012" [raytriangleintersect.cpp:17]   --->   Operation 31 'br' 'br_ln17' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dir]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
dir_V_1           (alloca           ) [ 011]
dir_V_1_1         (alloca           ) [ 011]
dir_V_1_2         (alloca           ) [ 011]
sext_ln15_read    (read             ) [ 000]
sext_ln15_cast    (sext             ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 011]
dir_addr          (getelementptr    ) [ 011]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln15         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln15          (add              ) [ 000]
br_ln15           (br               ) [ 000]
switch_ln17       (switch           ) [ 000]
store_ln15        (store            ) [ 000]
br_ln0            (br               ) [ 000]
specloopname_ln15 (specloopname     ) [ 000]
dir_V_1_4         (read             ) [ 000]
store_ln17        (store            ) [ 000]
br_ln17           (br               ) [ 000]
store_ln17        (store            ) [ 000]
br_ln17           (br               ) [ 000]
store_ln17        (store            ) [ 000]
br_ln17           (br               ) [ 000]
dir_V_1_load      (load             ) [ 000]
dir_V_1_1_load    (load             ) [ 000]
dir_V_1_2_load    (load             ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dir">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dir"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_V_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_V_5_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dir_V_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dir_V_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dir_V_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dir_V_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dir_V_1_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dir_V_1_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln15_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="62" slack="0"/>
<pin id="72" dir="0" index="1" bw="62" slack="0"/>
<pin id="73" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dir_V_1_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dir_V_1_4/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln15_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dir_addr_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dir_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln15_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln15_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln15_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln17_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln17_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln17_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="dir_V_1_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dir_V_1_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="dir_V_1_1_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dir_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="dir_V_1_2_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dir_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="171" class="1005" name="dir_V_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dir_V_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="dir_V_1_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dir_V_1_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="dir_V_1_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dir_V_1_2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="dir_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dir_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="70" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="102" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="76" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="76" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="76" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="167"><net_src comp="54" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="174"><net_src comp="58" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="180"><net_src comp="62" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="186"><net_src comp="66" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="192"><net_src comp="111" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="114" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dir | {}
	Port: r_V_2_out | {1 }
	Port: r_V_out | {1 }
	Port: r_V_5_out | {1 }
 - Input state : 
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1 : dir | {2 }
	Port: rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1 : sext_ln15 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		dir_addr : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		switch_ln17 : 2
		store_ln15 : 3
		dir_V_1_load : 1
		dir_V_1_1_load : 1
		dir_V_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln15_fu_126      |    0    |    9    |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln15_fu_120     |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln15_read_read_fu_70 |    0    |    0    |
|          |    dir_V_1_4_read_fu_76   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   write_ln0_write_fu_81   |    0    |    0    |
|   write  |   write_ln0_write_fu_88   |    0    |    0    |
|          |   write_ln0_write_fu_95   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln15_cast_fu_102   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    17   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|dir_V_1_1_reg_177|   32   |
|dir_V_1_2_reg_183|   32   |
| dir_V_1_reg_171 |   32   |
| dir_addr_reg_193|   32   |
|   i_1_reg_189   |    2   |
|    i_reg_164    |    2   |
+-----------------+--------+
|      Total      |   132  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   17   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   132  |    -   |
+-----------+--------+--------+
|   Total   |   132  |   17   |
+-----------+--------+--------+
