

================================================================
== Vitis HLS Report for 'ConvertXY'
================================================================
* Date:           Sun Nov 13 19:24:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        canny
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.319 ns|     6.13 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16395|    16395|  0.164 ms|  0.164 ms|  16395|  16395|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_141_1  |    16393|    16393|        11|          1|          1|  16384|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%xy = alloca i32 1"   --->   Operation 14 'alloca' 'xy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_675, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_225, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %magnitude, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %y_sobel_7, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %y_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %x_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln141 = store i15 0, i15 %xy" [canny/canny.cpp:141]   --->   Operation 22 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc" [canny/canny.cpp:141]   --->   Operation 23 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%xy_3 = load i15 %xy" [canny/canny.cpp:141]   --->   Operation 24 'load' 'xy_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.31ns)   --->   "%icmp_ln141 = icmp_eq  i15 %xy_3, i15 16384" [canny/canny.cpp:141]   --->   Operation 25 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%add_ln141 = add i15 %xy_3, i15 1" [canny/canny.cpp:141]   --->   Operation 27 'add' 'add_ln141' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc.split, void %for.end" [canny/canny.cpp:141]   --->   Operation 28 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 29 [1/1] (1.93ns)   --->   "%pixel_tmp_1_V = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %x_sobel" [canny/canny.cpp:143]   --->   Operation 29 'read' 'pixel_tmp_1_V' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_2 : Operation 30 [1/1] (1.93ns)   --->   "%y_sobel_read = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %y_sobel" [canny/canny.cpp:144]   --->   Operation 30 'read' 'y_sobel_read' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_2 : Operation 31 [1/1] (1.93ns)   --->   "%pixel_tmp_3_V = read i20 @_ssdm_op_Read.ap_fifo.volatile.i20P0A, i20 %y_sobel_7" [canny/canny.cpp:145]   --->   Operation 31 'read' 'pixel_tmp_3_V' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 21846> <FIFO>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln141 = store i15 %add_ln141, i15 %xy" [canny/canny.cpp:141]   --->   Operation 32 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i13 %pixel_tmp_1_V"   --->   Operation 33 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 34 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i20 %pixel_tmp_3_V" [canny/canny.cpp:147]   --->   Operation 35 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i13 %pixel_tmp_1_V" [canny/canny.cpp:147]   --->   Operation 36 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 37 'mul' 'mul_ln147' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 38 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 38 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 39 'mul' 'mul_ln147' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 40 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 40 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i13 %y_sobel_read"   --->   Operation 41 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [3/3] (1.05ns) (grouped into DSP with root node add_ln146)   --->   "%mul_ln146 = mul i26 %sext_ln1494_1, i26 %sext_ln1494_1" [canny/canny.cpp:146]   --->   Operation 42 'mul' 'mul_ln146' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 43 'mul' 'mul_ln147' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 44 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 44 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 45 [2/3] (1.05ns) (grouped into DSP with root node add_ln146)   --->   "%mul_ln146 = mul i26 %sext_ln1494_1, i26 %sext_ln1494_1" [canny/canny.cpp:146]   --->   Operation 45 'mul' 'mul_ln146' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 46 'mul' 'mul_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 47 [1/3] (0.00ns) (grouped into DSP with root node add_ln146)   --->   "%mul_ln146 = mul i26 %sext_ln1494_1, i26 %sext_ln1494_1" [canny/canny.cpp:146]   --->   Operation 47 'mul' 'mul_ln146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 48 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146 = add i26 %mul_ln146, i26 %ret_V" [canny/canny.cpp:146]   --->   Operation 48 'add' 'add_ln146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i26 %ret_V"   --->   Operation 49 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 50 'mul' 'mul_ln148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 51 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 51 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 52 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146 = add i26 %mul_ln146, i26 %ret_V" [canny/canny.cpp:146]   --->   Operation 52 'add' 'add_ln146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 53 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 53 'mul' 'mul_ln148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 54 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 54 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 55 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 55 'mul' 'mul_ln148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 56 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 56 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 57 'mul' 'mul_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 58 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 58 'mul' 'mul_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [canny/canny.cpp:151]   --->   Operation 66 'ret' 'ret_ln151' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.93>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [canny/canny.cpp:142]   --->   Operation 59 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [canny/canny.cpp:141]   --->   Operation 60 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (1.93ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i26P0A, i26 %magnitude, i26 %add_ln146" [canny/canny.cpp:146]   --->   Operation 61 'write' 'write_ln146' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 26> <Depth = 16384> <FIFO>
ST_11 : Operation 62 [1/1] (1.93ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %tangent_y, i32 %mul_ln147" [canny/canny.cpp:147]   --->   Operation 62 'write' 'write_ln147' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_11 : Operation 63 [1/1] (1.93ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %tangent_x_225, i32 %mul_ln148" [canny/canny.cpp:148]   --->   Operation 63 'write' 'write_ln148' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_11 : Operation 64 [1/1] (1.93ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %tangent_x_675, i32 %mul_ln149" [canny/canny.cpp:149]   --->   Operation 64 'write' 'write_ln149' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc" [canny/canny.cpp:141]   --->   Operation 65 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 6.13ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('xy') [8]  (0 ns)
	'load' operation ('xy', canny/canny.cpp:141) on local variable 'xy' [19]  (0 ns)
	'icmp' operation ('icmp_ln141', canny/canny.cpp:141) [20]  (2.32 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	fifo read operation ('pixel_tmp_1.V', canny/canny.cpp:143) on port 'x_sobel' (canny/canny.cpp:143) [27]  (1.94 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('ret.V') [31]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('ret.V') [31]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('ret.V') [31]  (2.15 ns)

 <State 6>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln146', canny/canny.cpp:146) [33]  (1.05 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln148', canny/canny.cpp:148) [41]  (2.15 ns)

 <State 8>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln148', canny/canny.cpp:148) [41]  (2.15 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln148', canny/canny.cpp:148) [41]  (2.15 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.94ns
The critical path consists of the following:
	fifo write operation ('write_ln146', canny/canny.cpp:146) on port 'magnitude' (canny/canny.cpp:146) [35]  (1.94 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
