# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 19
attribute \src "dut.sv:1.1-15.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:2.20-2.21"
  wire width 16 output 1 \x
  attribute \src "dut.sv:4.11-4.12"
  wire width 32 signed \gen.x
  attribute \src "dut.sv:6.9-6.18"
  wire width 32 signed \gen.$fordecl_block$1.x
  attribute \src "dut.sv:14.9-14.9"
  wire width 16 $0\x[15:0]
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $0\gen.x[31:0]
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $0\gen.$fordecl_block$1.x[31:0]$6
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $1\gen.x[31:0]
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $2\gen.x[31:0]
  attribute \src "dut.sv:10.6-10.21"
  wire width 32 signed $add$dut.sv:10$7_Y
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $3\gen.x[31:0]
  attribute \src "dut.sv:10.6-10.21"
  wire width 32 signed $add$dut.sv:10$8_Y
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $4\gen.x[31:0]
  attribute \src "dut.sv:10.6-10.21"
  wire width 32 signed $add$dut.sv:10$9_Y
  attribute \src "dut.sv:5.10-5.10"
  wire width 32 $5\gen.x[31:0]
  attribute \src "dut.sv:10.6-10.21"
  wire width 32 signed $add$dut.sv:10$10_Y
  attribute \src "dut.sv:11.8-11.13"
  wire width 32 signed $mul$dut.sv:11$11_Y
  attribute \src "dut.sv:10.6-10.21"
  cell $add $add$dut.sv:10$7
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $1\gen.x[31:0]
    connect \B 64
    connect \Y $add$dut.sv:10$7_Y
  end
  attribute \src "dut.sv:10.6-10.21"
  cell $add $add$dut.sv:10$8
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $2\gen.x[31:0]
    connect \B 128
    connect \Y $add$dut.sv:10$8_Y
  end
  attribute \src "dut.sv:10.6-10.21"
  cell $add $add$dut.sv:10$9
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\gen.x[31:0]
    connect \B 256
    connect \Y $add$dut.sv:10$9_Y
  end
  attribute \src "dut.sv:10.6-10.21"
  cell $add $add$dut.sv:10$10
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $4\gen.x[31:0]
    connect \B 512
    connect \Y $add$dut.sv:10$10_Y
  end
  attribute \src "dut.sv:11.8-11.13"
  cell $mul $mul$dut.sv:11$11
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $5\gen.x[31:0]
    connect \B 2
    connect \Y $mul$dut.sv:11$11_Y
  end
  attribute \src "dut.sv:14.9-14.9"
  process $proc$dut.sv:14$4
    assign { } { }
    assign $0\x[15:0] \gen.x [15:0]
    sync always
      update \x $0\x[15:0]
  end
  attribute \src "dut.sv:5.10-5.10"
  process $proc$dut.sv:5$5
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\gen.$fordecl_block$1.x[31:0]$6 10
    assign $0\gen.x[31:0] $mul$dut.sv:11$11_Y
    attribute \src "dut.sv:7.5-10.22"
    switch 1'1
    attribute \src "dut.sv:7.9-7.15"
      case 1'1
        assign { } { }
        assign $1\gen.x[31:0] 0
      case 
        assign $1\gen.x[31:0] \gen.x
    end
    attribute \src "dut.sv:7.5-10.22"
    switch 1'0
    attribute \src "dut.sv:9.5-9.9"
      case 
        assign { } { }
        assign $2\gen.x[31:0] $add$dut.sv:10$7_Y
    end
    attribute \src "dut.sv:7.5-10.22"
    switch 1'0
    attribute \src "dut.sv:9.5-9.9"
      case 
        assign { } { }
        assign $3\gen.x[31:0] $add$dut.sv:10$8_Y
    end
    attribute \src "dut.sv:7.5-10.22"
    switch 1'0
    attribute \src "dut.sv:9.5-9.9"
      case 
        assign { } { }
        assign $4\gen.x[31:0] $add$dut.sv:10$9_Y
    end
    attribute \src "dut.sv:7.5-10.22"
    switch 1'0
    attribute \src "dut.sv:9.5-9.9"
      case 
        assign { } { }
        assign $5\gen.x[31:0] $add$dut.sv:10$10_Y
    end
    sync always
      update \gen.x $0\gen.x[31:0]
      update \gen.$fordecl_block$1.x $0\gen.$fordecl_block$1.x[31:0]$6
  end
end
attribute \src "dut.sv:17.1-32.10"
attribute \cells_not_processed 1
module \gold
  attribute \src "dut.sv:18.20-18.21"
  wire width 16 output 1 \x
  attribute \src "dut.sv:20.11-20.12"
  wire width 32 signed \gen.x
  attribute \src "dut.sv:21.11-21.12"
  wire width 32 signed \gen.z
  attribute \src "dut.sv:31.9-31.9"
  wire width 16 $0\x[15:0]
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $0\gen.x[31:0]
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $0\gen.z[31:0]
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $1\gen.x[31:0]
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $2\gen.x[31:0]
  attribute \src "dut.sv:27.6-27.17"
  wire width 32 signed $add$dut.sv:27$14_Y
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $3\gen.x[31:0]
  attribute \src "dut.sv:27.6-27.17"
  wire width 32 signed $add$dut.sv:27$15_Y
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $4\gen.x[31:0]
  attribute \src "dut.sv:27.6-27.17"
  wire width 32 signed $add$dut.sv:27$16_Y
  attribute \src "dut.sv:22.10-22.10"
  wire width 32 $5\gen.x[31:0]
  attribute \src "dut.sv:27.6-27.17"
  wire width 32 signed $add$dut.sv:27$17_Y
  attribute \src "dut.sv:28.8-28.13"
  wire width 32 signed $mul$dut.sv:28$18_Y
  attribute \src "dut.sv:27.6-27.17"
  cell $add $add$dut.sv:27$14
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $1\gen.x[31:0]
    connect \B 64
    connect \Y $add$dut.sv:27$14_Y
  end
  attribute \src "dut.sv:27.6-27.17"
  cell $add $add$dut.sv:27$15
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $2\gen.x[31:0]
    connect \B 128
    connect \Y $add$dut.sv:27$15_Y
  end
  attribute \src "dut.sv:27.6-27.17"
  cell $add $add$dut.sv:27$16
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $3\gen.x[31:0]
    connect \B 256
    connect \Y $add$dut.sv:27$16_Y
  end
  attribute \src "dut.sv:27.6-27.17"
  cell $add $add$dut.sv:27$17
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $4\gen.x[31:0]
    connect \B 512
    connect \Y $add$dut.sv:27$17_Y
  end
  attribute \src "dut.sv:28.8-28.13"
  cell $mul $mul$dut.sv:28$18
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $5\gen.x[31:0]
    connect \B 2
    connect \Y $mul$dut.sv:28$18_Y
  end
  attribute \src "dut.sv:31.9-31.9"
  process $proc$dut.sv:31$12
    assign { } { }
    assign $0\x[15:0] \gen.x [15:0]
    sync always
      update \x $0\x[15:0]
  end
  attribute \src "dut.sv:22.10-22.10"
  process $proc$dut.sv:22$13
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\gen.z[31:0] 10
    assign $0\gen.x[31:0] $mul$dut.sv:28$18_Y
    attribute \src "dut.sv:24.5-27.18"
    switch 1'1
    attribute \src "dut.sv:24.9-24.15"
      case 1'1
        assign { } { }
        assign $1\gen.x[31:0] 0
      case 
        assign $1\gen.x[31:0] \gen.x
    end
    attribute \src "dut.sv:24.5-27.18"
    switch 1'0
    attribute \src "dut.sv:26.5-26.9"
      case 
        assign { } { }
        assign $2\gen.x[31:0] $add$dut.sv:27$14_Y
    end
    attribute \src "dut.sv:24.5-27.18"
    switch 1'0
    attribute \src "dut.sv:26.5-26.9"
      case 
        assign { } { }
        assign $3\gen.x[31:0] $add$dut.sv:27$15_Y
    end
    attribute \src "dut.sv:24.5-27.18"
    switch 1'0
    attribute \src "dut.sv:26.5-26.9"
      case 
        assign { } { }
        assign $4\gen.x[31:0] $add$dut.sv:27$16_Y
    end
    attribute \src "dut.sv:24.5-27.18"
    switch 1'0
    attribute \src "dut.sv:26.5-26.9"
      case 
        assign { } { }
        assign $5\gen.x[31:0] $add$dut.sv:27$17_Y
    end
    sync always
      update \gen.x $0\gen.x[31:0]
      update \gen.z $0\gen.z[31:0]
  end
end
