# Autogenerated CACTI config file
-size (bytes) 502179962
-block size (bytes) 32
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 2
-technology (u) 0.032
-page size (bits) 8192
-burst length 8
-internal prefetch width 2
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-lop"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 340
-cache type "ram"
-tag size (b) "default"
-access mode - "normal"
-design objective 0:2:26:0:100
-deviate 292893:100000:100000:100000:1000000
-NUCAdesign objective 100:81:30:0:50
-NUCAdeviate 347:10000:5985:10000:8934
-Optimize "NONE"
-Cache model - "NUCA"
-NUCA bank count 0
-Wire signalling - "Global_30"
-Wire inside mat - "global"
-Wire outside mat - "global"
-Interconnect projection - "conservative"
-Core count 16
-Cache level - "L3"
