/* Automatically generated by Amaranth 0.4.dev233+g1802f7f. Do not edit. */
/* Debug Verilog generation was disabled. */