# fifo_verilog
design of fifo buffer using verilog
