# Loading project final_exam_testbench
# Compile of micro.vo was successful.
# Compile of final_exam_test_bench.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.final_exam_testbench -L cycloneive_ver -L altera_ver -L altera_mf_ver
# vsim work.final_exam_testbench -L cycloneive_ver -L altera_ver -L altera_mf_ver 
# Start time: 11:52:45 on Dec 13,2018
# Loading work.final_exam_testbench
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /final_exam_testbench File: /home/tck290/engr-ece/CME341/final_exam/micro_final_exam/simulation/modelsim/final_exam_test_bench.v
do final_preamble_wave.do
run -all
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:2706 ps, d:2889 ps, 222 ps );
#    Time: 2889 ps  Iteration: 0  Instance: /final_exam_testbench/micro_1/\prog_mem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
#    
# Accumulator output is 4463 for seed aa at time 310 us
#    
# Accumulator output is 4463 for seed aa at time 630 us
#    
# The exam dependent seed is still 8'HFF. It must be changed when writing the exam.
#    
#    
# ** Note: $stop    : /home/tck290/engr-ece/CME341/final_exam/micro_final_exam/simulation/modelsim/final_exam_test_bench.v(28)
#    Time: 960 us  Iteration: 0  Instance: /final_exam_testbench
# Break in Module final_exam_testbench at /home/tck290/engr-ece/CME341/final_exam/micro_final_exam/simulation/modelsim/final_exam_test_bench.v line 28
# End time: 11:53:22 on Dec 13,2018, Elapsed time: 0:00:37
# Errors: 1, Warnings: 0
