

================================================================
== Vitis HLS Report for 'maxpool'
================================================================
* Date:           Thu Dec 11 00:00:01 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.193 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2871|     2871|  28.710 us|  28.710 us|  2857|  2857|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL_F_POOL_X  |     2869|     2869|        15|          1|          1|  2856|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:56]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [../ecg_cnn.cpp:55]   --->   Operation 19 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln55 = store i4 0, i4 %f" [../ecg_cnn.cpp:55]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln56 = store i9 0, i9 %i" [../ecg_cnn.cpp:56]   --->   Operation 35 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_59_1" [../ecg_cnn.cpp:55]   --->   Operation 36 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [../ecg_cnn.cpp:55]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln55 = icmp_eq  i12 %indvar_flatten_load, i12 2856" [../ecg_cnn.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%add_ln55_1 = add i12 %indvar_flatten_load, i12 1" [../ecg_cnn.cpp:55]   --->   Operation 39 'add' 'add_ln55_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc23, void %for.end25" [../ecg_cnn.cpp:55]   --->   Operation 40 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln55 = store i12 %add_ln55_1, i12 %indvar_flatten" [../ecg_cnn.cpp:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [../ecg_cnn.cpp:56]   --->   Operation 42 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.11ns)   --->   "%icmp_ln56 = icmp_eq  i9 %i_load, i9 357" [../ecg_cnn.cpp:56]   --->   Operation 43 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.08ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i9 0, i9 %i_load" [../ecg_cnn.cpp:55]   --->   Operation 44 'select' 'select_ln55' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [13/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 45 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.11ns)   --->   "%add_ln56 = add i9 %select_ln55, i9 1" [../ecg_cnn.cpp:56]   --->   Operation 46 'add' 'add_ln56' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln56 = store i9 %add_ln56, i9 %i" [../ecg_cnn.cpp:56]   --->   Operation 47 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 48 [12/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 48 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 49 [11/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 49 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.56>
ST_5 : Operation 50 [10/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 50 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 51 [9/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 51 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.56>
ST_7 : Operation 52 [8/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 52 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 53 [7/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 53 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.56>
ST_9 : Operation 54 [6/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 54 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 55 [5/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 55 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 56 [4/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 56 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 57 [3/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 57 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.02>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%f_load = load i4 %f" [../ecg_cnn.cpp:55]   --->   Operation 58 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (1.77ns)   --->   "%add_ln55 = add i4 %f_load, i4 1" [../ecg_cnn.cpp:55]   --->   Operation 59 'add' 'add_ln55' <Predicate = (icmp_ln56)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [1/1] (0.99ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i4 %add_ln55, i4 %f_load" [../ecg_cnn.cpp:55]   --->   Operation 60 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i4 %select_ln55_1" [../ecg_cnn.cpp:55]   --->   Operation 61 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln55_1, i32 1, i32 2" [../ecg_cnn.cpp:55]   --->   Operation 62 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %select_ln55" [../ecg_cnn.cpp:56]   --->   Operation 63 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (5.62ns)   --->   "%mul_ln56 = mul i19 %zext_ln56, i19 820" [../ecg_cnn.cpp:56]   --->   Operation 64 'mul' 'mul_ln56' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln56, i32 12, i32 18" [../ecg_cnn.cpp:64]   --->   Operation 65 'partselect' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [2/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 66 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 0, i2 %lshr_ln" [../ecg_cnn.cpp:58]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i12 %tmp_2" [../ecg_cnn.cpp:58]   --->   Operation 68 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln58" [../ecg_cnn.cpp:58]   --->   Operation 69 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln58" [../ecg_cnn.cpp:58]   --->   Operation 70 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [2/2] (3.25ns)   --->   "%input_0_load = load i12 %input_0_addr" [../ecg_cnn.cpp:58]   --->   Operation 71 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 72 [2/2] (3.25ns)   --->   "%input_1_load = load i12 %input_1_addr" [../ecg_cnn.cpp:58]   --->   Operation 72 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 1, i2 %lshr_ln" [../ecg_cnn.cpp:61]   --->   Operation 73 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i12 %tmp_3" [../ecg_cnn.cpp:61]   --->   Operation 74 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i11 %input_0, i64 0, i64 %zext_ln61" [../ecg_cnn.cpp:61]   --->   Operation 75 'getelementptr' 'input_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i11 %input_1, i64 0, i64 %zext_ln61" [../ecg_cnn.cpp:61]   --->   Operation 76 'getelementptr' 'input_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (3.25ns)   --->   "%input_0_load_1 = load i12 %input_0_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 77 'load' 'input_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 78 [2/2] (3.25ns)   --->   "%input_1_load_1 = load i12 %input_1_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 78 'load' 'input_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %trunc_ln55, void %arrayidx1923.case.0, void %arrayidx1923.case.1" [../ecg_cnn.cpp:64]   --->   Operation 79 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923.exit" [../ecg_cnn.cpp:64]   --->   Operation 80 'br' 'br_ln64' <Predicate = (!trunc_ln55)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923.exit" [../ecg_cnn.cpp:64]   --->   Operation 81 'br' 'br_ln64' <Predicate = (trunc_ln55)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (1.61ns)   --->   "%store_ln55 = store i4 %select_ln55_1, i4 %f" [../ecg_cnn.cpp:55]   --->   Operation 82 'store' 'store_ln55' <Predicate = true> <Delay = 1.61>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_59_1" [../ecg_cnn.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.19>
ST_14 : Operation 84 [1/13] (3.56ns)   --->   "%urem_ln56 = urem i9 %select_ln55, i9 5" [../ecg_cnn.cpp:56]   --->   Operation 84 'urem' 'urem_ln56' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i3 %urem_ln56" [../ecg_cnn.cpp:56]   --->   Operation 85 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_0_load = load i12 %input_0_addr" [../ecg_cnn.cpp:58]   --->   Operation 86 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 87 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_1_load = load i12 %input_1_addr" [../ecg_cnn.cpp:58]   --->   Operation 87 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 88 [1/1] (0.90ns)   --->   "%maxval = select i1 %trunc_ln55, i11 %input_1_load, i11 %input_0_load" [../ecg_cnn.cpp:58]   --->   Operation 88 'select' 'maxval' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 89 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_0_load_1 = load i12 %input_0_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 89 'load' 'input_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 90 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_1_load_1 = load i12 %input_1_addr_1" [../ecg_cnn.cpp:61]   --->   Operation 90 'load' 'input_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2856> <RAM>
ST_14 : Operation 91 [1/1] (0.90ns)   --->   "%v = select i1 %trunc_ln55, i11 %input_1_load_1, i11 %input_0_load_1" [../ecg_cnn.cpp:61]   --->   Operation 91 'select' 'v' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (2.12ns)   --->   "%icmp_ln62 = icmp_ugt  i11 %v, i11 %maxval" [../ecg_cnn.cpp:62]   --->   Operation 92 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.90ns)   --->   "%maxval_2 = select i1 %icmp_ln62, i11 %v, i11 %maxval" [../ecg_cnn.cpp:62]   --->   Operation 93 'select' 'maxval_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (1.68ns)   --->   "%switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_0.case.4, i3 0, void %arrayidx1923_0.case.0, i3 1, void %arrayidx1923_0.case.1, i3 2, void %arrayidx1923_0.case.2, i3 3, void %arrayidx1923_0.case.3" [../ecg_cnn.cpp:64]   --->   Operation 94 'switch' 'switch_ln64' <Predicate = (!trunc_ln55)> <Delay = 1.68>
ST_14 : Operation 95 [1/1] (1.68ns)   --->   "%switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_1.case.4, i3 0, void %arrayidx1923_1.case.0, i3 1, void %arrayidx1923_1.case.1, i3 2, void %arrayidx1923_1.case.2, i3 3, void %arrayidx1923_1.case.3" [../ecg_cnn.cpp:64]   --->   Operation 95 'switch' 'switch_ln64' <Predicate = (trunc_ln55)> <Delay = 1.68>
ST_14 : Operation 131 [1/1] (1.61ns)   --->   "%ret_ln67 = ret" [../ecg_cnn.cpp:67]   --->   Operation 131 'ret' 'ret_ln67' <Predicate = (icmp_ln55)> <Delay = 1.61>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POOL_F_POOL_X_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2856, i64 2856, i64 2856"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:57]   --->   Operation 98 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_cast, i2 %lshr_ln" [../ecg_cnn.cpp:64]   --->   Operation 99 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %tmp_1" [../ecg_cnn.cpp:64]   --->   Operation 100 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr i11 %output_0_0, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 101 'getelementptr' 'output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%output_0_1_addr = getelementptr i11 %output_0_1, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 102 'getelementptr' 'output_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%output_0_2_addr = getelementptr i11 %output_0_2, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 103 'getelementptr' 'output_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%output_0_3_addr = getelementptr i11 %output_0_3, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 104 'getelementptr' 'output_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%output_0_4_addr = getelementptr i11 %output_0_4, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 105 'getelementptr' 'output_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%output_1_0_addr = getelementptr i11 %output_1_0, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 106 'getelementptr' 'output_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%output_1_1_addr = getelementptr i11 %output_1_1, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 107 'getelementptr' 'output_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%output_1_2_addr = getelementptr i11 %output_1_2, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 108 'getelementptr' 'output_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%output_1_3_addr = getelementptr i11 %output_1_3, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 109 'getelementptr' 'output_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%output_1_4_addr = getelementptr i11 %output_1_4, i64 0, i64 %zext_ln64" [../ecg_cnn.cpp:64]   --->   Operation 110 'getelementptr' 'output_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_3_addr" [../ecg_cnn.cpp:64]   --->   Operation 111 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 112 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 3)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_2_addr" [../ecg_cnn.cpp:64]   --->   Operation 113 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 114 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 2)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_1_addr" [../ecg_cnn.cpp:64]   --->   Operation 115 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 116 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 1)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_0_addr" [../ecg_cnn.cpp:64]   --->   Operation 117 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 118 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 == 0)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_0_4_addr" [../ecg_cnn.cpp:64]   --->   Operation 119 'store' 'store_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_0.exit" [../ecg_cnn.cpp:64]   --->   Operation 120 'br' 'br_ln64' <Predicate = (!trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_3_addr" [../ecg_cnn.cpp:64]   --->   Operation 121 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 122 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 3)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_2_addr" [../ecg_cnn.cpp:64]   --->   Operation 123 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 124 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 2)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_1_addr" [../ecg_cnn.cpp:64]   --->   Operation 125 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 126 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 1)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_0_addr" [../ecg_cnn.cpp:64]   --->   Operation 127 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 128 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 == 0)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i11 %maxval_2, i9 %output_1_4_addr" [../ecg_cnn.cpp:64]   --->   Operation 129 'store' 'store_ln64' <Predicate = (trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 288> <RAM>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx1923_1.exit" [../ecg_cnn.cpp:64]   --->   Operation 130 'br' 'br_ln64' <Predicate = (trunc_ln55 & trunc_ln56 != 0 & trunc_ln56 != 1 & trunc_ln56 != 2 & trunc_ln56 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0110000000000000]
f                     (alloca           ) [ 0111111111111100]
indvar_flatten        (alloca           ) [ 0100000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln55            (store            ) [ 0000000000000000]
store_ln56            (store            ) [ 0000000000000000]
br_ln55               (br               ) [ 0000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000]
icmp_ln55             (icmp             ) [ 0111111111111110]
add_ln55_1            (add              ) [ 0000000000000000]
br_ln55               (br               ) [ 0000000000000000]
store_ln55            (store            ) [ 0000000000000000]
i_load                (load             ) [ 0000000000000000]
icmp_ln56             (icmp             ) [ 0101111111111100]
select_ln55           (select           ) [ 0101111111111110]
add_ln56              (add              ) [ 0000000000000000]
store_ln56            (store            ) [ 0000000000000000]
f_load                (load             ) [ 0000000000000000]
add_ln55              (add              ) [ 0000000000000000]
select_ln55_1         (select           ) [ 0000000000000000]
trunc_ln55            (trunc            ) [ 0100000000000111]
lshr_ln               (partselect       ) [ 0100000000000011]
zext_ln56             (zext             ) [ 0000000000000000]
mul_ln56              (mul              ) [ 0000000000000000]
tmp_cast              (partselect       ) [ 0100000000000011]
tmp_2                 (bitconcatenate   ) [ 0000000000000000]
zext_ln58             (zext             ) [ 0000000000000000]
input_0_addr          (getelementptr    ) [ 0100000000000010]
input_1_addr          (getelementptr    ) [ 0100000000000010]
tmp_3                 (bitconcatenate   ) [ 0000000000000000]
zext_ln61             (zext             ) [ 0000000000000000]
input_0_addr_1        (getelementptr    ) [ 0100000000000010]
input_1_addr_1        (getelementptr    ) [ 0100000000000010]
br_ln64               (br               ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln55            (store            ) [ 0000000000000000]
br_ln56               (br               ) [ 0000000000000000]
urem_ln56             (urem             ) [ 0000000000000000]
trunc_ln56            (trunc            ) [ 0100000000000001]
input_0_load          (load             ) [ 0000000000000000]
input_1_load          (load             ) [ 0000000000000000]
maxval                (select           ) [ 0000000000000000]
input_0_load_1        (load             ) [ 0000000000000000]
input_1_load_1        (load             ) [ 0000000000000000]
v                     (select           ) [ 0000000000000000]
icmp_ln62             (icmp             ) [ 0000000000000000]
maxval_2              (select           ) [ 0100000000000001]
switch_ln64           (switch           ) [ 0000000000000000]
switch_ln64           (switch           ) [ 0000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
specpipeline_ln57     (specpipeline     ) [ 0000000000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000000000]
zext_ln64             (zext             ) [ 0000000000000000]
output_0_0_addr       (getelementptr    ) [ 0000000000000000]
output_0_1_addr       (getelementptr    ) [ 0000000000000000]
output_0_2_addr       (getelementptr    ) [ 0000000000000000]
output_0_3_addr       (getelementptr    ) [ 0000000000000000]
output_0_4_addr       (getelementptr    ) [ 0000000000000000]
output_1_0_addr       (getelementptr    ) [ 0000000000000000]
output_1_1_addr       (getelementptr    ) [ 0000000000000000]
output_1_2_addr       (getelementptr    ) [ 0000000000000000]
output_1_3_addr       (getelementptr    ) [ 0000000000000000]
output_1_4_addr       (getelementptr    ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
store_ln64            (store            ) [ 0000000000000000]
br_ln64               (br               ) [ 0000000000000000]
ret_ln67              (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_0_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="POOL_F_POOL_X_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="f_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="11" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
<pin id="130" dir="1" index="7" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/13 input_0_load_1/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="11" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
<pin id="140" dir="1" index="7" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/13 input_1_load_1/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_0_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="input_1_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/13 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_0_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_0_addr/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="output_0_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="9" slack="0"/>
<pin id="169" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_1_addr/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_0_2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_2_addr/15 "/>
</bind>
</comp>

<comp id="179" class="1004" name="output_0_3_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_3_addr/15 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_0_4_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_4_addr/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="output_1_0_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_0_addr/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_1_1_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_1_addr/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="output_1_2_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_2_addr/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="output_1_3_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_3_addr/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="output_1_4_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="9" slack="0"/>
<pin id="225" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_4_addr/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln64_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln64_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln64_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln64_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="1"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln64_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="1"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln64_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="1"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln64_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="1"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln64_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="11" slack="1"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln64_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="11" slack="1"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln64_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="1"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="3" slack="0"/>
<pin id="293" dir="0" index="4" bw="3" slack="0"/>
<pin id="294" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln64/14 switch_ln64/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln55_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln56_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln55_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="12" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln55_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln55_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="1"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln56_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln55_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="9" slack="0"/>
<pin id="347" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln56/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln56_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln56_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="1"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="f_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="12"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln55_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln55_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="11"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln55_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="0" index="3" bw="3" slack="0"/>
<pin id="393" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln56_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="11"/>
<pin id="400" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln56_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="19" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast/13 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="11"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="0" index="3" bw="2" slack="0"/>
<pin id="422" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln58_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/13 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="9" slack="11"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="0" index="3" bw="2" slack="0"/>
<pin id="437" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln61_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln55_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="12"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln56_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="maxval_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="11" slack="0"/>
<pin id="460" dir="0" index="2" bw="11" slack="0"/>
<pin id="461" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxval/14 "/>
</bind>
</comp>

<comp id="464" class="1004" name="v_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="0" index="2" bw="11" slack="0"/>
<pin id="468" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln62_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="maxval_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="11" slack="0"/>
<pin id="480" dir="0" index="2" bw="11" slack="0"/>
<pin id="481" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxval_2/14 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="2"/>
<pin id="488" dir="0" index="2" bw="2" slack="2"/>
<pin id="489" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln64_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/15 "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="512" class="1005" name="f_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln55_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="13"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln56_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="11"/>
<pin id="532" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="535" class="1005" name="select_ln55_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="1"/>
<pin id="537" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="543" class="1005" name="trunc_ln55_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="549" class="1005" name="lshr_ln_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="2"/>
<pin id="551" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_cast_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="2"/>
<pin id="556" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="559" class="1005" name="input_0_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="1"/>
<pin id="561" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="input_1_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="1"/>
<pin id="566" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="input_0_addr_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="1"/>
<pin id="571" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="input_1_addr_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="1"/>
<pin id="576" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln56_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="583" class="1005" name="maxval_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="1"/>
<pin id="585" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="maxval_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="108" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="141"><net_src comp="115" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="142" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="68" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="179" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="172" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="165" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="158" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="186" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="214" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="207" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="200" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="193" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="221" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="298"><net_src comp="78" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="334" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="343" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="368" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="377" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="388" pin="4"/><net_sink comp="417" pin=3"/></net>

<net id="429"><net_src comp="417" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="440"><net_src comp="388" pin="4"/><net_sink comp="432" pin=3"/></net>

<net id="444"><net_src comp="432" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="451"><net_src comp="377" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="351" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="462"><net_src comp="132" pin="7"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="122" pin="7"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="132" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="122" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="457" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="464" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="457" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="485" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="502"><net_src comp="491" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="503"><net_src comp="491" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="504"><net_src comp="491" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="508"><net_src comp="96" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="515"><net_src comp="100" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="522"><net_src comp="104" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="529"><net_src comp="317" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="337" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="538"><net_src comp="343" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="546"><net_src comp="384" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="552"><net_src comp="388" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="557"><net_src comp="407" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="562"><net_src comp="108" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="567"><net_src comp="115" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="572"><net_src comp="142" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="577"><net_src comp="149" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="582"><net_src comp="452" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="477" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="594"><net_src comp="583" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="595"><net_src comp="583" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="596"><net_src comp="583" pin="1"/><net_sink comp="282" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_0 | {15 }
	Port: output_0_1 | {15 }
	Port: output_0_2 | {15 }
	Port: output_0_3 | {15 }
	Port: output_0_4 | {15 }
	Port: output_1_0 | {15 }
	Port: output_1_1 | {15 }
	Port: output_1_2 | {15 }
	Port: output_1_3 | {15 }
	Port: output_1_4 | {15 }
 - Input state : 
	Port: maxpool : input_0 | {13 14 }
	Port: maxpool : input_1 | {13 14 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln55 : 1
		store_ln56 : 1
		indvar_flatten_load : 1
		icmp_ln55 : 2
		add_ln55_1 : 2
		br_ln55 : 3
		store_ln55 : 3
	State 2
		icmp_ln56 : 1
		select_ln55 : 2
		urem_ln56 : 3
		add_ln56 : 3
		store_ln56 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln55 : 1
		select_ln55_1 : 2
		trunc_ln55 : 3
		lshr_ln : 3
		mul_ln56 : 1
		tmp_cast : 2
		tmp_2 : 4
		zext_ln58 : 5
		input_0_addr : 6
		input_1_addr : 6
		input_0_load : 7
		input_1_load : 7
		tmp_3 : 4
		zext_ln61 : 5
		input_0_addr_1 : 6
		input_1_addr_1 : 6
		input_0_load_1 : 7
		input_1_load_1 : 7
		br_ln64 : 4
		store_ln55 : 3
	State 14
		trunc_ln56 : 1
		maxval : 1
		v : 1
		icmp_ln62 : 2
		maxval_2 : 3
		switch_ln64 : 2
		switch_ln64 : 2
	State 15
		zext_ln64 : 1
		output_0_0_addr : 2
		output_0_1_addr : 2
		output_0_2_addr : 2
		output_0_3_addr : 2
		output_0_4_addr : 2
		output_1_0_addr : 2
		output_1_1_addr : 2
		output_1_2_addr : 2
		output_1_3_addr : 2
		output_1_4_addr : 2
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3
		store_ln64 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_351      |    0    |   238   |   160   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln55_fu_317   |    0    |    0    |    19   |
|   icmp   |   icmp_ln56_fu_337   |    0    |    0    |    16   |
|          |   icmp_ln62_fu_471   |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln55_1_fu_323  |    0    |    0    |    19   |
|    add   |    add_ln56_fu_357   |    0    |    0    |    16   |
|          |    add_ln55_fu_371   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln55_fu_343  |    0    |    0    |    9    |
|          | select_ln55_1_fu_377 |    0    |    0    |    4    |
|  select  |     maxval_fu_457    |    0    |    0    |    11   |
|          |       v_fu_464       |    0    |    0    |    11   |
|          |    maxval_2_fu_477   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln56_fu_401   |    1    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|  switch  |      grp_fu_288      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln55_fu_384  |    0    |    0    |    0    |
|          |   trunc_ln56_fu_452  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    lshr_ln_fu_388    |    0    |    0    |    0    |
|          |    tmp_cast_fu_407   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln56_fu_398   |    0    |    0    |    0    |
|   zext   |   zext_ln58_fu_426   |    0    |    0    |    0    |
|          |   zext_ln61_fu_441   |    0    |    0    |    0    |
|          |   zext_ln64_fu_491   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_417     |    0    |    0    |    0    |
|bitconcatenate|     tmp_3_fu_432     |    0    |    0    |    0    |
|          |     tmp_1_fu_485     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   238   |   313   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       f_reg_512      |    4   |
|       i_reg_505      |    9   |
|   icmp_ln55_reg_526  |    1   |
|   icmp_ln56_reg_530  |    1   |
|indvar_flatten_reg_519|   12   |
|input_0_addr_1_reg_569|   12   |
| input_0_addr_reg_559 |   12   |
|input_1_addr_1_reg_574|   12   |
| input_1_addr_reg_564 |   12   |
|    lshr_ln_reg_549   |    2   |
|   maxval_2_reg_583   |   11   |
|  select_ln55_reg_535 |    9   |
|   tmp_cast_reg_554   |    7   |
|  trunc_ln55_reg_543  |    1   |
|  trunc_ln56_reg_579  |    3   |
+----------------------+--------+
|         Total        |   108  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_132 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_351    |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   66   ||   8.05  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   238  |   313  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   45   |
|  Register |    -   |    -   |   108  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   346  |   358  |
+-----------+--------+--------+--------+--------+
