td_be_bound	,	F_24
"of all cache refs"	,	L_16
"of all dTLB cache hits"	,	L_9
td_total_slots	,	F_20
ctxp	,	V_87
exclude_hv	,	V_10
print_l1_icache_misses	,	F_15
"of all LL-cache hits"	,	L_11
PERF_COLOR_RED	,	V_71
retiring	,	V_82
td_fe_bound	,	F_23
runtime_dtlb_cache_stats	,	V_26
evsel_context	,	F_3
runtime_stalled_cycles_front_stats	,	V_18
perf_stat__init_shadow_stats	,	F_1
print_itlb_cache_misses	,	F_17
"retiring"	,	L_28
exclude_user	,	V_8
grc_table	,	V_64
walltime_nsecs_stats	,	V_30
ctx	,	V_4
new_line	,	V_90
fetch_bub	,	V_85
ELISION_START	,	V_46
total2	,	V_88
HW_INSTRUCTIONS	,	V_89
bad_spec	,	V_80
PERF_COUNT_HW_CACHE_L1D	,	V_95
runtime_l1_dcache_stats	,	V_22
HW_CACHE_REFERENCES	,	V_55
exclude_idle	,	V_14
PERF_COUNT_HW_CACHE_L1I	,	V_98
"%8.3f"	,	L_17
perf_evsel	,	V_2
runtime_stalled_cycles_back_stats	,	V_19
HW_CACHE_MISSES	,	V_102
PERF_COUNT_HW_CACHE_OP_READ	,	V_96
"aborted cycles"	,	L_21
sanitize_val	,	F_19
be_bound	,	V_105
perf_stat__reset_shadow_stats	,	F_4
exclude_kernel	,	V_6
CYCLES_IN_TX	,	V_44
sum	,	V_86
HW_CACHE	,	V_56
out	,	V_76
ret_slots	,	V_83
PERF_COLOR_GREEN	,	V_104
"topdown-recovery-bubbles"	,	L_31
runtime_elision_stats	,	V_29
GRC_STALLED_CYCLES_FE	,	V_66
have_frontend_stalled	,	V_1
HW_CPU_CYCLES	,	V_43
perf_stat_evsel__is	,	F_8
TOPDOWN_SLOTS_RETIRED	,	V_49
"backend bound/bad spec"	,	L_32
"stalled cycles per insn"	,	L_14
HW_STALLED_CYCLES_FRONTEND	,	V_52
HW_BRANCH_INSTRUCTIONS	,	V_54
perf_stat__print_shadow_stats	,	F_25
max	,	F_26
PERF_COUNT_HW_CACHE_LL	,	V_101
runtime_ll_cache_stats	,	V_24
CTX_BIT_HOST	,	V_13
SW_CPU_CLOCK	,	V_41
runtime_topdown_slots_issued	,	V_33
"stalled-cycles-frontend"	,	L_2
"%8.1f%%"	,	L_26
"CPUs utilized"	,	L_25
"of all branches"	,	L_6
n	,	V_92
GRC_CACHE_MISSES	,	V_68
HW_STALLED_CYCLES_BACKEND	,	V_53
print_l1_dcache_misses	,	F_14
get_ratio_color	,	F_9
"%8.0f"	,	L_22
have_recovery_bubbles	,	V_107
HARDWARE	,	V_42
runtime_l1_icache_stats	,	V_23
PERF_COLOR_MAGENTA	,	V_72
x	,	V_79
"%7.2f "	,	L_12
"cycles / elision"	,	L_24
TOPDOWN_TOTAL_SLOTS	,	V_47
config	,	V_94
runtime_nsecs_stats	,	V_16
TOPDOWN_SLOTS_ISSUED	,	V_48
ratio	,	V_63
PERF_COUNT_HW_CACHE_DTLB	,	V_99
CTX_BIT_HV	,	V_11
CYCLES_IN_TX_CP	,	V_103
CTX_BIT_IDLE	,	V_15
HW_CACHE_DTLB	,	V_60
TOPDOWN_FETCH_BUBBLES	,	V_50
PERF_TYPE_HW_CACHE	,	V_93
CTX_BIT_USER	,	V_9
"cpu"	,	L_1
runtime_topdown_total_slots	,	V_31
"backend cycles idle"	,	L_5
runtime_topdown_slots_retired	,	V_32
perf_evsel__match	,	F_6
"of all iTLB cache hits"	,	L_10
td_bad_spec	,	F_21
"transactional cycles"	,	L_20
runtime_cacherefs_stats	,	V_21
count	,	V_37
cpu	,	V_38
perf_stat_output_ctx	,	V_75
CTX_BIT_KERNEL	,	V_7
"frontend cycles idle"	,	L_4
"GHz"	,	L_18
unit_buf	,	V_109
pmu_have_event	,	F_2
"of all L1-icache hits"	,	L_8
unit	,	V_108
runtime_cycles_in_tx_stats	,	V_27
"backend bound"	,	L_30
HW_CACHE_ITLB	,	V_61
print_dtlb_cache_misses	,	F_16
"insn per cycle"	,	L_13
name	,	V_106
print_metric_t	,	T_2
print_branch_misses	,	F_13
fe_bound	,	V_84
exclude_host	,	V_12
grc_type	,	V_62
"bad speculation"	,	L_29
TRANSACTION_START	,	V_45
color	,	V_69
"cycles / transaction"	,	L_23
TOPDOWN_RECOVERY_BUBBLES	,	V_51
runtime_cycles_stats	,	V_17
td_retiring	,	F_22
update_stats	,	F_7
PERF_COLOR_YELLOW	,	V_73
perf_stat__update_shadow_stats	,	F_5
"%c/sec"	,	L_33
"Ghz"	,	L_19
print_stalled_cycles_frontend	,	F_10
GRC_MAX_NR	,	V_65
evsel	,	V_3
HW_CACHE_LL	,	V_59
"frontend bound"	,	L_27
total	,	V_77
avg	,	V_74
GRC_STALLED_CYCLES_BE	,	V_67
print_metric	,	V_78
"%8.3f %%"	,	L_15
attr	,	V_5
runtime_topdown_fetch_bubbles	,	V_34
PERF_COLOR_NORMAL	,	V_70
print_stalled_cycles_backend	,	F_12
PERF_COUNT_HW_CACHE_RESULT_MISS	,	V_97
PERF_COUNT_HW_CACHE_ITLB	,	V_100
print_ll_cache_misses	,	F_18
total_slots	,	V_81
counter	,	V_36
HW_CACHE_L1I	,	V_58
SOFTWARE	,	V_39
HW_CACHE_L1D	,	V_57
u64	,	T_1
avg_stats	,	F_11
"%7.2f%%"	,	L_3
HW_BRANCH_MISSES	,	V_91
runtime_itlb_cache_stats	,	V_25
"of all L1-dcache hits"	,	L_7
SW_TASK_CLOCK	,	V_40
runtime_transaction_stats	,	V_28
runtime_topdown_recovery_bubbles	,	V_35
runtime_branches_stats	,	V_20
