# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:08 on Jun 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package CPU_library
# End time: 15:57:08 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:08 on Jun 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CPU_library
# -- Compiling entity ArithmeticLogicUnit
# -- Compiling architecture Behavioral of ArithmeticLogicUnit
# End time: 15:57:08 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:08 on Jun 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CPU_library
# -- Compiling entity ArithmeticLogicUnit_TB
# -- Compiling architecture TB of ArithmeticLogicUnit_TB
# End time: 15:57:08 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  ArithmeticLogicUnit_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" ArithmeticLogicUnit_TB 
# Start time: 15:57:08 on Jun 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu_library
# Loading work.arithmeticlogicunit_tb(tb)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.arithmeticlogicunit(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: No error occured.
#    Time: 2 ns  Iteration: 0  Instance: /arithmeticlogicunit_tb
# End time: 15:57:35 on Jun 10,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
