// Seed: 3866649258
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  or primCall (id_1, id_2, id_4, id_5, id_6, id_7, id_8);
  output wire id_1;
  logic id_4;
  ;
  assign id_1 = 1 ? ~id_4 : id_2;
  id_5 :
  assert property (@(posedge -1) -1)
  else $clog2(97);
  ;
  wire id_7;
  ;
  logic id_8;
  module_0 modCall_1 ();
  assign id_4 = -1'b0;
  wire id_9;
  timeunit 1ps;
endmodule
