# BAUGH-WOOLEY-MULTIPLIER

The Baugh Wooley Multiplier is an efficient way to handle the sign bits. This technique was developed in order to design regular multipliers for 2's complement numbers. 
This repository contains an FPGA implementation of the said multiplier.

ARCHITECTURE:

![image](https://user-images.githubusercontent.com/98668171/199823184-8ceea2c6-b395-4aa3-b15f-737fd598bf7c.png)


IP BLOCK DESIGN:

![image](https://user-images.githubusercontent.com/98668171/199823091-8848731a-f9c7-4b90-b1d2-db1b76d0975c.png)
