#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May  2 19:53:11 2024
# Process ID: 19297
# Current directory: /home/bruno/gitreps/VeSPA/Uart
# Command line: vivado Uart.xpr
# Log file: /home/bruno/gitreps/VeSPA/Uart/vivado.log
# Journal file: /home/bruno/gitreps/VeSPA/Uart/vivado.jou
# Running On: brunoPC, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 8090 MB
#-----------------------------------------------------------
start_gui
open_project Uart.xpr
update_compile_order -fileset sources_1
launch_simulation
source SlaveInterface_Testbench.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SlaveInterfaceTestbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source SlaveInterfaceTestbench.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run all
close_sim
close_sim
