TimeQuest Timing Analyzer report for c4
Mon Nov  4 17:59:55 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'core:CORE|alu[0]'
 14. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'core:CORE|alu[0]'
 17. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Setup: 'core:CORE|alu[0]'
 27. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'core:CORE|alu[0]'
 30. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Setup: 'core:CORE|alu[0]'
 39. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'core:CORE|alu[0]'
 42. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Output Ports
 57. Unconstrained Output Ports
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; c4                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.71        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.0%      ;
;     Processors 3-16        ;   4.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; CLOCK                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { CLOCK }                                            ;
; core:CORE|alu[0]                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { core:CORE|alu[0] }                                 ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 42.47 MHz  ; 42.47 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 195.92 MHz ; 195.92 MHz      ; core:CORE|alu[0]                                 ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -11.272 ; -852.193      ;
; core:CORE|alu[0]                                 ; -4.074  ; -59.152       ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.051   ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.237 ; -0.237        ;
; core:CORE|alu[0]                                 ; -0.115 ; -0.120        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.735  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; core:CORE|alu[0]                                 ; 0.285  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 4.722  ; 0.000         ;
; CLOCK                                            ; 9.934  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 19.691 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+---------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node           ; To Node             ; Launch Clock     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+
; -11.272 ; core:CORE|rot_r[14] ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.885     ; 6.338      ;
; -11.180 ; core:CORE|rot_r[6]  ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.835     ; 6.296      ;
; -11.161 ; core:CORE|rot_r[7]  ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.841     ; 6.271      ;
; -11.068 ; core:CORE|rot_r[6]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.812     ; 6.207      ;
; -11.054 ; core:CORE|rot_r[9]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.803     ; 6.202      ;
; -10.997 ; core:CORE|rot_r[15] ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.841     ; 6.107      ;
; -10.884 ; core:CORE|rot_r[8]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.992     ; 5.843      ;
; -10.855 ; core:CORE|rot_r[13] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.989     ; 5.817      ;
; -10.843 ; core:CORE|alu[0]    ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.476      ; 12.031     ;
; -10.842 ; core:CORE|alu[0]    ; core:CORE|fn.INSTR  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.453      ; 12.007     ;
; -10.833 ; core:CORE|rot_r[0]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.810     ; 5.974      ;
; -10.789 ; core:CORE|rot_r[1]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.999     ; 5.741      ;
; -10.757 ; core:CORE|alu[0]    ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.453      ; 11.922     ;
; -10.691 ; core:CORE|alu[0]    ; core:CORE|fn.START  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.453      ; 11.856     ;
; -10.587 ; core:CORE|rot_r[7]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.818     ; 5.720      ;
; -10.580 ; core:CORE|rot_r[12] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.862     ; 5.669      ;
; -10.566 ; core:CORE|rot_r[11] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.842     ; 5.675      ;
; -10.562 ; core:CORE|rot_r[3]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.998     ; 5.515      ;
; -10.514 ; core:CORE|rot_r[2]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.810     ; 5.655      ;
; -10.513 ; core:CORE|rot_r[11] ; core:CORE|op1[11]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.331     ; 5.133      ;
; -10.508 ; core:CORE|rot_r[14] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.862     ; 5.597      ;
; -10.475 ; core:CORE|rot_r[13] ; core:CORE|op1[13]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.478     ; 4.948      ;
; -10.450 ; core:CORE|rot_r[10] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.863     ; 5.538      ;
; -10.391 ; core:CORE|rot_r[4]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.959     ; 5.383      ;
; -10.342 ; core:CORE|alu[0]    ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.476      ; 12.030     ;
; -10.341 ; core:CORE|alu[0]    ; core:CORE|fn.INSTR  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.453      ; 12.006     ;
; -10.334 ; core:CORE|alu[0]    ; core:CORE|ax[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 11.034     ;
; -10.316 ; core:CORE|rot_r[12] ; core:CORE|op1[12]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.359     ; 4.908      ;
; -10.256 ; core:CORE|alu[0]    ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.453      ; 11.921     ;
; -10.234 ; core:CORE|alu[0]    ; core:CORE|wb[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.467      ; 11.413     ;
; -10.233 ; core:CORE|rot_r[3]  ; core:CORE|op1[3]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.519     ; 4.665      ;
; -10.192 ; core:CORE|rot_r[8]  ; core:CORE|op1[8]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.489     ; 4.654      ;
; -10.190 ; core:CORE|alu[0]    ; core:CORE|fn.START  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.453      ; 11.855     ;
; -10.178 ; core:CORE|rot_r[15] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.818     ; 5.311      ;
; -10.090 ; core:CORE|rot_r[5]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.842     ; 5.199      ;
; -10.080 ; core:CORE|alu[0]    ; core:CORE|flags[0]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.006     ; 10.786     ;
; -10.079 ; core:CORE|alu[0]    ; core:CORE|ax[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 10.779     ;
; -10.034 ; core:CORE|rot_r[10] ; core:CORE|op1[10]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.360     ; 4.625      ;
; -9.958  ; core:CORE|rot_r[15] ; core:CORE|op1[15]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.307     ; 4.602      ;
; -9.833  ; core:CORE|alu[0]    ; core:CORE|ax[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 11.033     ;
; -9.800  ; core:CORE|rot_r[9]  ; core:CORE|op1[9]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.290     ; 4.461      ;
; -9.733  ; core:CORE|alu[0]    ; core:CORE|wb[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.467      ; 11.412     ;
; -9.669  ; core:CORE|rot_r[14] ; core:CORE|op1[14]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.359     ; 4.261      ;
; -9.586  ; core:CORE|alu[0]    ; core:CORE|flags[0]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.006     ; 10.792     ;
; -9.585  ; core:CORE|alu[0]    ; core:CORE|ax[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 10.785     ;
; -9.569  ; core:CORE|alu[0]    ; core:CORE|ax[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 10.269     ;
; -9.547  ; core:CORE|rot_r[2]  ; core:CORE|op1[2]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.331     ; 4.167      ;
; -9.469  ; core:CORE|rot_r[7]  ; core:CORE|op1[7]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.300     ; 4.120      ;
; -9.336  ; core:CORE|alu[0]    ; core:CORE|ax[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.012     ; 10.036     ;
; -9.332  ; core:CORE|rot_r[1]  ; core:CORE|op1[1]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.485     ; 3.798      ;
; -9.142  ; core:CORE|alu[0]    ; core:CORE|ax[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.465      ; 10.319     ;
; -9.084  ; core:CORE|alu[0]    ; core:CORE|flags[7]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.489      ; 10.285     ;
; -9.068  ; core:CORE|alu[0]    ; core:CORE|ax[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 10.268     ;
; -8.941  ; core:CORE|alu[0]    ; core:CORE|ax[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.465      ; 10.118     ;
; -8.897  ; core:CORE|alu[0]    ; core:CORE|ax[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.465      ; 10.074     ;
; -8.894  ; core:CORE|rot_r[5]  ; core:CORE|op1[5]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.331     ; 3.514      ;
; -8.863  ; core:CORE|alu[0]    ; core:CORE|ax[9]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.406      ; 9.981      ;
; -8.835  ; core:CORE|alu[0]    ; core:CORE|ax[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 10.035     ;
; -8.780  ; core:CORE|rot_r[4]  ; core:CORE|op1[4]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.445     ; 3.286      ;
; -8.668  ; core:CORE|rot_r[0]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.797     ; 3.822      ;
; -8.648  ; core:CORE|alu[0]    ; core:CORE|ax[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.465      ; 10.325     ;
; -8.608  ; core:CORE|alu[0]    ; core:CORE|flags[4]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.443      ; 9.763      ;
; -8.583  ; core:CORE|alu[0]    ; core:CORE|flags[7]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.489      ; 10.284     ;
; -8.583  ; core:CORE|rot_r[6]  ; core:CORE|op1[6]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.298     ; 3.236      ;
; -8.576  ; core:CORE|rot_r[0]  ; core:CORE|op1[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.296     ; 3.231      ;
; -8.499  ; core:CORE|rot_r[2]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.797     ; 3.653      ;
; -8.447  ; core:CORE|alu[0]    ; core:CORE|ax[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.465      ; 10.124     ;
; -8.435  ; core:CORE|rot_r[5]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.829     ; 3.557      ;
; -8.403  ; core:CORE|alu[0]    ; core:CORE|ax[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.465      ; 10.080     ;
; -8.381  ; core:CORE|rot_r[3]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.985     ; 3.347      ;
; -8.362  ; core:CORE|alu[0]    ; core:CORE|ax[9]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.406      ; 9.980      ;
; -8.285  ; core:CORE|alu[0]    ; core:CORE|wb[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.437      ; 9.434      ;
; -8.255  ; core:CORE|rot_r[4]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.946     ; 3.260      ;
; -8.252  ; core:CORE|rot_r[6]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.799     ; 3.404      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[1]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[3]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[2]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[5]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[4]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[7]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.174  ; core:CORE|alu[0]    ; core:CORE|ax[0]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.470      ; 9.856      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[1]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[3]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[2]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[5]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[4]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[7]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.152  ; core:CORE|alu[0]    ; core:CORE|ax[0]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 9.334      ;
; -8.114  ; core:CORE|alu[0]    ; core:CORE|flags[4]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.443      ; 9.769      ;
; -8.014  ; core:CORE|rot_r[1]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.986     ; 2.979      ;
; -7.976  ; core:CORE|alu[0]    ; core:CORE|wb[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 9.144      ;
; -7.915  ; core:CORE|alu[0]    ; core:CORE|alu[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.001      ; 8.628      ;
; -7.856  ; core:CORE|alu[0]    ; core:CORE|wb[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.018     ; 8.550      ;
; -7.791  ; core:CORE|alu[0]    ; core:CORE|wb[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.437      ; 9.440      ;
; -7.712  ; core:CORE|rot_r[7]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.805     ; 2.858      ;
; -7.628  ; core:CORE|alu[0]    ; core:CORE|alu[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.001      ; 8.841      ;
; -7.475  ; core:CORE|alu[0]    ; core:CORE|wb[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.456      ; 9.143      ;
; -7.423  ; core:CORE|alu[0]    ; core:CORE|fn.WBACK  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 8.102      ;
+---------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'core:CORE|alu[0]'                                                                                                                  ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node             ; Launch Clock                                     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; -4.074 ; core:CORE|alu[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.592      ; 9.645      ;
; -4.055 ; core:CORE|alu[1]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.599      ; 9.630      ;
; -4.032 ; core:CORE|flags[0] ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.599      ; 9.607      ;
; -4.024 ; core:CORE|op1[0]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.603      ; 9.603      ;
; -3.948 ; core:CORE|op1[15]  ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.599      ; 9.526      ;
; -3.947 ; core:CORE|op1[7]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.767      ; 9.497      ;
; -3.921 ; core:CORE|op1[3]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.633      ; 9.533      ;
; -3.899 ; core:CORE|size     ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.618      ; 9.496      ;
; -3.898 ; core:CORE|alu[1]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.599      ; 9.472      ;
; -3.875 ; core:CORE|flags[0] ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.599      ; 9.449      ;
; -3.867 ; core:CORE|op1[0]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.603      ; 9.445      ;
; -3.816 ; core:CORE|op1[7]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.592      ; 9.387      ;
; -3.776 ; core:CORE|op1[10]  ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.600      ; 9.347      ;
; -3.759 ; core:CORE|op1[4]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.627      ; 9.357      ;
; -3.748 ; core:CORE|op1[9]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.772      ; 9.303      ;
; -3.718 ; core:CORE|op1[6]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.627      ; 9.316      ;
; -3.710 ; core:CORE|op1[2]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.814      ; 9.301      ;
; -3.701 ; core:CORE|op1[6]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.603      ; 9.279      ;
; -3.676 ; core:CORE|size     ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.625      ; 9.277      ;
; -3.662 ; core:CORE|size     ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.611      ; 9.244      ;
; -3.648 ; core:CORE|op1[8]   ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.600      ; 9.219      ;
; -3.631 ; core:CORE|op1[1]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.596      ; 9.206      ;
; -3.624 ; core:CORE|op1[7]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.594      ; 9.204      ;
; -3.619 ; core:CORE|size     ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.793      ; 9.195      ;
; -3.602 ; core:CORE|op1[14]  ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.614      ; 9.192      ;
; -3.602 ; core:CORE|op1[8]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.614      ; 9.191      ;
; -3.570 ; core:CORE|op1[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.596      ; 9.145      ;
; -3.548 ; core:CORE|op1[9]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.647      ; 9.182      ;
; -3.548 ; core:CORE|flags[0] ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.592      ; 9.119      ;
; -3.535 ; core:CORE|op1[13]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 9.159      ;
; -3.531 ; core:CORE|op1[12]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.638      ; 9.141      ;
; -3.530 ; core:CORE|op1[4]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.776      ; 9.426      ;
; -3.527 ; core:CORE|op1[11]  ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 9.163      ;
; -3.520 ; core:CORE|size     ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 9.141      ;
; -3.516 ; core:CORE|op1[15]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 9.141      ;
; -3.501 ; core:CORE|op1[10]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.638      ; 9.111      ;
; -3.459 ; core:CORE|op1[2]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.813      ; 9.392      ;
; -3.441 ; core:CORE|alu[2]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.606      ; 9.023      ;
; -3.402 ; core:CORE|op1[12]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.779      ; 9.294      ;
; -3.400 ; core:CORE|size     ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.668      ; 9.055      ;
; -3.392 ; core:CORE|size     ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.790      ; 9.295      ;
; -3.381 ; core:CORE|op1[5]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.601      ; 8.968      ;
; -3.381 ; core:CORE|size     ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.668      ; 9.025      ;
; -3.376 ; core:CORE|op1[13]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 9.001      ;
; -3.369 ; core:CORE|alu[1]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.767      ; 8.919      ;
; -3.369 ; core:CORE|size     ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.668      ; 9.012      ;
; -3.362 ; core:CORE|op1[0]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.777      ; 8.916      ;
; -3.342 ; core:CORE|op1[11]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 8.966      ;
; -3.335 ; core:CORE|op1[14]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.779      ; 9.227      ;
; -3.326 ; core:CORE|op1[3]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.775      ; 9.218      ;
; -3.292 ; core:CORE|alu[2]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.774      ; 8.849      ;
; -3.284 ; core:CORE|alu[2]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.606      ; 8.865      ;
; -3.283 ; core:CORE|size     ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.625      ; 8.883      ;
; -3.196 ; core:CORE|op1[5]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.741      ; 9.054      ;
; -3.128 ; core:CORE|alu[1]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.642      ; 8.757      ;
; -3.110 ; core:CORE|alu[1]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.642      ; 8.728      ;
; -3.096 ; core:CORE|alu[1]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.642      ; 8.713      ;
; -3.051 ; core:CORE|alu[2]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 8.687      ;
; -3.033 ; core:CORE|alu[2]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 8.658      ;
; -3.019 ; core:CORE|alu[2]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.649      ; 8.643      ;
; -2.968 ; core:CORE|alu[2]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.599      ; 8.546      ;
; -2.052 ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.188      ; 7.864      ;
; -1.842 ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.020      ; 7.678      ;
; -1.811 ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.063      ; 7.702      ;
; -1.793 ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.063      ; 7.673      ;
; -1.779 ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.063      ; 7.658      ;
; -1.749 ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.188      ; 8.061      ;
; -1.597 ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.063      ; 7.988      ;
; -1.579 ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.063      ; 7.959      ;
; -1.577 ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.020      ; 7.913      ;
; -1.566 ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.063      ; 7.945      ;
; -1.439 ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.015      ; 7.281      ;
; -1.398 ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.194      ; 7.210      ;
; -1.357 ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.020      ; 7.194      ;
; -1.324 ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.006      ; 7.142      ;
; -1.314 ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.013      ; 7.147      ;
; -1.311 ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.020      ; 7.648      ;
; -1.267 ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.044      ; 7.123      ;
; -1.249 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.013      ; 7.582      ;
; -1.245 ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.044      ; 7.102      ;
; -1.199 ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.015      ; 7.541      ;
; -1.189 ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.194      ; 7.501      ;
; -1.187 ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.193      ; 7.341      ;
; -1.111 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.185      ; 7.250      ;
; -1.083 ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.006      ; 7.401      ;
; -1.074 ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.013      ; 7.407      ;
; -1.048 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.155      ; 7.161      ;
; -1.041 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 6.013      ; 6.874      ;
; -1.024 ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.044      ; 7.380      ;
; -1.023 ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.044      ; 7.380      ;
; -1.009 ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.193      ; 7.663      ;
; -0.889 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.185      ; 7.528      ;
; -0.731 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 6.155      ; 7.344      ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.051 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 8.760      ;
; 1.051 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 8.760      ;
; 1.052 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.243     ; 8.753      ;
; 1.052 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.230     ; 8.766      ;
; 1.052 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.243     ; 8.753      ;
; 1.053 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 8.759      ;
; 1.078 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.235     ; 8.735      ;
; 1.078 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.235     ; 8.735      ;
; 1.079 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.228     ; 8.741      ;
; 1.259 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.264      ; 9.053      ;
; 1.259 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.264      ; 9.053      ;
; 1.260 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 9.046      ;
; 1.260 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.271      ; 9.059      ;
; 1.260 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 9.046      ;
; 1.261 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.265      ; 9.052      ;
; 1.286 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.266      ; 9.028      ;
; 1.286 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.266      ; 9.028      ;
; 1.287 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.273      ; 9.034      ;
; 1.290 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.265     ; 8.493      ;
; 1.290 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.265     ; 8.493      ;
; 1.291 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 8.486      ;
; 1.291 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.258     ; 8.499      ;
; 1.291 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 8.486      ;
; 1.292 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 8.492      ;
; 1.303 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 8.490      ;
; 1.303 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 8.490      ;
; 1.304 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.248     ; 8.496      ;
; 1.317 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 8.468      ;
; 1.317 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 8.468      ;
; 1.318 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.256     ; 8.474      ;
; 1.340 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.252     ; 8.456      ;
; 1.340 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.252     ; 8.456      ;
; 1.341 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.245     ; 8.462      ;
; 1.474 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.240      ; 8.814      ;
; 1.474 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.240      ; 8.814      ;
; 1.475 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 8.310      ;
; 1.475 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 8.310      ;
; 1.475 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.234      ; 8.807      ;
; 1.475 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.247      ; 8.820      ;
; 1.475 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.234      ; 8.807      ;
; 1.476 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.269     ; 8.303      ;
; 1.476 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.256     ; 8.316      ;
; 1.476 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.269     ; 8.303      ;
; 1.476 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.241      ; 8.813      ;
; 1.477 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.262     ; 8.309      ;
; 1.480 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 8.285      ;
; 1.480 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 8.285      ;
; 1.481 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.276     ; 8.291      ;
; 1.497 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.242     ; 8.309      ;
; 1.497 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.242     ; 8.309      ;
; 1.498 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.248     ; 8.302      ;
; 1.498 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.235     ; 8.315      ;
; 1.498 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.248     ; 8.302      ;
; 1.499 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.241     ; 8.308      ;
; 1.501 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.242      ; 8.789      ;
; 1.501 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.242      ; 8.789      ;
; 1.502 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 8.285      ;
; 1.502 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 8.285      ;
; 1.502 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 8.795      ;
; 1.503 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 8.291      ;
; 1.511 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 8.783      ;
; 1.511 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 8.783      ;
; 1.512 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 8.789      ;
; 1.524 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.240     ; 8.284      ;
; 1.524 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.240     ; 8.284      ;
; 1.525 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.233     ; 8.290      ;
; 1.531 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 8.254      ;
; 1.531 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 8.254      ;
; 1.532 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.269     ; 8.247      ;
; 1.532 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.256     ; 8.260      ;
; 1.532 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.269     ; 8.247      ;
; 1.533 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.262     ; 8.253      ;
; 1.548 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 8.749      ;
; 1.548 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 8.749      ;
; 1.549 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 8.755      ;
; 1.556 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.243     ; 8.249      ;
; 1.556 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.243     ; 8.249      ;
; 1.557 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 8.255      ;
; 1.557 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.247     ; 8.244      ;
; 1.557 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.247     ; 8.244      ;
; 1.558 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.253     ; 8.237      ;
; 1.558 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.240     ; 8.250      ;
; 1.558 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.253     ; 8.237      ;
; 1.558 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 8.229      ;
; 1.558 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 8.229      ;
; 1.559 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 8.243      ;
; 1.559 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 8.235      ;
; 1.579 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.280     ; 8.189      ;
; 1.579 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.280     ; 8.189      ;
; 1.580 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.273     ; 8.195      ;
; 1.584 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.245     ; 8.219      ;
; 1.584 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.245     ; 8.219      ;
; 1.585 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.238     ; 8.225      ;
; 1.618 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.242     ; 8.188      ;
; 1.618 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.242     ; 8.188      ;
; 1.619 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.248     ; 8.181      ;
; 1.619 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.235     ; 8.194      ;
; 1.619 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.248     ; 8.181      ;
; 1.620 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.241     ; 8.187      ;
; 1.621 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a9~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.242     ; 8.185      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.237 ; core:CORE|alu[0]      ; core:CORE|alu[0]      ; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.764      ;
; 0.245  ; core:CORE|alu[0]      ; core:CORE|alu[0]      ; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.428      ; 0.746      ;
; 0.432  ; core:CORE|fn.LOAD     ; core:CORE|fn.LOAD     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; core:CORE|wb[15]      ; core:CORE|wb[15]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; core:CORE|flags[8]    ; core:CORE|flags[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; core:CORE|fn.MODRM    ; core:CORE|fn.MODRM    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; core:CORE|trace_ff    ; core:CORE|trace_ff    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; core:CORE|ea[0]       ; core:CORE|ea[0]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; core:CORE|ea[1]       ; core:CORE|ea[1]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; core:CORE|s1.0100     ; core:CORE|s1.0100     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.435  ; core:CORE|fnext.INTR  ; core:CORE|fnext.INTR  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; core:CORE|ax[9]       ; core:CORE|ax[9]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452  ; core:CORE|alu[2]      ; core:CORE|alu[2]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; core:CORE|alu[1]      ; core:CORE|alu[1]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; core:CORE|imulw       ; core:CORE|imulw       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; core:CORE|sp[0]       ; core:CORE|sp[0]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; core:CORE|diva[31]    ; core:CORE|diva[31]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; core:CORE|over        ; core:CORE|over        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|ip[8]       ; core:CORE|ip[8]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s2.0010     ; core:CORE|s2.0010     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|rep[1]      ; core:CORE|rep[1]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|dir         ; core:CORE|dir         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s2.0001     ; core:CORE|s2.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s2.0111     ; core:CORE|s2.0111     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|fn.UNDEF    ; core:CORE|fn.UNDEF    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|fn.DIV      ; core:CORE|fn.DIV      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|cp          ; core:CORE|cp          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|flags[10]   ; core:CORE|flags[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|we          ; core:CORE|we          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s1.0001     ; core:CORE|s1.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s1.0000     ; core:CORE|s1.0000     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s1.0101     ; core:CORE|s1.0101     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|s1.0011     ; core:CORE|s1.0011     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|modrm[6]    ; core:CORE|modrm[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|modrm[7]    ; core:CORE|modrm[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|modrm[2]    ; core:CORE|modrm[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|modrm[0]    ; core:CORE|modrm[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; core:CORE|modrm[1]    ; core:CORE|modrm[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.460  ; vga:UVGA|X[2]         ; vga:UVGA|ax[2]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.247      ;
; 0.608  ; core:CORE|wb[14]      ; core:CORE|out[6]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 0.961      ;
; 0.703  ; core:CORE|diva[22]    ; core:CORE|diva[26]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.997      ;
; 0.704  ; core:CORE|diva[26]    ; core:CORE|diva[30]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.704  ; core:CORE|diva[19]    ; core:CORE|diva[23]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.705  ; core:CORE|diva[27]    ; core:CORE|diva[31]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.706  ; core:CORE|diva[24]    ; core:CORE|diva[28]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.707  ; core:CORE|diva[18]    ; core:CORE|diva[22]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.001      ;
; 0.722  ; vga:UVGA|X[4]         ; vga:UVGA|ax[4]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.722  ; core:CORE|diva[1]     ; core:CORE|diva[5]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.016      ;
; 0.722  ; core:CORE|diva[2]     ; core:CORE|diva[6]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.016      ;
; 0.723  ; core:CORE|diva[4]     ; core:CORE|diva[8]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.723  ; core:CORE|diva[0]     ; core:CORE|diva[4]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.723  ; core:CORE|diva[7]     ; core:CORE|diva[11]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.723  ; core:CORE|diva[3]     ; core:CORE|diva[7]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.724  ; core:CORE|segment[1]  ; core:CORE|tmp16[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724  ; core:CORE|diva[21]    ; core:CORE|diva[25]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724  ; core:CORE|diva[17]    ; core:CORE|diva[21]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724  ; core:CORE|diva[13]    ; core:CORE|diva[17]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724  ; core:CORE|diva[6]     ; core:CORE|diva[10]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.018      ;
; 0.729  ; core:CORE|diva[12]    ; core:CORE|diva[16]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.023      ;
; 0.730  ; core:CORE|diva[8]     ; core:CORE|diva[12]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.024      ;
; 0.731  ; core:CORE|segment[5]  ; core:CORE|tmp16[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.734  ; core:CORE|segment[3]  ; core:CORE|tmp16[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.027      ;
; 0.747  ; core:CORE|segment[9]  ; core:CORE|tmp16[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; core:CORE|segment[2]  ; core:CORE|tmp16[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748  ; core:CORE|ax[11]      ; core:CORE|flags[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.763  ; vga:UVGA|Y[5]         ; vga:UVGA|Y[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; vga:UVGA|Y[2]         ; vga:UVGA|Y[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; vga:UVGA|Y[1]         ; vga:UVGA|Y[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765  ; vga:UVGA|Y[4]         ; vga:UVGA|Y[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; vga:UVGA|Y[9]         ; vga:UVGA|Y[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770  ; vga:UVGA|X[7]         ; vga:UVGA|X[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; vga:UVGA|X[6]         ; vga:UVGA|X[6]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; vga:UVGA|X[0]         ; vga:UVGA|X[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.773  ; vga:UVGA|X[4]         ; vga:UVGA|X[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.907  ; core:CORE|fnext.START ; core:CORE|fnext.START ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.220      ;
; 0.907  ; core:CORE|s1.0000     ; core:CORE|s1.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.200      ;
; 0.908  ; core:CORE|diva[5]     ; core:CORE|diva[9]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.202      ;
; 0.910  ; core:CORE|si[15]      ; core:CORE|si[15]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.203      ;
; 0.910  ; core:CORE|diva[9]     ; core:CORE|diva[13]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.204      ;
; 0.912  ; core:CORE|segment[15] ; core:CORE|tmp16[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.205      ;
; 0.916  ; vga:UVGA|X[1]         ; vga:UVGA|ax[1]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.209      ;
; 0.918  ; vga:UVGA|X[3]         ; vga:UVGA|ax[3]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.211      ;
; 0.922  ; core:CORE|diva[25]    ; core:CORE|diva[29]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.216      ;
; 0.929  ; core:CORE|diva[23]    ; core:CORE|diva[27]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.223      ;
; 0.948  ; vga:UVGA|Y[3]         ; vga:UVGA|Y[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.949  ; core:CORE|s2.0011     ; core:CORE|s2.0011     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.954  ; vga:UVGA|X[1]         ; vga:UVGA|X[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.247      ;
; 0.956  ; vga:UVGA|X[3]         ; vga:UVGA|X[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 0.960  ; vga:UVGA|X[2]         ; vga:UVGA|X[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.976  ; vga:UVGA|X[6]         ; vga:UVGA|ax[6]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.269      ;
; 0.985  ; vga:UVGA|X[4]         ; vga:UVGA|ax[5]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.278      ;
; 1.115  ; vga:UVGA|X[0]         ; vga:UVGA|X[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.117  ; vga:UVGA|Y[1]         ; vga:UVGA|Y[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124  ; vga:UVGA|X[0]         ; vga:UVGA|X[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124  ; vga:UVGA|Y[2]         ; vga:UVGA|Y[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125  ; vga:UVGA|X[5]         ; vga:UVGA|X[6]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; vga:UVGA|Y[4]         ; vga:UVGA|Y[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.128  ; vga:UVGA|Y[0]         ; vga:UVGA|Y[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.129  ; vga:UVGA|Y[8]         ; vga:UVGA|Y[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.422      ;
; 1.132  ; vga:UVGA|X[6]         ; vga:UVGA|X[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'core:CORE|alu[0]'                                                                                                                   ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node             ; Launch Clock                                     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; -0.115 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.286      ; 6.432      ;
; -0.005 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.465      ; 6.721      ;
; 0.050  ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.435      ; 6.746      ;
; 0.156  ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.435      ; 6.372      ;
; 0.165  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.286      ; 6.712      ;
; 0.179  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.318      ; 6.758      ;
; 0.200  ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.475      ; 6.936      ;
; 0.201  ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.465      ; 6.447      ;
; 0.278  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.279      ; 6.818      ;
; 0.350  ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.318      ; 6.929      ;
; 0.411  ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.474      ; 7.146      ;
; 0.431  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.286      ; 6.498      ;
; 0.433  ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.294      ; 6.988      ;
; 0.436  ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.475      ; 6.692      ;
; 0.453  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.318      ; 6.552      ;
; 0.517  ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.286      ; 6.584      ;
; 0.531  ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.288      ; 7.080      ;
; 0.556  ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.318      ; 6.655      ;
; 0.578  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.279      ; 6.638      ;
; 0.600  ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.294      ; 7.155      ;
; 0.659  ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.474      ; 6.914      ;
; 0.675  ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.338      ; 7.274      ;
; 0.684  ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.294      ; 6.759      ;
; 0.750  ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.468      ; 7.479      ;
; 0.757  ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.294      ; 6.832      ;
; 0.790  ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.338      ; 7.389      ;
; 0.797  ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.288      ; 6.866      ;
; 0.805  ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.339      ; 7.405      ;
; 0.870  ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.468      ; 7.119      ;
; 0.907  ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.338      ; 7.026      ;
; 1.021  ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.338      ; 7.140      ;
; 1.036  ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.339      ; 7.156      ;
; 1.398  ; core:CORE|op1[11]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.351      ; 7.819      ;
; 1.429  ; core:CORE|op1[5]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.448      ; 7.947      ;
; 1.553  ; core:CORE|op1[0]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.485      ; 8.108      ;
; 1.574  ; core:CORE|op1[13]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.351      ; 7.995      ;
; 1.588  ; core:CORE|op1[11]  ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.352      ; 8.010      ;
; 1.597  ; core:CORE|op1[14]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.486      ; 8.153      ;
; 1.604  ; core:CORE|alu[2]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.351      ; 8.025      ;
; 1.611  ; core:CORE|alu[2]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.481      ; 8.162      ;
; 1.623  ; core:CORE|op1[12]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.486      ; 8.179      ;
; 1.623  ; core:CORE|alu[1]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.344      ; 8.037      ;
; 1.640  ; core:CORE|op1[6]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.304      ; 8.014      ;
; 1.678  ; core:CORE|op1[15]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.351      ; 8.099      ;
; 1.681  ; core:CORE|size     ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.325      ; 8.076      ;
; 1.685  ; core:CORE|alu[1]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.474      ; 8.229      ;
; 1.692  ; core:CORE|alu[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.292      ; 8.054      ;
; 1.718  ; core:CORE|op1[3]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.480      ; 8.268      ;
; 1.719  ; core:CORE|alu[2]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.351      ; 8.140      ;
; 1.729  ; core:CORE|alu[2]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.307      ; 8.106      ;
; 1.731  ; core:CORE|op1[9]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.479      ; 8.280      ;
; 1.734  ; core:CORE|alu[2]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.352      ; 8.156      ;
; 1.738  ; core:CORE|alu[1]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.344      ; 8.152      ;
; 1.753  ; core:CORE|alu[1]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.345      ; 8.168      ;
; 1.756  ; core:CORE|op1[5]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.301      ; 8.127      ;
; 1.780  ; core:CORE|flags[0] ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.292      ; 8.142      ;
; 1.800  ; core:CORE|alu[2]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.299      ; 8.169      ;
; 1.815  ; core:CORE|size     ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.369      ; 8.254      ;
; 1.817  ; core:CORE|size     ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.496      ; 8.383      ;
; 1.828  ; core:CORE|size     ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.499      ; 8.397      ;
; 1.837  ; core:CORE|op1[10]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.339      ; 8.246      ;
; 1.839  ; core:CORE|op1[8]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.315      ; 8.224      ;
; 1.848  ; core:CORE|op1[9]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.350      ; 8.268      ;
; 1.873  ; core:CORE|op1[1]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.296      ; 8.239      ;
; 1.875  ; core:CORE|op1[14]  ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.315      ; 8.260      ;
; 1.881  ; core:CORE|op1[2]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.520      ; 8.471      ;
; 1.882  ; core:CORE|op1[13]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.351      ; 8.303      ;
; 1.903  ; core:CORE|op1[4]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.328      ; 8.301      ;
; 1.906  ; core:CORE|op1[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.296      ; 8.272      ;
; 1.925  ; core:CORE|op1[8]   ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.300      ; 8.295      ;
; 1.929  ; core:CORE|size     ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.369      ; 8.368      ;
; 1.937  ; core:CORE|alu[2]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.307      ; 8.314      ;
; 1.944  ; core:CORE|size     ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.370      ; 8.384      ;
; 1.958  ; core:CORE|op1[10]  ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.300      ; 8.328      ;
; 1.972  ; core:CORE|alu[1]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.300      ; 8.342      ;
; 1.975  ; core:CORE|op1[0]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.304      ; 8.349      ;
; 1.978  ; core:CORE|op1[12]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.339      ; 8.387      ;
; 1.992  ; core:CORE|op1[6]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.328      ; 8.390      ;
; 1.997  ; core:CORE|op1[7]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.474      ; 8.541      ;
; 2.037  ; core:CORE|op1[4]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.484      ; 8.591      ;
; 2.041  ; core:CORE|flags[0] ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.300      ; 8.411      ;
; 2.066  ; core:CORE|op1[7]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.292      ; 8.428      ;
; 2.090  ; core:CORE|size     ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.317      ; 8.477      ;
; 2.094  ; core:CORE|op1[15]  ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.299      ; 8.463      ;
; 2.120  ; core:CORE|op1[7]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.294      ; 8.484      ;
; 2.143  ; core:CORE|size     ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.349      ; 8.562      ;
; 2.145  ; core:CORE|op1[2]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.519      ; 8.734      ;
; 2.173  ; core:CORE|size     ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.325      ; 8.568      ;
; 2.180  ; core:CORE|alu[1]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.300      ; 8.550      ;
; 2.183  ; core:CORE|op1[0]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.304      ; 8.557      ;
; 2.195  ; core:CORE|size     ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.310      ; 8.575      ;
; 2.243  ; core:CORE|op1[3]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.331      ; 8.644      ;
; 2.249  ; core:CORE|flags[0] ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.300      ; 8.619      ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.735 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.512      ;
; 0.742 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.519      ;
; 0.750 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.515      ;
; 0.798 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.563      ;
; 0.807 ; vga:UVGA|ax[14]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_b[1]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.224      ;
; 0.887 ; vga:UVGA|ax[13]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_b[0]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.304      ;
; 0.922 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.691      ;
; 0.926 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.695      ;
; 0.953 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a27~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 1.815      ;
; 0.957 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.726      ;
; 0.957 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.730      ;
; 0.972 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.740      ;
; 0.978 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.746      ;
; 0.979 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.745      ;
; 0.999 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.768      ;
; 1.000 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.773      ;
; 1.005 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.766      ;
; 1.009 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.782      ;
; 1.016 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.784      ;
; 1.019 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.792      ;
; 1.022 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.795      ;
; 1.025 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.802      ;
; 1.026 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.799      ;
; 1.026 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.799      ;
; 1.028 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.794      ;
; 1.036 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.797      ;
; 1.041 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.814      ;
; 1.045 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.818      ;
; 1.045 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.818      ;
; 1.050 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.827      ;
; 1.052 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.829      ;
; 1.054 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.819      ;
; 1.057 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.829      ;
; 1.057 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.830      ;
; 1.057 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.834      ;
; 1.058 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.819      ;
; 1.059 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.824      ;
; 1.060 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.821      ;
; 1.060 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.826      ;
; 1.061 ; core:CORE|out[7] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 1.924      ;
; 1.062 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.826      ;
; 1.067 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.828      ;
; 1.070 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.839      ;
; 1.072 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.844      ;
; 1.073 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.841      ;
; 1.077 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.843      ;
; 1.080 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.848      ;
; 1.080 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.841      ;
; 1.081 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.853      ;
; 1.082 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 1.849      ;
; 1.083 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.847      ;
; 1.084 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.850      ;
; 1.084 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.852      ;
; 1.090 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.854      ;
; 1.093 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a8~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 1.946      ;
; 1.093 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.858      ;
; 1.094 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.858      ;
; 1.096 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.861      ;
; 1.098 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.871      ;
; 1.101 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.869      ;
; 1.102 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a0~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.585      ; 1.961      ;
; 1.104 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.870      ;
; 1.123 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.891      ;
; 1.133 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 1.978      ;
; 1.145 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 1.912      ;
; 1.146 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 1.918      ;
; 1.147 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.912      ;
; 1.169 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 1.936      ;
; 1.171 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.937      ;
; 1.251 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a11~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 2.113      ;
; 1.259 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 2.021      ;
; 1.260 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 2.028      ;
; 1.269 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 2.030      ;
; 1.270 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 2.032      ;
; 1.284 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.053      ;
; 1.285 ; vga:UVGA|ax[2]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.579      ;
; 1.289 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.058      ;
; 1.301 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.070      ;
; 1.303 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 2.066      ;
; 1.314 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a3~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 2.172      ;
; 1.316 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 2.089      ;
; 1.345 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 2.113      ;
; 1.346 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 2.119      ;
; 1.346 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.115      ;
; 1.348 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.117      ;
; 1.349 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 2.122      ;
; 1.350 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 2.118      ;
; 1.358 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 2.130      ;
; 1.366 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 2.128      ;
; 1.371 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 2.144      ;
; 1.379 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 2.145      ;
; 1.382 ; core:CORE|out[5] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a21~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 2.217      ;
; 1.385 ; core:CORE|out[1] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a1~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.761      ;
; 1.387 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 2.156      ;
; 1.388 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 2.149      ;
; 1.388 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 2.161      ;
; 1.396 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 2.168      ;
; 1.396 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 2.173      ;
; 1.396 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 2.169      ;
; 1.398 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.498      ; 2.170      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 45.04 MHz  ; 45.04 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 222.52 MHz ; 222.52 MHz      ; core:CORE|alu[0]                                 ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -10.507 ; -702.879      ;
; core:CORE|alu[0]                                 ; -4.102  ; -59.050       ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.752   ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.349 ; -0.349        ;
; core:CORE|alu[0]                                 ; -0.254 ; -0.480        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.684  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; core:CORE|alu[0]                                 ; 0.004  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 4.720  ; 0.000         ;
; CLOCK                                            ; 9.943  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 19.661 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+---------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node           ; To Node             ; Launch Clock     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+
; -10.507 ; core:CORE|rot_r[14] ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.404     ; 6.055      ;
; -10.435 ; core:CORE|rot_r[6]  ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.364     ; 6.023      ;
; -10.355 ; core:CORE|rot_r[7]  ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.366     ; 5.941      ;
; -10.228 ; core:CORE|rot_r[9]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.341     ; 5.839      ;
; -10.222 ; core:CORE|rot_r[15] ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.366     ; 5.808      ;
; -10.189 ; core:CORE|rot_r[6]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.348     ; 5.793      ;
; -10.070 ; core:CORE|rot_r[8]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.512     ; 5.510      ;
; -10.053 ; core:CORE|rot_r[13] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.508     ; 5.497      ;
; -9.954  ; core:CORE|alu[0]    ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.572      ; 11.218     ;
; -9.925  ; core:CORE|rot_r[0]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.345     ; 5.532      ;
; -9.916  ; core:CORE|alu[0]    ; core:CORE|fn.INSTR  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.552      ; 11.160     ;
; -9.913  ; core:CORE|rot_r[1]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.518     ; 5.347      ;
; -9.847  ; core:CORE|alu[0]    ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.556      ; 11.095     ;
; -9.799  ; core:CORE|rot_r[12] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.388     ; 5.363      ;
; -9.792  ; core:CORE|rot_r[11] ; core:CORE|op1[11]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.828     ; 4.916      ;
; -9.787  ; core:CORE|alu[0]    ; core:CORE|fn.START  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.552      ; 11.031     ;
; -9.785  ; core:CORE|rot_r[11] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.373     ; 5.364      ;
; -9.748  ; core:CORE|rot_r[7]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.350     ; 5.350      ;
; -9.731  ; core:CORE|rot_r[13] ; core:CORE|op1[13]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.963     ; 4.720      ;
; -9.708  ; core:CORE|rot_r[3]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.517     ; 5.143      ;
; -9.679  ; core:CORE|rot_r[10] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.389     ; 5.242      ;
; -9.660  ; core:CORE|rot_r[14] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.388     ; 5.224      ;
; -9.646  ; core:CORE|rot_r[2]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.346     ; 5.252      ;
; -9.598  ; core:CORE|rot_r[12] ; core:CORE|op1[12]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.850     ; 4.700      ;
; -9.517  ; core:CORE|rot_r[4]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.484     ; 4.985      ;
; -9.509  ; core:CORE|alu[0]    ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.572      ; 11.273     ;
; -9.508  ; core:CORE|rot_r[3]  ; core:CORE|op1[3]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.002     ; 4.458      ;
; -9.501  ; core:CORE|alu[0]    ; core:CORE|ax[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 10.311     ;
; -9.491  ; core:CORE|rot_r[8]  ; core:CORE|op1[8]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.974     ; 4.469      ;
; -9.471  ; core:CORE|alu[0]    ; core:CORE|fn.INSTR  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.552      ; 11.215     ;
; -9.402  ; core:CORE|alu[0]    ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.556      ; 11.150     ;
; -9.390  ; core:CORE|rot_r[15] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.350     ; 4.992      ;
; -9.364  ; core:CORE|alu[0]    ; core:CORE|wb[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.567      ; 10.623     ;
; -9.342  ; core:CORE|alu[0]    ; core:CORE|fn.START  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.552      ; 11.086     ;
; -9.332  ; core:CORE|alu[0]    ; core:CORE|flags[0]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.123      ; 10.147     ;
; -9.326  ; core:CORE|alu[0]    ; core:CORE|ax[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 10.136     ;
; -9.324  ; core:CORE|rot_r[10] ; core:CORE|op1[10]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.851     ; 4.425      ;
; -9.271  ; core:CORE|rot_r[5]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.373     ; 4.850      ;
; -9.268  ; core:CORE|rot_r[15] ; core:CORE|op1[15]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.805     ; 4.415      ;
; -9.056  ; core:CORE|alu[0]    ; core:CORE|ax[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.118      ; 10.366     ;
; -9.052  ; core:CORE|rot_r[9]  ; core:CORE|op1[9]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.793     ; 4.211      ;
; -8.993  ; core:CORE|rot_r[14] ; core:CORE|op1[14]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.850     ; 4.095      ;
; -8.919  ; core:CORE|alu[0]    ; core:CORE|wb[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.567      ; 10.678     ;
; -8.893  ; core:CORE|alu[0]    ; core:CORE|flags[0]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.123      ; 10.208     ;
; -8.887  ; core:CORE|alu[0]    ; core:CORE|ax[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.118      ; 10.197     ;
; -8.805  ; core:CORE|rot_r[2]  ; core:CORE|op1[2]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.831     ; 3.926      ;
; -8.787  ; core:CORE|rot_r[7]  ; core:CORE|op1[7]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.799     ; 3.940      ;
; -8.755  ; core:CORE|alu[0]    ; core:CORE|ax[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 9.567      ;
; -8.604  ; core:CORE|rot_r[1]  ; core:CORE|op1[1]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.972     ; 3.584      ;
; -8.584  ; core:CORE|alu[0]    ; core:CORE|ax[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 9.394      ;
; -8.371  ; core:CORE|alu[0]    ; core:CORE|ax[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.566      ; 9.629      ;
; -8.310  ; core:CORE|alu[0]    ; core:CORE|ax[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.120      ; 9.622      ;
; -8.307  ; core:CORE|alu[0]    ; core:CORE|flags[7]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.588      ; 9.587      ;
; -8.248  ; core:CORE|rot_r[5]  ; core:CORE|op1[5]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.829     ; 3.371      ;
; -8.209  ; core:CORE|alu[0]    ; core:CORE|ax[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.566      ; 9.467      ;
; -8.196  ; core:CORE|alu[0]    ; core:CORE|ax[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.566      ; 9.454      ;
; -8.139  ; core:CORE|alu[0]    ; core:CORE|ax[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.118      ; 9.449      ;
; -8.120  ; core:CORE|alu[0]    ; core:CORE|ax[9]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.507      ; 9.319      ;
; -8.113  ; core:CORE|rot_r[4]  ; core:CORE|op1[4]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.938     ; 3.127      ;
; -7.992  ; core:CORE|rot_r[0]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.329     ; 3.615      ;
; -7.946  ; core:CORE|alu[0]    ; core:CORE|flags[4]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.543      ; 9.181      ;
; -7.943  ; core:CORE|rot_r[6]  ; core:CORE|op1[6]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.802     ; 3.093      ;
; -7.932  ; core:CORE|alu[0]    ; core:CORE|ax[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.566      ; 9.690      ;
; -7.870  ; core:CORE|rot_r[0]  ; core:CORE|op1[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.799     ; 3.023      ;
; -7.862  ; core:CORE|alu[0]    ; core:CORE|flags[7]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.588      ; 9.642      ;
; -7.820  ; core:CORE|rot_r[2]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.330     ; 3.442      ;
; -7.770  ; core:CORE|alu[0]    ; core:CORE|ax[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.566      ; 9.528      ;
; -7.757  ; core:CORE|alu[0]    ; core:CORE|ax[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.566      ; 9.515      ;
; -7.736  ; core:CORE|rot_r[5]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.357     ; 3.331      ;
; -7.681  ; core:CORE|rot_r[3]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.501     ; 3.132      ;
; -7.675  ; core:CORE|alu[0]    ; core:CORE|ax[9]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.507      ; 9.374      ;
; -7.669  ; core:CORE|alu[0]    ; core:CORE|wb[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.540      ; 8.901      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[1]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[3]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[2]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[5]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[4]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[7]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.661  ; core:CORE|alu[0]    ; core:CORE|ax[0]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.574      ; 9.427      ;
; -7.609  ; core:CORE|rot_r[6]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.332     ; 3.229      ;
; -7.598  ; core:CORE|rot_r[4]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.468     ; 3.082      ;
; -7.507  ; core:CORE|alu[0]    ; core:CORE|flags[4]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.543      ; 9.242      ;
; -7.433  ; core:CORE|alu[0]    ; core:CORE|ax[1]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.699      ;
; -7.375  ; core:CORE|rot_r[1]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.502     ; 2.825      ;
; -7.252  ; core:CORE|alu[0]    ; core:CORE|wb[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 8.502      ;
; -7.230  ; core:CORE|alu[0]    ; core:CORE|wb[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.540      ; 8.962      ;
; -7.223  ; core:CORE|alu[0]    ; core:CORE|alu[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.131      ; 8.046      ;
; -7.169  ; core:CORE|alu[0]    ; core:CORE|wb[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.111      ; 7.972      ;
; -7.156  ; core:CORE|alu[0]    ; core:CORE|alu[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.131      ; 8.479      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[3]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[2]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[5]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[4]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[7]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.116  ; core:CORE|alu[0]    ; core:CORE|ax[0]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.574      ; 8.382      ;
; -7.056  ; core:CORE|rot_r[7]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.334     ; 2.674      ;
; -6.820  ; core:CORE|alu[0]    ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.588      ; 8.100      ;
; -6.807  ; core:CORE|alu[0]    ; core:CORE|wb[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.558      ; 8.557      ;
+---------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'core:CORE|alu[0]'                                                                                                                   ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node             ; Launch Clock                                     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; -4.102 ; core:CORE|alu[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.160      ; 9.313      ;
; -4.034 ; core:CORE|alu[1]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.165      ; 9.246      ;
; -3.997 ; core:CORE|op1[0]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.171      ; 9.215      ;
; -3.996 ; core:CORE|flags[0] ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.165      ; 9.208      ;
; -3.974 ; core:CORE|op1[15]  ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.167      ; 9.192      ;
; -3.925 ; core:CORE|size     ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.183      ; 9.159      ;
; -3.914 ; core:CORE|alu[1]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.165      ; 9.125      ;
; -3.877 ; core:CORE|op1[0]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.171      ; 9.094      ;
; -3.876 ; core:CORE|flags[0] ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.165      ; 9.087      ;
; -3.860 ; core:CORE|op1[7]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.320      ; 9.049      ;
; -3.843 ; core:CORE|op1[3]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.198      ; 9.092      ;
; -3.811 ; core:CORE|op1[7]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.160      ; 9.022      ;
; -3.792 ; core:CORE|op1[9]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.323      ; 8.984      ;
; -3.748 ; core:CORE|op1[4]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.192      ; 8.983      ;
; -3.744 ; core:CORE|op1[6]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.171      ; 8.961      ;
; -3.731 ; core:CORE|op1[10]  ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.169      ; 8.943      ;
; -3.723 ; core:CORE|op1[6]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.192      ; 8.958      ;
; -3.668 ; core:CORE|op1[2]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.364      ; 8.898      ;
; -3.667 ; core:CORE|op1[1]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.166      ; 8.884      ;
; -3.653 ; core:CORE|size     ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.188      ; 8.888      ;
; -3.643 ; core:CORE|size     ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.178      ; 8.864      ;
; -3.623 ; core:CORE|size     ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.343      ; 8.835      ;
; -3.607 ; core:CORE|op1[11]  ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.208      ; 8.872      ;
; -3.596 ; core:CORE|op1[8]   ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.169      ; 8.808      ;
; -3.594 ; core:CORE|op1[7]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.162      ; 8.813      ;
; -3.594 ; core:CORE|op1[9]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.204      ; 8.855      ;
; -3.589 ; core:CORE|op1[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.166      ; 8.806      ;
; -3.588 ; core:CORE|op1[14]  ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.179      ; 8.814      ;
; -3.580 ; core:CORE|flags[0] ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.160      ; 8.791      ;
; -3.577 ; core:CORE|op1[8]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.179      ; 8.802      ;
; -3.568 ; core:CORE|op1[13]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.208      ; 8.823      ;
; -3.537 ; core:CORE|op1[4]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.331      ; 9.046      ;
; -3.527 ; core:CORE|op1[15]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.208      ; 8.782      ;
; -3.518 ; core:CORE|op1[12]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.200      ; 8.763      ;
; -3.495 ; core:CORE|size     ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.209      ; 8.749      ;
; -3.482 ; core:CORE|op1[10]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.200      ; 8.727      ;
; -3.464 ; core:CORE|op1[5]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.170      ; 8.691      ;
; -3.462 ; core:CORE|op1[12]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.330      ; 8.963      ;
; -3.446 ; core:CORE|size     ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.339      ; 8.956      ;
; -3.433 ; core:CORE|op1[11]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.208      ; 8.688      ;
; -3.431 ; core:CORE|op1[13]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.208      ; 8.686      ;
; -3.422 ; core:CORE|op1[2]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.363      ; 8.963      ;
; -3.401 ; core:CORE|op1[0]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.332      ; 8.599      ;
; -3.401 ; core:CORE|size     ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.224      ; 8.672      ;
; -3.400 ; core:CORE|size     ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.224      ; 8.681      ;
; -3.383 ; core:CORE|op1[14]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.330      ; 8.884      ;
; -3.375 ; core:CORE|size     ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.224      ; 8.646      ;
; -3.337 ; core:CORE|op1[5]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.301      ; 8.813      ;
; -3.287 ; core:CORE|op1[3]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.331      ; 8.793      ;
; -3.259 ; core:CORE|alu[2]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.170      ; 8.476      ;
; -3.247 ; core:CORE|alu[1]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.320      ; 8.436      ;
; -3.167 ; core:CORE|alu[2]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.325      ; 8.361      ;
; -3.139 ; core:CORE|alu[2]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.170      ; 8.355      ;
; -3.105 ; core:CORE|size     ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.188      ; 8.339      ;
; -3.008 ; core:CORE|alu[1]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.201      ; 8.256      ;
; -3.007 ; core:CORE|alu[1]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.201      ; 8.265      ;
; -2.981 ; core:CORE|alu[1]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.201      ; 8.229      ;
; -2.928 ; core:CORE|alu[2]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.206      ; 8.181      ;
; -2.927 ; core:CORE|alu[2]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.206      ; 8.190      ;
; -2.901 ; core:CORE|alu[2]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.206      ; 8.154      ;
; -2.744 ; core:CORE|alu[2]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 5.165      ; 7.960      ;
; -1.764 ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.819      ; 7.772      ;
; -1.747 ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.819      ; 7.255      ;
; -1.719 ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.664      ; 7.249      ;
; -1.623 ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.664      ; 7.653      ;
; -1.611 ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.700      ; 7.678      ;
; -1.610 ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.700      ; 7.687      ;
; -1.584 ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.700      ; 7.651      ;
; -1.508 ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.700      ; 7.075      ;
; -1.507 ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.700      ; 7.084      ;
; -1.481 ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.700      ; 7.048      ;
; -1.345 ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.664      ; 7.376      ;
; -1.301 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.659      ; 7.331      ;
; -1.239 ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.661      ; 6.777      ;
; -1.206 ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.825      ; 7.217      ;
; -1.204 ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.661      ; 7.242      ;
; -1.192 ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.825      ; 6.703      ;
; -1.144 ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.659      ; 6.674      ;
; -1.121 ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.685      ; 6.669      ;
; -1.120 ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.654      ; 6.637      ;
; -1.109 ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.659      ; 7.139      ;
; -1.098 ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.664      ; 6.629      ;
; -1.064 ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.685      ; 7.112      ;
; -1.062 ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.654      ; 7.079      ;
; -1.045 ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.685      ; 6.595      ;
; -1.035 ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.685      ; 7.085      ;
; -0.986 ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.824      ; 6.808      ;
; -0.983 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.815      ; 6.789      ;
; -0.973 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.815      ; 7.279      ;
; -0.932 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.659      ; 6.462      ;
; -0.915 ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.824      ; 7.237      ;
; -0.886 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 5.792      ; 6.673      ;
; -0.812 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 5.792      ; 7.099      ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.752 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.233     ; 8.054      ;
; 1.753 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.238     ; 8.048      ;
; 1.753 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.238     ; 8.048      ;
; 1.756 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 8.047      ;
; 1.757 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.241     ; 8.041      ;
; 1.757 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.241     ; 8.041      ;
; 1.781 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.230     ; 8.028      ;
; 1.782 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.235     ; 8.022      ;
; 1.782 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.235     ; 8.022      ;
; 1.784 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.262     ; 7.993      ;
; 1.785 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 7.987      ;
; 1.785 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.267     ; 7.987      ;
; 1.788 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.265     ; 7.986      ;
; 1.789 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 7.980      ;
; 1.789 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.270     ; 7.980      ;
; 1.813 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.259     ; 7.967      ;
; 1.814 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 7.961      ;
; 1.814 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 7.961      ;
; 1.837 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.241      ; 8.443      ;
; 1.838 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.236      ; 8.437      ;
; 1.838 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.236      ; 8.437      ;
; 1.841 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.238      ; 8.436      ;
; 1.842 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.233      ; 8.430      ;
; 1.842 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.233      ; 8.430      ;
; 1.866 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 8.417      ;
; 1.867 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.239      ; 8.411      ;
; 1.867 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.239      ; 8.411      ;
; 1.955 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 8.301      ;
; 1.956 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 8.295      ;
; 1.956 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 8.295      ;
; 1.959 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 8.294      ;
; 1.960 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.209      ; 8.288      ;
; 1.960 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.209      ; 8.288      ;
; 1.969 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.245     ; 7.825      ;
; 1.970 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.250     ; 7.819      ;
; 1.970 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.250     ; 7.819      ;
; 1.983 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.241     ; 7.815      ;
; 1.984 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 7.809      ;
; 1.984 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 7.809      ;
; 1.984 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.220      ; 8.275      ;
; 1.985 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.215      ; 8.269      ;
; 1.985 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.215      ; 8.269      ;
; 1.987 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.244     ; 7.808      ;
; 1.988 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.249     ; 7.802      ;
; 1.988 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.249     ; 7.802      ;
; 1.996 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 7.789      ;
; 1.997 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.259     ; 7.783      ;
; 1.997 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.259     ; 7.783      ;
; 2.000 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 7.782      ;
; 2.001 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.262     ; 7.776      ;
; 2.001 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.262     ; 7.776      ;
; 2.001 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.274     ; 7.764      ;
; 2.002 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.279     ; 7.758      ;
; 2.002 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.279     ; 7.758      ;
; 2.012 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.238     ; 7.789      ;
; 2.013 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.243     ; 7.783      ;
; 2.013 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.243     ; 7.783      ;
; 2.018 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.248     ; 7.773      ;
; 2.019 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.253     ; 7.767      ;
; 2.019 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.253     ; 7.767      ;
; 2.025 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.251     ; 7.763      ;
; 2.026 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.256     ; 7.757      ;
; 2.026 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.256     ; 7.757      ;
; 2.050 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.277     ; 7.712      ;
; 2.051 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.282     ; 7.706      ;
; 2.051 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.282     ; 7.706      ;
; 2.053 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.255     ; 7.731      ;
; 2.054 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 8.214      ;
; 2.054 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.260     ; 7.725      ;
; 2.054 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.260     ; 7.725      ;
; 2.055 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.224      ; 8.208      ;
; 2.055 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.224      ; 8.208      ;
; 2.057 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.258     ; 7.724      ;
; 2.058 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 7.718      ;
; 2.058 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.263     ; 7.718      ;
; 2.082 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.252     ; 7.705      ;
; 2.083 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 7.699      ;
; 2.083 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 7.699      ;
; 2.103 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 8.162      ;
; 2.104 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.221      ; 8.156      ;
; 2.104 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.221      ; 8.156      ;
; 2.114 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.244     ; 7.681      ;
; 2.115 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.249     ; 7.675      ;
; 2.115 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.249     ; 7.675      ;
; 2.118 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.247     ; 7.674      ;
; 2.119 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.252     ; 7.668      ;
; 2.119 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.252     ; 7.668      ;
; 2.143 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.241     ; 7.655      ;
; 2.144 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 7.649      ;
; 2.144 ; core:CORE|ea[6]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 7.649      ;
; 2.172 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.205      ; 8.072      ;
; 2.173 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.200      ; 8.066      ;
; 2.173 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.200      ; 8.066      ;
; 2.199 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.239     ; 7.601      ;
; 2.200 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.244     ; 7.595      ;
; 2.200 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.244     ; 7.595      ;
; 2.200 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.253     ; 7.586      ;
; 2.201 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.258     ; 7.580      ;
; 2.201 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.258     ; 7.580      ;
; 2.203 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.242     ; 7.594      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.349 ; core:CORE|alu[0]      ; core:CORE|alu[0]      ; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 0.693      ;
; 0.127  ; core:CORE|alu[0]      ; core:CORE|alu[0]      ; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.507      ; 0.669      ;
; 0.382  ; core:CORE|wb[15]      ; core:CORE|wb[15]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; core:CORE|fn.LOAD     ; core:CORE|fn.LOAD     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; core:CORE|fn.MODRM    ; core:CORE|fn.MODRM    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; core:CORE|flags[8]    ; core:CORE|flags[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; core:CORE|trace_ff    ; core:CORE|trace_ff    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; core:CORE|ea[0]       ; core:CORE|ea[0]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; core:CORE|ea[1]       ; core:CORE|ea[1]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; core:CORE|s1.0100     ; core:CORE|s1.0100     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.385  ; core:CORE|fnext.INTR  ; core:CORE|fnext.INTR  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; core:CORE|ax[9]       ; core:CORE|ax[9]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400  ; core:CORE|alu[1]      ; core:CORE|alu[1]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; core:CORE|sp[0]       ; core:CORE|sp[0]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; core:CORE|diva[31]    ; core:CORE|diva[31]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; core:CORE|ip[8]       ; core:CORE|ip[8]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|s2.0010     ; core:CORE|s2.0010     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|alu[2]      ; core:CORE|alu[2]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|s2.0001     ; core:CORE|s2.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|s2.0111     ; core:CORE|s2.0111     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|imulw       ; core:CORE|imulw       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|fn.UNDEF    ; core:CORE|fn.UNDEF    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|fn.DIV      ; core:CORE|fn.DIV      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|cp          ; core:CORE|cp          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|flags[10]   ; core:CORE|flags[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|s1.0001     ; core:CORE|s1.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; core:CORE|s1.0000     ; core:CORE|s1.0000     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; core:CORE|over        ; core:CORE|over        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|rep[1]      ; core:CORE|rep[1]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|dir         ; core:CORE|dir         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|we          ; core:CORE|we          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|s1.0101     ; core:CORE|s1.0101     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|s1.0011     ; core:CORE|s1.0011     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|modrm[6]    ; core:CORE|modrm[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|modrm[7]    ; core:CORE|modrm[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|modrm[2]    ; core:CORE|modrm[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|modrm[0]    ; core:CORE|modrm[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; core:CORE|modrm[1]    ; core:CORE|modrm[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.413  ; vga:UVGA|X[2]         ; vga:UVGA|ax[2]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.145      ;
; 0.560  ; core:CORE|wb[14]      ; core:CORE|out[6]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 0.889      ;
; 0.650  ; core:CORE|diva[19]    ; core:CORE|diva[23]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.919      ;
; 0.651  ; core:CORE|diva[26]    ; core:CORE|diva[30]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.651  ; core:CORE|diva[22]    ; core:CORE|diva[26]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.652  ; core:CORE|diva[27]    ; core:CORE|diva[31]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.653  ; core:CORE|diva[24]    ; core:CORE|diva[28]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.922      ;
; 0.653  ; core:CORE|diva[18]    ; core:CORE|diva[22]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.922      ;
; 0.665  ; core:CORE|diva[0]     ; core:CORE|diva[4]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.934      ;
; 0.665  ; core:CORE|diva[1]     ; core:CORE|diva[5]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.934      ;
; 0.665  ; core:CORE|diva[2]     ; core:CORE|diva[6]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.934      ;
; 0.666  ; core:CORE|diva[4]     ; core:CORE|diva[8]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.666  ; core:CORE|diva[21]    ; core:CORE|diva[25]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.666  ; core:CORE|diva[6]     ; core:CORE|diva[10]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.666  ; core:CORE|diva[7]     ; core:CORE|diva[11]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.666  ; core:CORE|diva[3]     ; core:CORE|diva[7]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.935      ;
; 0.667  ; core:CORE|diva[17]    ; core:CORE|diva[21]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.936      ;
; 0.667  ; core:CORE|diva[13]    ; core:CORE|diva[17]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.936      ;
; 0.668  ; core:CORE|segment[1]  ; core:CORE|tmp16[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.672  ; core:CORE|diva[12]    ; core:CORE|diva[16]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.941      ;
; 0.673  ; core:CORE|diva[8]     ; core:CORE|diva[12]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.674  ; vga:UVGA|X[4]         ; vga:UVGA|ax[4]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.674  ; core:CORE|segment[5]  ; core:CORE|tmp16[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.678  ; core:CORE|segment[3]  ; core:CORE|tmp16[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.945      ;
; 0.688  ; core:CORE|segment[2]  ; core:CORE|tmp16[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689  ; core:CORE|ax[11]      ; core:CORE|flags[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689  ; core:CORE|segment[9]  ; core:CORE|tmp16[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.708  ; vga:UVGA|Y[2]         ; vga:UVGA|Y[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; vga:UVGA|Y[1]         ; vga:UVGA|Y[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; vga:UVGA|Y[5]         ; vga:UVGA|Y[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711  ; vga:UVGA|Y[9]         ; vga:UVGA|Y[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; vga:UVGA|Y[4]         ; vga:UVGA|Y[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; vga:UVGA|X[7]         ; vga:UVGA|X[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714  ; vga:UVGA|X[6]         ; vga:UVGA|X[6]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.719  ; vga:UVGA|X[4]         ; vga:UVGA|X[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.722  ; vga:UVGA|X[0]         ; vga:UVGA|X[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.829  ; core:CORE|s1.0000     ; core:CORE|s1.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.097      ;
; 0.831  ; core:CORE|si[15]      ; core:CORE|si[15]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.098      ;
; 0.832  ; core:CORE|fnext.START ; core:CORE|fnext.START ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.119      ;
; 0.844  ; core:CORE|diva[9]     ; core:CORE|diva[13]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.113      ;
; 0.844  ; core:CORE|diva[5]     ; core:CORE|diva[9]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.113      ;
; 0.853  ; core:CORE|segment[15] ; core:CORE|tmp16[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.121      ;
; 0.855  ; vga:UVGA|X[3]         ; vga:UVGA|ax[3]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.123      ;
; 0.858  ; core:CORE|diva[23]    ; core:CORE|diva[27]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.127      ;
; 0.859  ; core:CORE|diva[25]    ; core:CORE|diva[29]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.128      ;
; 0.861  ; vga:UVGA|X[1]         ; vga:UVGA|ax[1]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.864  ; vga:UVGA|X[2]         ; vga:UVGA|X[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.132      ;
; 0.868  ; vga:UVGA|Y[3]         ; vga:UVGA|Y[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.873  ; vga:UVGA|X[6]         ; vga:UVGA|ax[6]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.873  ; vga:UVGA|X[3]         ; vga:UVGA|X[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.873  ; vga:UVGA|X[1]         ; vga:UVGA|X[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.874  ; vga:UVGA|X[4]         ; vga:UVGA|ax[5]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.142      ;
; 0.883  ; core:CORE|s2.0011     ; core:CORE|s2.0011     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.151      ;
; 1.020  ; vga:UVGA|X[0]         ; vga:UVGA|X[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027  ; vga:UVGA|Y[2]         ; vga:UVGA|Y[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.030  ; vga:UVGA|Y[4]         ; vga:UVGA|Y[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031  ; vga:UVGA|Y[0]         ; vga:UVGA|Y[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032  ; vga:UVGA|Y[1]         ; vga:UVGA|Y[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033  ; vga:UVGA|Y[8]         ; vga:UVGA|Y[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033  ; vga:UVGA|X[6]         ; vga:UVGA|X[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.035  ; vga:UVGA|X[0]         ; vga:UVGA|X[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.037  ; vga:UVGA|X[5]         ; vga:UVGA|X[6]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'core:CORE|alu[0]'                                                                                                                    ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node             ; Launch Clock                                     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; -0.254 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.917      ; 5.903      ;
; -0.128 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.056      ; 5.688      ;
; -0.098 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.080      ; 6.222      ;
; -0.093 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.080      ; 5.747      ;
; -0.020 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.056      ; 6.276      ;
; 0.060  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.918      ; 6.218      ;
; 0.078  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.945      ; 6.263      ;
; 0.115  ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.090      ; 6.445      ;
; 0.131  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.918      ; 5.809      ;
; 0.139  ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.090      ; 5.989      ;
; 0.169  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.945      ; 5.874      ;
; 0.176  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.913      ; 6.329      ;
; 0.186  ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.917      ; 5.863      ;
; 0.221  ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.922      ; 6.383      ;
; 0.257  ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.945      ; 6.442      ;
; 0.261  ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.945      ; 5.966      ;
; 0.289  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.913      ; 5.962      ;
; 0.334  ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.089      ; 6.183      ;
; 0.376  ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.922      ; 6.058      ;
; 0.389  ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.089      ; 6.718      ;
; 0.398  ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.920      ; 6.558      ;
; 0.411  ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.922      ; 6.093      ;
; 0.469  ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.920      ; 6.149      ;
; 0.513  ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 6.084      ; 6.357      ;
; 0.558  ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.960      ; 6.278      ;
; 0.577  ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.922      ; 6.739      ;
; 0.625  ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.960      ; 6.825      ;
; 0.669  ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.960      ; 6.389      ;
; 0.683  ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 5.961      ; 6.404      ;
; 0.689  ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 6.084      ; 7.013      ;
; 0.736  ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.960      ; 6.936      ;
; 0.750  ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 5.961      ; 6.951      ;
; 1.057  ; core:CORE|op1[5]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.940      ; 7.067      ;
; 1.076  ; core:CORE|op1[11]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.843      ; 6.989      ;
; 1.195  ; core:CORE|op1[0]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.972      ; 7.237      ;
; 1.237  ; core:CORE|op1[13]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.843      ; 7.150      ;
; 1.249  ; core:CORE|op1[14]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.970      ; 7.289      ;
; 1.252  ; core:CORE|op1[11]  ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.844      ; 7.166      ;
; 1.268  ; core:CORE|op1[6]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.804      ; 7.142      ;
; 1.271  ; core:CORE|op1[12]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.970      ; 7.311      ;
; 1.350  ; core:CORE|op1[15]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.843      ; 7.263      ;
; 1.377  ; core:CORE|op1[5]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.804      ; 7.251      ;
; 1.380  ; core:CORE|op1[9]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.964      ; 7.414      ;
; 1.405  ; core:CORE|op1[3]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.969      ; 7.444      ;
; 1.420  ; core:CORE|flags[0] ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.794      ; 7.284      ;
; 1.437  ; core:CORE|alu[2]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.841      ; 7.348      ;
; 1.446  ; core:CORE|size     ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.979      ; 7.495      ;
; 1.452  ; core:CORE|alu[1]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.837      ; 7.359      ;
; 1.455  ; core:CORE|size     ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.859      ; 7.384      ;
; 1.459  ; core:CORE|size     ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.983      ; 7.512      ;
; 1.472  ; core:CORE|alu[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.794      ; 7.336      ;
; 1.475  ; core:CORE|alu[2]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.965      ; 7.510      ;
; 1.494  ; core:CORE|op1[1]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.800      ; 7.364      ;
; 1.497  ; core:CORE|op1[8]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.812      ; 7.379      ;
; 1.501  ; core:CORE|op1[10]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.835      ; 7.406      ;
; 1.503  ; core:CORE|op1[9]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.841      ; 7.414      ;
; 1.516  ; core:CORE|alu[1]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.961      ; 7.547      ;
; 1.521  ; core:CORE|op1[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.799      ; 7.390      ;
; 1.526  ; core:CORE|size     ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.821      ; 7.417      ;
; 1.528  ; core:CORE|op1[13]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.843      ; 7.441      ;
; 1.530  ; core:CORE|alu[2]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.803      ; 7.403      ;
; 1.532  ; core:CORE|op1[14]  ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.812      ; 7.414      ;
; 1.540  ; core:CORE|op1[4]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.827      ; 7.437      ;
; 1.548  ; core:CORE|alu[2]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.841      ; 7.459      ;
; 1.552  ; core:CORE|op1[2]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.003      ; 7.625      ;
; 1.562  ; core:CORE|alu[2]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.842      ; 7.474      ;
; 1.563  ; core:CORE|alu[1]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.837      ; 7.470      ;
; 1.567  ; core:CORE|size     ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.859      ; 7.496      ;
; 1.577  ; core:CORE|alu[1]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.838      ; 7.485      ;
; 1.580  ; core:CORE|size     ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.860      ; 7.510      ;
; 1.581  ; core:CORE|alu[1]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.799      ; 7.450      ;
; 1.587  ; core:CORE|op1[8]   ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.803      ; 7.460      ;
; 1.601  ; core:CORE|op1[10]  ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.803      ; 7.474      ;
; 1.602  ; core:CORE|op1[0]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.804      ; 7.476      ;
; 1.620  ; core:CORE|op1[6]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.827      ; 7.517      ;
; 1.626  ; core:CORE|op1[12]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.835      ; 7.531      ;
; 1.650  ; core:CORE|op1[4]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.971      ; 7.691      ;
; 1.654  ; core:CORE|flags[0] ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.799      ; 7.523      ;
; 1.678  ; core:CORE|op1[7]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.961      ; 7.709      ;
; 1.690  ; core:CORE|size     ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.816      ; 7.576      ;
; 1.693  ; core:CORE|op1[15]  ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.800      ; 7.563      ;
; 1.699  ; core:CORE|op1[7]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.794      ; 7.563      ;
; 1.716  ; core:CORE|alu[2]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.798      ; 7.584      ;
; 1.732  ; core:CORE|alu[2]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.803      ; 7.605      ;
; 1.762  ; core:CORE|op1[7]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.797      ; 7.629      ;
; 1.772  ; core:CORE|size     ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.844      ; 7.686      ;
; 1.783  ; core:CORE|alu[1]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.799      ; 7.652      ;
; 1.787  ; core:CORE|op1[2]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 6.002      ; 7.859      ;
; 1.789  ; core:CORE|size     ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.821      ; 7.680      ;
; 1.794  ; core:CORE|size     ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.812      ; 7.676      ;
; 1.804  ; core:CORE|op1[0]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.804      ; 7.678      ;
; 1.856  ; core:CORE|flags[0] ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.799      ; 7.725      ;
; 1.889  ; core:CORE|op1[3]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 5.831      ; 7.790      ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                        ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.684 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.371      ;
; 0.689 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.376      ;
; 0.698 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.377      ;
; 0.741 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.420      ;
; 0.762 ; vga:UVGA|ax[14]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_b[1]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.139      ;
; 0.791 ; vga:UVGA|ax[13]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_b[0]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.168      ;
; 0.843 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.529      ;
; 0.847 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.529      ;
; 0.877 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.563      ;
; 0.880 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a27~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.514      ; 1.644      ;
; 0.881 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.567      ;
; 0.893 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.578      ;
; 0.900 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.584      ;
; 0.900 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.576      ;
; 0.912 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.598      ;
; 0.913 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.600      ;
; 0.918 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.597      ;
; 0.930 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.615      ;
; 0.933 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.620      ;
; 0.937 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.619      ;
; 0.938 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.624      ;
; 0.939 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.626      ;
; 0.943 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.630      ;
; 0.944 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.630      ;
; 0.946 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.625      ;
; 0.951 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.627      ;
; 0.958 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.645      ;
; 0.962 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.648      ;
; 0.965 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.647      ;
; 0.968 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.647      ;
; 0.970 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.657      ;
; 0.972 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.656      ;
; 0.975 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.661      ;
; 0.976 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.655      ;
; 0.976 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.655      ;
; 0.976 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.663      ;
; 0.977 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.656      ;
; 0.977 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.656      ;
; 0.977 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.664      ;
; 0.979 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.657      ;
; 0.979 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.655      ;
; 0.980 ; core:CORE|out[7] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 1.750      ;
; 0.985 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.669      ;
; 0.987 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.671      ;
; 0.987 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.674      ;
; 0.991 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.676      ;
; 0.992 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.670      ;
; 0.993 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.672      ;
; 0.994 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.670      ;
; 0.994 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.672      ;
; 0.994 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.679      ;
; 1.002 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.680      ;
; 1.005 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.681      ;
; 1.005 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.683      ;
; 1.006 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.685      ;
; 1.007 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.685      ;
; 1.009 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a8~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.509      ; 1.768      ;
; 1.012 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.690      ;
; 1.012 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.691      ;
; 1.013 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.699      ;
; 1.018 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a0~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.514      ; 1.782      ;
; 1.018 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.694      ;
; 1.039 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.717      ;
; 1.044 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.795      ;
; 1.055 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.734      ;
; 1.055 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.733      ;
; 1.058 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.743      ;
; 1.080 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.758      ;
; 1.083 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.759      ;
; 1.144 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.828      ;
; 1.148 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.824      ;
; 1.150 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a11~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.514      ; 1.914      ;
; 1.154 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.833      ;
; 1.158 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.834      ;
; 1.170 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.856      ;
; 1.177 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.859      ;
; 1.183 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.869      ;
; 1.187 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.865      ;
; 1.193 ; vga:UVGA|ax[2]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.011     ; 1.432      ;
; 1.200 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a3~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.513      ; 1.963      ;
; 1.220 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.907      ;
; 1.227 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.911      ;
; 1.227 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.913      ;
; 1.228 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.915      ;
; 1.229 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.911      ;
; 1.235 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.917      ;
; 1.241 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.925      ;
; 1.246 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.930      ;
; 1.249 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.925      ;
; 1.249 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.935      ;
; 1.254 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.930      ;
; 1.260 ; core:CORE|out[5] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a21~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 2.003      ;
; 1.260 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.946      ;
; 1.266 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.948      ;
; 1.271 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.955      ;
; 1.272 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.954      ;
; 1.274 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.959      ;
; 1.278 ; core:CORE|cs[9]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_a[0]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 1.657      ;
; 1.278 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.965      ;
; 1.281 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.959      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -4.648 ; -213.278      ;
; core:CORE|alu[0]                                 ; -1.625 ; -23.120       ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 5.878  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.069 ; -0.069        ;
; core:CORE|alu[0]                                 ; -0.034 ; -0.039        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.262  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; core:CORE|alu[0]                                 ; 0.198  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 4.732  ; 0.000         ;
; CLOCK                                            ; 9.594  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 19.766 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+--------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+
; -4.648 ; core:CORE|alu[0]    ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.055      ; 5.245      ;
; -4.553 ; core:CORE|alu[0]    ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.062      ; 5.157      ;
; -4.552 ; core:CORE|alu[0]    ; core:CORE|fn.INSTR  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 5.142      ;
; -4.504 ; core:CORE|alu[0]    ; core:CORE|fn.START  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 5.094      ;
; -4.379 ; core:CORE|rot_r[14] ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.625     ; 2.691      ;
; -4.366 ; core:CORE|rot_r[7]  ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.605     ; 2.698      ;
; -4.362 ; core:CORE|rot_r[6]  ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.606     ; 2.693      ;
; -4.338 ; core:CORE|alu[0]    ; core:CORE|ax[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 4.754      ;
; -4.298 ; core:CORE|rot_r[15] ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.605     ; 2.630      ;
; -4.294 ; core:CORE|alu[0]    ; core:CORE|flags[0]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 4.710      ;
; -4.293 ; core:CORE|rot_r[9]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.596     ; 2.634      ;
; -4.271 ; core:CORE|alu[0]    ; core:CORE|wb[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.062      ; 4.875      ;
; -4.255 ; core:CORE|rot_r[6]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.599     ; 2.593      ;
; -4.246 ; core:CORE|alu[0]    ; core:CORE|ax[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 4.662      ;
; -4.192 ; core:CORE|rot_r[13] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.669     ; 2.460      ;
; -4.189 ; core:CORE|rot_r[8]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 2.456      ;
; -4.155 ; core:CORE|rot_r[0]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.598     ; 2.494      ;
; -4.112 ; core:CORE|rot_r[1]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.672     ; 2.377      ;
; -4.097 ; core:CORE|alu[0]    ; core:CORE|flags[11] ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.055      ; 5.194      ;
; -4.078 ; core:CORE|rot_r[12] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.618     ; 2.397      ;
; -4.070 ; core:CORE|rot_r[13] ; core:CORE|op1[13]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.858     ; 2.149      ;
; -4.063 ; core:CORE|rot_r[11] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.611     ; 2.389      ;
; -4.061 ; core:CORE|rot_r[11] ; core:CORE|op1[11]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.800     ; 2.198      ;
; -4.056 ; core:CORE|rot_r[7]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.598     ; 2.395      ;
; -4.037 ; core:CORE|rot_r[3]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.673     ; 2.301      ;
; -4.030 ; core:CORE|rot_r[14] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.618     ; 2.349      ;
; -4.016 ; core:CORE|rot_r[2]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.597     ; 2.356      ;
; -4.011 ; core:CORE|rot_r[10] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.619     ; 2.329      ;
; -4.009 ; core:CORE|rot_r[3]  ; core:CORE|op1[3]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.884     ; 2.062      ;
; -4.009 ; core:CORE|alu[0]    ; core:CORE|flags[7]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.072      ; 4.623      ;
; -4.008 ; core:CORE|alu[0]    ; core:CORE|ax[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 4.422      ;
; -4.002 ; core:CORE|alu[0]    ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.062      ; 5.106      ;
; -4.001 ; core:CORE|alu[0]    ; core:CORE|fn.INSTR  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 5.091      ;
; -3.972 ; core:CORE|rot_r[4]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.656     ; 2.253      ;
; -3.966 ; core:CORE|rot_r[12] ; core:CORE|op1[12]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.813     ; 2.090      ;
; -3.953 ; core:CORE|alu[0]    ; core:CORE|fn.START  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 5.043      ;
; -3.916 ; core:CORE|rot_r[8]  ; core:CORE|op1[8]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.865     ; 1.988      ;
; -3.916 ; core:CORE|alu[0]    ; core:CORE|ax[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 4.332      ;
; -3.894 ; core:CORE|alu[0]    ; core:CORE|ax[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 4.501      ;
; -3.880 ; core:CORE|rot_r[15] ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.598     ; 2.219      ;
; -3.857 ; core:CORE|rot_r[10] ; core:CORE|op1[10]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.814     ; 1.980      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[1]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[3]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[2]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[5]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[4]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[7]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.834 ; core:CORE|alu[0]    ; core:CORE|ax[0]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.068      ; 4.444      ;
; -3.829 ; core:CORE|rot_r[15] ; core:CORE|op1[15]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.787     ; 1.979      ;
; -3.828 ; core:CORE|rot_r[5]  ; core:CORE|flags[6]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.610     ; 2.155      ;
; -3.818 ; core:CORE|alu[0]    ; core:CORE|ax[9]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 4.393      ;
; -3.813 ; core:CORE|alu[0]    ; core:CORE|ax[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 4.420      ;
; -3.787 ; core:CORE|alu[0]    ; core:CORE|ax[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.126     ; 4.703      ;
; -3.782 ; core:CORE|rot_r[9]  ; core:CORE|op1[9]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.784     ; 1.935      ;
; -3.751 ; core:CORE|alu[0]    ; core:CORE|ax[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 4.358      ;
; -3.743 ; core:CORE|alu[0]    ; core:CORE|flags[0]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.126     ; 4.659      ;
; -3.731 ; core:CORE|rot_r[2]  ; core:CORE|op1[2]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.808     ; 1.860      ;
; -3.720 ; core:CORE|alu[0]    ; core:CORE|wb[15]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.062      ; 4.824      ;
; -3.695 ; core:CORE|alu[0]    ; core:CORE|ax[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.126     ; 4.611      ;
; -3.687 ; core:CORE|alu[0]    ; core:CORE|flags[4]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.051      ; 4.280      ;
; -3.672 ; core:CORE|rot_r[14] ; core:CORE|op1[14]   ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.813     ; 1.796      ;
; -3.666 ; core:CORE|rot_r[7]  ; core:CORE|op1[7]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 1.817      ;
; -3.638 ; core:CORE|alu[0]    ; core:CORE|wb[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 4.228      ;
; -3.614 ; core:CORE|alu[0]    ; core:CORE|alu[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.120     ; 4.036      ;
; -3.583 ; core:CORE|rot_r[1]  ; core:CORE|op1[1]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.862     ; 1.658      ;
; -3.461 ; core:CORE|alu[0]    ; core:CORE|wb[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 4.060      ;
; -3.458 ; core:CORE|alu[0]    ; core:CORE|flags[7]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 4.572      ;
; -3.457 ; core:CORE|alu[0]    ; core:CORE|ax[11]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.128     ; 4.371      ;
; -3.374 ; core:CORE|rot_r[5]  ; core:CORE|op1[5]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.800     ; 1.511      ;
; -3.365 ; core:CORE|alu[0]    ; core:CORE|ax[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.126     ; 4.281      ;
; -3.358 ; core:CORE|alu[0]    ; core:CORE|wb[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 3.765      ;
; -3.343 ; core:CORE|alu[0]    ; core:CORE|ax[12]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 4.450      ;
; -3.336 ; core:CORE|rot_r[4]  ; core:CORE|op1[4]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.846     ; 1.427      ;
; -3.280 ; core:CORE|rot_r[0]  ; core:CORE|op1[0]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.788     ; 1.429      ;
; -3.276 ; core:CORE|rot_r[0]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.588     ; 1.625      ;
; -3.267 ; core:CORE|alu[0]    ; core:CORE|ax[9]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.033      ; 4.342      ;
; -3.266 ; core:CORE|rot_r[6]  ; core:CORE|op1[6]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.789     ; 1.414      ;
; -3.262 ; core:CORE|alu[0]    ; core:CORE|ax[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 4.369      ;
; -3.243 ; core:CORE|alu[0]    ; core:CORE|fn.WBACK  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 3.643      ;
; -3.232 ; core:CORE|alu[0]    ; core:CORE|wb[4]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 3.822      ;
; -3.223 ; core:CORE|rot_r[2]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.587     ; 1.573      ;
; -3.200 ; core:CORE|alu[0]    ; core:CORE|ax[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 4.307      ;
; -3.187 ; core:CORE|alu[0]    ; core:CORE|wb[7]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.059      ; 3.788      ;
; -3.154 ; core:CORE|rot_r[5]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.600     ; 1.491      ;
; -3.137 ; core:CORE|alu[0]    ; core:CORE|wb[13]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.058      ; 3.737      ;
; -3.136 ; core:CORE|alu[0]    ; core:CORE|flags[4]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.051      ; 4.229      ;
; -3.118 ; core:CORE|rot_r[3]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.663     ; 1.392      ;
; -3.113 ; core:CORE|alu[0]    ; core:CORE|wb[10]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.057      ; 3.712      ;
; -3.108 ; core:CORE|rot_r[6]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.589     ; 1.456      ;
; -3.087 ; core:CORE|alu[0]    ; core:CORE|wb[6]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.048      ; 4.177      ;
; -3.077 ; core:CORE|rot_r[4]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.646     ; 1.368      ;
; -3.070 ; core:CORE|alu[0]    ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.072      ; 3.684      ;
; -3.054 ; core:CORE|alu[0]    ; core:CORE|wb[1]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 3.644      ;
; -3.049 ; core:CORE|alu[0]    ; core:CORE|wb[2]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 3.639      ;
; -3.008 ; core:CORE|alu[0]    ; core:CORE|wb[5]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.059      ; 3.609      ;
; -3.005 ; core:CORE|alu[0]    ; core:CORE|wb[14]    ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.050      ; 3.597      ;
; -2.984 ; core:CORE|rot_r[1]  ; core:CORE|flags[2]  ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.662     ; 1.259      ;
; -2.972 ; core:CORE|alu[0]    ; core:CORE|wb[8]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.047      ; 3.561      ;
; -2.930 ; core:CORE|alu[0]    ; core:CORE|wb[0]     ; core:CORE|alu[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 3.515      ;
+--------+---------------------+---------------------+------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'core:CORE|alu[0]'                                                                                                                   ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node             ; Launch Clock                                     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; -1.625 ; core:CORE|op1[3]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.491      ; 4.622      ;
; -1.622 ; core:CORE|op1[7]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.537      ; 4.586      ;
; -1.553 ; core:CORE|size     ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.494      ; 4.550      ;
; -1.540 ; core:CORE|op1[2]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.564      ; 4.686      ;
; -1.534 ; core:CORE|op1[2]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.563      ; 4.522      ;
; -1.518 ; core:CORE|flags[0] ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.491      ;
; -1.508 ; core:CORE|size     ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.482      ; 4.495      ;
; -1.462 ; core:CORE|op1[7]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.469      ; 4.441      ;
; -1.454 ; core:CORE|alu[1]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.427      ;
; -1.453 ; core:CORE|size     ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.480      ; 4.437      ;
; -1.447 ; core:CORE|op1[8]   ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.474      ; 4.425      ;
; -1.443 ; core:CORE|op1[0]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.470      ; 4.418      ;
; -1.425 ; core:CORE|op1[12]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.416      ;
; -1.411 ; core:CORE|op1[6]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.482      ; 4.396      ;
; -1.409 ; core:CORE|size     ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.551      ; 4.387      ;
; -1.409 ; core:CORE|op1[4]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.542      ; 4.533      ;
; -1.393 ; core:CORE|size     ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.502      ; 4.405      ;
; -1.387 ; core:CORE|op1[9]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.537      ; 4.351      ;
; -1.382 ; core:CORE|op1[10]  ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.474      ; 4.360      ;
; -1.379 ; core:CORE|op1[4]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.482      ; 4.364      ;
; -1.375 ; core:CORE|size     ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.501      ; 4.380      ;
; -1.374 ; core:CORE|op1[3]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.548      ; 4.503      ;
; -1.369 ; core:CORE|op1[14]  ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.476      ; 4.350      ;
; -1.361 ; core:CORE|op1[10]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.352      ;
; -1.356 ; core:CORE|op1[9]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.354      ;
; -1.355 ; core:CORE|op1[8]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.476      ; 4.335      ;
; -1.354 ; core:CORE|flags[0] ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.326      ;
; -1.347 ; core:CORE|op1[7]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.324      ;
; -1.306 ; core:CORE|op1[13]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.298      ;
; -1.297 ; core:CORE|op1[1]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.469      ; 4.272      ;
; -1.296 ; core:CORE|size     ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.501      ; 4.302      ;
; -1.290 ; core:CORE|alu[1]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.262      ;
; -1.289 ; core:CORE|op1[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.470      ; 4.268      ;
; -1.281 ; core:CORE|alu[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.258      ;
; -1.279 ; core:CORE|op1[0]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.470      ; 4.253      ;
; -1.262 ; core:CORE|size     ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.549      ; 4.390      ;
; -1.252 ; core:CORE|op1[15]  ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.469      ; 4.230      ;
; -1.237 ; core:CORE|size     ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.482      ; 4.228      ;
; -1.233 ; core:CORE|op1[15]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.226      ;
; -1.227 ; core:CORE|op1[0]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.541      ; 4.193      ;
; -1.204 ; core:CORE|op1[5]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.472      ; 4.186      ;
; -1.160 ; core:CORE|op1[14]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.543      ; 4.282      ;
; -1.147 ; core:CORE|op1[12]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.543      ; 4.269      ;
; -1.136 ; core:CORE|op1[13]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.129      ;
; -1.135 ; core:CORE|flags[0] ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.468      ; 4.112      ;
; -1.125 ; core:CORE|op1[6]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.470      ; 4.099      ;
; -1.115 ; core:CORE|alu[2]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.471      ; 4.091      ;
; -1.114 ; core:CORE|op1[11]  ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.489      ; 4.113      ;
; -1.036 ; core:CORE|alu[2]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.540      ; 4.003      ;
; -1.023 ; core:CORE|op1[11]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 4.015      ;
; -1.014 ; core:CORE|alu[1]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.537      ; 3.978      ;
; -0.995 ; core:CORE|size     ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.482      ; 3.981      ;
; -0.986 ; core:CORE|op1[5]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.527      ; 4.094      ;
; -0.976 ; core:CORE|alu[2]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.491      ; 3.977      ;
; -0.958 ; core:CORE|alu[2]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.490      ; 3.952      ;
; -0.954 ; core:CORE|alu[1]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.488      ; 3.952      ;
; -0.951 ; core:CORE|alu[2]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.471      ; 3.926      ;
; -0.936 ; core:CORE|alu[1]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.487      ; 3.927      ;
; -0.899 ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.617      ; 3.628      ;
; -0.887 ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.568      ; 3.650      ;
; -0.879 ; core:CORE|alu[2]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.490      ; 3.874      ;
; -0.868 ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.567      ; 3.624      ;
; -0.857 ; core:CORE|alu[1]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.487      ; 3.849      ;
; -0.790 ; core:CORE|alu[2]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 1.000        ; 2.471      ; 3.770      ;
; -0.790 ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.567      ; 3.547      ;
; -0.788 ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.549      ; 3.532      ;
; -0.746 ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.548      ; 3.483      ;
; -0.732 ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.548      ; 3.470      ;
; -0.729 ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.560      ; 3.477      ;
; -0.727 ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.619      ; 3.456      ;
; -0.712 ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.620      ; 3.599      ;
; -0.685 ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.546      ; 3.420      ;
; -0.617 ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.560      ; 3.365      ;
; -0.590 ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.548      ; 3.332      ;
; -0.578 ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.547      ; 3.316      ;
; -0.448 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.615      ; 3.327      ;
; -0.420 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.500        ; 2.604      ; 3.290      ;
; -0.197 ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.617      ; 3.426      ;
; -0.137 ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.568      ; 3.400      ;
; -0.124 ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.548      ; 3.361      ;
; -0.119 ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.567      ; 3.375      ;
; -0.095 ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.549      ; 3.339      ;
; -0.056 ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.620      ; 3.443      ;
; -0.052 ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.560      ; 3.300      ;
; -0.040 ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.567      ; 3.297      ;
; -0.023 ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.548      ; 3.261      ;
; -0.022 ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.619      ; 3.251      ;
; 0.008  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.546      ; 3.227      ;
; 0.057  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.560      ; 3.191      ;
; 0.115  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.547      ; 3.123      ;
; 0.212  ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.604      ; 3.158      ;
; 0.228  ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.615      ; 3.151      ;
; 0.240  ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 1.000        ; 2.548      ; 3.002      ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.878 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.046      ;
; 5.878 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.046      ;
; 5.880 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.047      ;
; 5.887 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.037      ;
; 5.887 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.037      ;
; 5.889 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.038      ;
; 5.901 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.026      ;
; 5.901 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.026      ;
; 5.903 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.027      ;
; 5.912 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.116      ; 4.213      ;
; 5.912 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.116      ; 4.213      ;
; 5.914 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.119      ; 4.214      ;
; 5.921 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.116      ; 4.204      ;
; 5.921 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.116      ; 4.204      ;
; 5.923 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.119      ; 4.205      ;
; 5.935 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.119      ; 4.193      ;
; 5.935 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.119      ; 4.193      ;
; 5.937 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.122      ; 4.194      ;
; 6.055 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.865      ;
; 6.055 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.865      ;
; 6.057 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.866      ;
; 6.069 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.849      ;
; 6.069 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.849      ;
; 6.071 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 3.850      ;
; 6.085 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 3.832      ;
; 6.085 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 3.832      ;
; 6.087 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.833      ;
; 6.089 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.112      ; 4.032      ;
; 6.089 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.112      ; 4.032      ;
; 6.091 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.115      ; 4.033      ;
; 6.094 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 3.823      ;
; 6.094 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 3.823      ;
; 6.096 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.824      ;
; 6.103 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.110      ; 4.016      ;
; 6.103 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.110      ; 4.016      ;
; 6.105 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.113      ; 4.017      ;
; 6.108 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.812      ;
; 6.108 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 3.812      ;
; 6.110 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 4.001      ;
; 6.110 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 4.001      ;
; 6.110 ; core:CORE|ea[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.813      ;
; 6.112 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.105      ; 4.002      ;
; 6.119 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 3.992      ;
; 6.119 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 3.992      ;
; 6.121 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.105      ; 3.993      ;
; 6.126 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.787      ;
; 6.126 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.787      ;
; 6.128 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.791      ;
; 6.128 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.791      ;
; 6.128 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.788      ;
; 6.130 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 3.792      ;
; 6.133 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.105      ; 3.981      ;
; 6.133 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.105      ; 3.981      ;
; 6.135 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.778      ;
; 6.135 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.778      ;
; 6.135 ; core:CORE|ip[8]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 3.982      ;
; 6.137 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.782      ;
; 6.137 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.782      ;
; 6.137 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.779      ;
; 6.139 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 3.783      ;
; 6.149 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.767      ;
; 6.149 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.767      ;
; 6.150 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.773      ;
; 6.150 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.773      ;
; 6.151 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 3.771      ;
; 6.151 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 3.771      ;
; 6.151 ; core:CORE|ea[13] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 3.768      ;
; 6.152 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.774      ;
; 6.153 ; core:CORE|ea[10] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.772      ;
; 6.162 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 3.745      ;
; 6.162 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 3.745      ;
; 6.164 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.746      ;
; 6.165 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.747      ;
; 6.165 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.747      ;
; 6.167 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a17~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.748      ;
; 6.171 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 3.736      ;
; 6.171 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 3.736      ;
; 6.173 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.737      ;
; 6.174 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.738      ;
; 6.174 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.738      ;
; 6.176 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a22~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.739      ;
; 6.177 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a25~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.748      ;
; 6.177 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a25~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.748      ;
; 6.179 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a25~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 3.749      ;
; 6.183 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a9~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.741      ;
; 6.183 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a9~porta_we_reg        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.741      ;
; 6.184 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.115      ; 3.940      ;
; 6.184 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.115      ; 3.940      ;
; 6.185 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a9~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.742      ;
; 6.185 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.725      ;
; 6.185 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.725      ;
; 6.186 ; core:CORE|ea[7]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a16~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.118      ; 3.941      ;
; 6.187 ; core:CORE|ip[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.726      ;
; 6.188 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a10~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.735      ;
; 6.188 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a10~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.735      ;
; 6.188 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.727      ;
; 6.188 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.727      ;
; 6.190 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a10~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.736      ;
; 6.190 ; core:CORE|ea[4]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 3.728      ;
; 6.199 ; core:CORE|ea[5]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a7~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.724      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.069 ; core:CORE|alu[0]      ; core:CORE|alu[0]      ; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.307      ;
; 0.152  ; vga:UVGA|X[2]         ; vga:UVGA|ax[2]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.472      ;
; 0.178  ; core:CORE|wb[15]      ; core:CORE|wb[15]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; core:CORE|fn.LOAD     ; core:CORE|fn.LOAD     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; core:CORE|ea[0]       ; core:CORE|ea[0]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; core:CORE|ea[1]       ; core:CORE|ea[1]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; core:CORE|ax[9]       ; core:CORE|ax[9]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; core:CORE|flags[8]    ; core:CORE|flags[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; core:CORE|fn.MODRM    ; core:CORE|fn.MODRM    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; core:CORE|trace_ff    ; core:CORE|trace_ff    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; core:CORE|s1.0100     ; core:CORE|s1.0100     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; core:CORE|fnext.INTR  ; core:CORE|fnext.INTR  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186  ; core:CORE|alu[2]      ; core:CORE|alu[2]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|alu[1]      ; core:CORE|alu[1]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|s2.0111     ; core:CORE|s2.0111     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|imulw       ; core:CORE|imulw       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|fn.DIV      ; core:CORE|fn.DIV      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|sp[0]       ; core:CORE|sp[0]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|flags[10]   ; core:CORE|flags[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; core:CORE|diva[31]    ; core:CORE|diva[31]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; core:CORE|over        ; core:CORE|over        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|ip[8]       ; core:CORE|ip[8]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|s2.0010     ; core:CORE|s2.0010     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|rep[1]      ; core:CORE|rep[1]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|dir         ; core:CORE|dir         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|s2.0001     ; core:CORE|s2.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|fn.UNDEF    ; core:CORE|fn.UNDEF    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|cp          ; core:CORE|cp          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|we          ; core:CORE|we          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|s1.0001     ; core:CORE|s1.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|s1.0000     ; core:CORE|s1.0000     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|s1.0101     ; core:CORE|s1.0101     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|s1.0011     ; core:CORE|s1.0011     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|modrm[6]    ; core:CORE|modrm[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|modrm[7]    ; core:CORE|modrm[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|modrm[2]    ; core:CORE|modrm[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|modrm[0]    ; core:CORE|modrm[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; core:CORE|modrm[1]    ; core:CORE|modrm[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.243  ; core:CORE|wb[14]      ; core:CORE|out[6]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.386      ;
; 0.269  ; core:CORE|diva[22]    ; core:CORE|diva[26]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270  ; core:CORE|diva[26]    ; core:CORE|diva[30]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; core:CORE|diva[19]    ; core:CORE|diva[23]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; core:CORE|diva[27]    ; core:CORE|diva[31]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272  ; core:CORE|diva[24]    ; core:CORE|diva[28]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272  ; core:CORE|diva[18]    ; core:CORE|diva[22]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.277  ; core:CORE|diva[0]     ; core:CORE|diva[4]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277  ; core:CORE|diva[1]     ; core:CORE|diva[5]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277  ; core:CORE|diva[2]     ; core:CORE|diva[6]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277  ; core:CORE|diva[7]     ; core:CORE|diva[11]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278  ; core:CORE|segment[1]  ; core:CORE|tmp16[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; core:CORE|diva[4]     ; core:CORE|diva[8]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; core:CORE|diva[21]    ; core:CORE|diva[25]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; core:CORE|diva[3]     ; core:CORE|diva[7]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279  ; core:CORE|diva[17]    ; core:CORE|diva[21]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279  ; core:CORE|diva[13]    ; core:CORE|diva[17]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279  ; core:CORE|diva[6]     ; core:CORE|diva[10]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281  ; core:CORE|diva[12]    ; core:CORE|diva[16]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282  ; core:CORE|diva[8]     ; core:CORE|diva[12]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283  ; vga:UVGA|X[4]         ; vga:UVGA|ax[4]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283  ; core:CORE|segment[5]  ; core:CORE|tmp16[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.285  ; core:CORE|segment[3]  ; core:CORE|tmp16[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.289  ; core:CORE|segment[9]  ; core:CORE|tmp16[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.290  ; core:CORE|ax[11]      ; core:CORE|flags[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.290  ; core:CORE|segment[2]  ; core:CORE|tmp16[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.305  ; vga:UVGA|Y[5]         ; vga:UVGA|Y[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; vga:UVGA|Y[2]         ; vga:UVGA|Y[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; vga:UVGA|Y[1]         ; vga:UVGA|Y[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; vga:UVGA|Y[9]         ; vga:UVGA|Y[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; vga:UVGA|Y[4]         ; vga:UVGA|Y[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309  ; vga:UVGA|X[7]         ; vga:UVGA|X[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; vga:UVGA|X[6]         ; vga:UVGA|X[6]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311  ; vga:UVGA|X[4]         ; vga:UVGA|X[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311  ; vga:UVGA|X[0]         ; vga:UVGA|X[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.338  ; core:CORE|diva[5]     ; core:CORE|diva[9]     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339  ; core:CORE|diva[9]     ; core:CORE|diva[13]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340  ; core:CORE|segment[15] ; core:CORE|tmp16[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.343  ; vga:UVGA|X[3]         ; vga:UVGA|ax[3]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.344  ; vga:UVGA|X[1]         ; vga:UVGA|ax[1]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.344  ; core:CORE|diva[25]    ; core:CORE|diva[29]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.347  ; core:CORE|diva[23]    ; core:CORE|diva[27]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.367  ; vga:UVGA|Y[3]         ; vga:UVGA|Y[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.488      ;
; 0.368  ; core:CORE|si[15]      ; core:CORE|si[15]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.370  ; vga:UVGA|X[3]         ; vga:UVGA|X[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.370  ; vga:UVGA|X[2]         ; vga:UVGA|X[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371  ; vga:UVGA|X[1]         ; vga:UVGA|X[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.372  ; core:CORE|s2.0011     ; core:CORE|s2.0011     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.379  ; vga:UVGA|X[6]         ; vga:UVGA|ax[6]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.380  ; core:CORE|fnext.START ; core:CORE|fnext.START ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.508      ;
; 0.385  ; vga:UVGA|X[4]         ; vga:UVGA|ax[5]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.506      ;
; 0.387  ; core:CORE|s1.0000     ; core:CORE|s1.0001     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.439  ; core:CORE|alu[0]      ; core:CORE|alu[0]      ; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.087      ; 0.315      ;
; 0.442  ; core:CORE|cs[4]       ; core:CORE|wb[4]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.760      ;
; 0.445  ; core:CORE|diva[10]    ; core:CORE|diva[14]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.565      ;
; 0.451  ; core:CORE|diva[20]    ; core:CORE|diva[24]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452  ; core:CORE|cs[2]       ; core:CORE|wb[2]       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.769      ;
; 0.453  ; core:CORE|s1.0000     ; core:CORE|modrm[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; vga:UVGA|Y[1]         ; vga:UVGA|Y[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; core:CORE|s1.0000     ; core:CORE|modrm[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; core:CORE|s1.0000     ; core:CORE|modrm[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457  ; core:CORE|diva[11]    ; core:CORE|diva[15]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
+--------+-----------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'core:CORE|alu[0]'                                                                                                                    ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node             ; Launch Clock                                     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+
; -0.034 ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.718      ; 2.789      ;
; -0.005 ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.731      ; 2.831      ;
; 0.085  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.659      ; 2.849      ;
; 0.094  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.672      ; 2.871      ;
; 0.104  ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.734      ; 2.943      ;
; 0.108  ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.660      ; 2.873      ;
; 0.146  ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.735      ; 2.986      ;
; 0.167  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.658      ; 2.930      ;
; 0.169  ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.673      ; 2.947      ;
; 0.185  ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.660      ; 2.950      ;
; 0.220  ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.660      ; 2.985      ;
; 0.220  ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.680      ; 3.005      ;
; 0.223  ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.732      ; 3.060      ;
; 0.228  ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.661      ; 2.994      ;
; 0.267  ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.680      ; 3.052      ;
; 0.295  ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; 0.000        ; 2.681      ; 3.081      ;
; 0.528  ; core:CORE|alu[0]   ; core:CORE|rot_r[0]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.660      ; 2.813      ;
; 0.541  ; core:CORE|op1[5]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.846      ; 3.457      ;
; 0.580  ; core:CORE|op1[11]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.807      ; 3.457      ;
; 0.606  ; core:CORE|op1[0]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.862      ; 3.538      ;
; 0.624  ; core:CORE|op1[6]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.788      ; 3.482      ;
; 0.625  ; core:CORE|op1[13]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.807      ; 3.502      ;
; 0.635  ; core:CORE|alu[1]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.806      ; 3.511      ;
; 0.638  ; core:CORE|alu[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.494      ;
; 0.649  ; core:CORE|alu[2]   ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.809      ; 3.528      ;
; 0.650  ; core:CORE|flags[0] ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.506      ;
; 0.651  ; core:CORE|alu[0]   ; core:CORE|rot_r[13] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.731      ; 3.007      ;
; 0.663  ; core:CORE|alu[0]   ; core:CORE|rot_r[4]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.718      ; 3.006      ;
; 0.671  ; core:CORE|op1[11]  ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.808      ; 3.549      ;
; 0.676  ; core:CORE|alu[1]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.858      ; 3.604      ;
; 0.679  ; core:CORE|op1[14]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.864      ; 3.613      ;
; 0.682  ; core:CORE|alu[1]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.806      ; 3.558      ;
; 0.684  ; core:CORE|size     ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.799      ; 3.553      ;
; 0.689  ; core:CORE|op1[12]  ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.864      ; 3.623      ;
; 0.690  ; core:CORE|alu[2]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.861      ; 3.621      ;
; 0.696  ; core:CORE|alu[2]   ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.809      ; 3.575      ;
; 0.698  ; core:CORE|op1[5]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.789      ; 3.557      ;
; 0.702  ; core:CORE|size     ; core:CORE|rot_r[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.870      ; 3.642      ;
; 0.710  ; core:CORE|alu[1]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.807      ; 3.587      ;
; 0.721  ; core:CORE|size     ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.819      ; 3.610      ;
; 0.721  ; core:CORE|alu[0]   ; core:CORE|rot_r[2]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.659      ; 3.005      ;
; 0.722  ; core:CORE|alu[0]   ; core:CORE|rot_r[5]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.672      ; 3.019      ;
; 0.723  ; core:CORE|op1[1]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.788      ; 3.581      ;
; 0.724  ; core:CORE|alu[2]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.810      ; 3.604      ;
; 0.729  ; core:CORE|alu[2]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.789      ; 3.588      ;
; 0.739  ; core:CORE|op1[9]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.858      ; 3.667      ;
; 0.743  ; core:CORE|op1[15]  ; core:CORE|rot_r[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.807      ; 3.620      ;
; 0.745  ; core:CORE|size     ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.871      ; 3.686      ;
; 0.749  ; core:CORE|op1[13]  ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.807      ; 3.626      ;
; 0.752  ; core:CORE|alu[0]   ; core:CORE|rot_r[1]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.734      ; 3.111      ;
; 0.754  ; core:CORE|alu[2]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.789      ; 3.613      ;
; 0.757  ; core:CORE|op1[1]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.787      ; 3.614      ;
; 0.760  ; core:CORE|op1[0]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.788      ; 3.618      ;
; 0.763  ; core:CORE|alu[0]   ; core:CORE|rot_r[7]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.660      ; 3.048      ;
; 0.769  ; core:CORE|size     ; core:CORE|rot_r[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.819      ; 3.658      ;
; 0.771  ; core:CORE|size     ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.799      ; 3.640      ;
; 0.775  ; core:CORE|alu[1]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.631      ;
; 0.775  ; core:CORE|op1[15]  ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.787      ; 3.632      ;
; 0.786  ; core:CORE|op1[3]   ; core:CORE|rot_r[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.867      ; 3.723      ;
; 0.791  ; core:CORE|op1[10]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.806      ; 3.667      ;
; 0.791  ; core:CORE|op1[9]   ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.807      ; 3.668      ;
; 0.792  ; core:CORE|op1[4]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.800      ; 3.662      ;
; 0.793  ; core:CORE|alu[0]   ; core:CORE|rot_r[9]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.658      ; 3.076      ;
; 0.796  ; core:CORE|size     ; core:CORE|rot_r[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.820      ; 3.686      ;
; 0.809  ; core:CORE|op1[8]   ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.793      ; 3.672      ;
; 0.813  ; core:CORE|flags[0] ; core:CORE|rot_r[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.669      ;
; 0.826  ; core:CORE|op1[7]   ; core:CORE|rot_r[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.682      ;
; 0.826  ; core:CORE|alu[0]   ; core:CORE|rot_r[11] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.673      ; 3.124      ;
; 0.833  ; core:CORE|op1[4]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.863      ; 3.766      ;
; 0.837  ; core:CORE|alu[0]   ; core:CORE|rot_r[3]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.735      ; 3.197      ;
; 0.839  ; core:CORE|op1[10]  ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.791      ; 3.700      ;
; 0.844  ; core:CORE|op1[14]  ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.793      ; 3.707      ;
; 0.851  ; core:CORE|op1[6]   ; core:CORE|rot_r[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.800      ; 3.721      ;
; 0.853  ; core:CORE|op1[2]   ; core:CORE|rot_r[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.883      ; 3.806      ;
; 0.855  ; core:CORE|alu[2]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.789      ; 3.714      ;
; 0.862  ; core:CORE|op1[12]  ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.806      ; 3.738      ;
; 0.865  ; core:CORE|alu[0]   ; core:CORE|rot_r[6]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.661      ; 3.151      ;
; 0.867  ; core:CORE|size     ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.797      ; 3.734      ;
; 0.876  ; core:CORE|size     ; core:CORE|rot_r[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.812      ; 3.758      ;
; 0.881  ; core:CORE|alu[0]   ; core:CORE|rot_r[15] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.660      ; 3.166      ;
; 0.886  ; core:CORE|op1[0]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.788      ; 3.744      ;
; 0.893  ; core:CORE|op1[7]   ; core:CORE|rot_r[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.787      ; 3.750      ;
; 0.897  ; core:CORE|size     ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.799      ; 3.766      ;
; 0.898  ; core:CORE|op1[8]   ; core:CORE|rot_r[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.791      ; 3.759      ;
; 0.901  ; core:CORE|alu[1]   ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.757      ;
; 0.917  ; core:CORE|op1[2]   ; core:CORE|rot_r[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.884      ; 3.871      ;
; 0.921  ; core:CORE|alu[0]   ; core:CORE|rot_r[14] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.680      ; 3.226      ;
; 0.939  ; core:CORE|flags[0] ; core:CORE|rot_r[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.786      ; 3.795      ;
; 0.942  ; core:CORE|op1[7]   ; core:CORE|rot_r[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.858      ; 3.870      ;
; 0.962  ; core:CORE|alu[0]   ; core:CORE|rot_r[8]  ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.732      ; 3.319      ;
; 0.968  ; core:CORE|alu[0]   ; core:CORE|rot_r[12] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.680      ; 3.273      ;
; 0.996  ; core:CORE|alu[0]   ; core:CORE|rot_r[10] ; core:CORE|alu[0]                                 ; core:CORE|alu[0] ; -0.500       ; 2.681      ; 3.302      ;
; 1.006  ; core:CORE|op1[3]   ; core:CORE|rot_r[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0] ; 0.000        ; 2.808      ; 3.884      ;
+--------+--------------------+---------------------+--------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                        ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.262 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.614      ;
; 0.267 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.619      ;
; 0.278 ; vga:UVGA|ax[14]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_b[1]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.469      ;
; 0.283 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.632      ;
; 0.300 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.649      ;
; 0.319 ; vga:UVGA|ax[13]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_b[0]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.510      ;
; 0.355 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.707      ;
; 0.363 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.711      ;
; 0.375 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.727      ;
; 0.376 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a27~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 0.773      ;
; 0.381 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.733      ;
; 0.381 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.733      ;
; 0.388 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.739      ;
; 0.389 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.741      ;
; 0.391 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.738      ;
; 0.395 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.745      ;
; 0.395 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.744      ;
; 0.399 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.751      ;
; 0.401 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.753      ;
; 0.403 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.754      ;
; 0.403 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.755      ;
; 0.404 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.753      ;
; 0.404 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.756      ;
; 0.405 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.757      ;
; 0.407 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.759      ;
; 0.407 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.755      ;
; 0.410 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.757      ;
; 0.413 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.765      ;
; 0.413 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.761      ;
; 0.413 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.765      ;
; 0.416 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.768      ;
; 0.420 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.770      ;
; 0.421 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.768      ;
; 0.422 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a28~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.774      ;
; 0.422 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.771      ;
; 0.423 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.772      ;
; 0.423 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.774      ;
; 0.424 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.774      ;
; 0.424 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.773      ;
; 0.425 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.774      ;
; 0.428 ; core:CORE|out[7] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a23~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.826      ;
; 0.428 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.777      ;
; 0.429 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a19~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.778      ;
; 0.431 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.780      ;
; 0.432 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.781      ;
; 0.432 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.782      ;
; 0.432 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.784      ;
; 0.433 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.782      ;
; 0.434 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.783      ;
; 0.434 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.785      ;
; 0.435 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.784      ;
; 0.437 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.786      ;
; 0.439 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.786      ;
; 0.440 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.789      ;
; 0.441 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.788      ;
; 0.442 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.791      ;
; 0.444 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.792      ;
; 0.445 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a0~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 0.842      ;
; 0.445 ; vga:UVGA|ax[7]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a31~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.797      ;
; 0.446 ; vga:UVGA|ax[11]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.793      ;
; 0.449 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a8~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.268      ; 0.841      ;
; 0.453 ; core:CORE|out[0] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a24~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.265      ; 0.842      ;
; 0.458 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.807      ;
; 0.458 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.807      ;
; 0.462 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.810      ;
; 0.465 ; vga:UVGA|ax[8]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.816      ;
; 0.469 ; vga:UVGA|X[0]    ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.821      ;
; 0.478 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.826      ;
; 0.480 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a30~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.827      ;
; 0.503 ; vga:UVGA|ax[2]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.662      ;
; 0.516 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.863      ;
; 0.518 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.868      ;
; 0.518 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.870      ;
; 0.520 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a11~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 0.917      ;
; 0.520 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a18~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.869      ;
; 0.522 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.870      ;
; 0.527 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.879      ;
; 0.528 ; core:CORE|out[3] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a3~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.273      ; 0.925      ;
; 0.528 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.875      ;
; 0.533 ; vga:UVGA|ax[6]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.881      ;
; 0.541 ; core:CORE|cs[9]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|address_reg_a[0]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.734      ;
; 0.541 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.888      ;
; 0.547 ; vga:UVGA|ax[3]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a4~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.899      ;
; 0.549 ; core:CORE|out[5] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a21~porta_datain_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 0.934      ;
; 0.549 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.901      ;
; 0.555 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.907      ;
; 0.557 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.905      ;
; 0.558 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.908      ;
; 0.560 ; vga:UVGA|ax[10]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.908      ;
; 0.561 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a13~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.913      ;
; 0.563 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.913      ;
; 0.565 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.913      ;
; 0.569 ; core:CORE|out[1] ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a1~porta_datain_reg0   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.773      ;
; 0.569 ; vga:UVGA|ax[4]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a15~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.916      ;
; 0.570 ; vga:UVGA|ax[12]  ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a20~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.920      ;
; 0.572 ; vga:UVGA|ax[5]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a14~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.920      ;
; 0.574 ; core:CORE|we     ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a26~porta_we_reg       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.275      ; 0.973      ;
; 0.574 ; vga:UVGA|ax[1]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.922      ;
; 0.575 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a12~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.923      ;
; 0.579 ; vga:UVGA|ax[9]   ; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ram_block1a6~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.930      ;
+-------+------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -11.272  ; -0.349 ; N/A      ; N/A     ; 0.004               ;
;  CLOCK                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -11.272  ; -0.349 ; N/A      ; N/A     ; 19.661              ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.051    ; 0.262  ; N/A      ; N/A     ; 4.720               ;
;  core:CORE|alu[0]                                 ; -4.102   ; -0.254 ; N/A      ; N/A     ; 0.004               ;
; Design-wide TNS                                   ; -911.345 ; -0.829 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -852.193 ; -0.349 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  core:CORE|alu[0]                                 ; -59.152  ; -0.480 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZ          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TX            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_E         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_B[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_B[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_L       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_U       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDA       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_D[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RESET_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDA                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; BUZZ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_B[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_B[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_RAS     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_L       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_U       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDA       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LCD_D[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LCD_D[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LCD_D[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; LCD_D[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUZZ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_B[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_B[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_L       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_U       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDA       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; LCD_D[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BUZZ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_B[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_B[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_L       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_U       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDA       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_DAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_D[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_D[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LCD_D[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; core:CORE|alu[0]                                 ; core:CORE|alu[0]                                 ; 18        ; 18       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0]                                 ; 62        ; 0        ; 0        ; 0        ;
; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 7730      ; 7680     ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 287788783 ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 74487     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 25888     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; core:CORE|alu[0]                                 ; core:CORE|alu[0]                                 ; 18        ; 18       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; core:CORE|alu[0]                                 ; 62        ; 0        ; 0        ; 0        ;
; core:CORE|alu[0]                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 7730      ; 7680     ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 287788783 ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 74487     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 25888     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK                                            ; CLOCK                                            ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; core:CORE|alu[0]                                 ; core:CORE|alu[0]                                 ; Base      ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov  4 17:59:53 2024
Info: Command: quartus_sta c4 -c c4
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'c4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[1]} {UPLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name core:CORE|alu[0] core:CORE|alu[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.272            -852.193 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.074             -59.152 core:CORE|alu[0] 
    Info (332119):     1.051               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.237              -0.237 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.115              -0.120 core:CORE|alu[0] 
    Info (332119):     0.735               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 core:CORE|alu[0] 
    Info (332119):     4.722               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 CLOCK 
    Info (332119):    19.691               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.507            -702.879 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.102             -59.050 core:CORE|alu[0] 
    Info (332119):     1.752               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.349              -0.349 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.254              -0.480 core:CORE|alu[0] 
    Info (332119):     0.684               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.004               0.000 core:CORE|alu[0] 
    Info (332119):     4.720               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 CLOCK 
    Info (332119):    19.661               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.648            -213.278 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.625             -23.120 core:CORE|alu[0] 
    Info (332119):     5.878               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.069              -0.069 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.034              -0.039 core:CORE|alu[0] 
    Info (332119):     0.262               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 core:CORE|alu[0] 
    Info (332119):     4.732               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.594               0.000 CLOCK 
    Info (332119):    19.766               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1022 megabytes
    Info: Processing ended: Mon Nov  4 17:59:55 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


