<stg><name>LLSSineReconstruction</name>


<trans_list>

<trans id="226" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="6" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
:44 %phases_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="phases_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
:45 %amplitudes_i = alloca i64 1

]]></Node>
<StgValue><ssdm name="amplitudes_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="60" op_0_bw="64">
<![CDATA[
:46 %sine_reconstructor_gesvj_alpha_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_alpha_strm"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="60" op_0_bw="64">
<![CDATA[
:49 %sine_reconstructor_gesvj_beta_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_beta_strm"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="60" op_0_bw="64">
<![CDATA[
:52 %sine_reconstructor_gesvj_gamma_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_gamma_strm"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="60" op_0_bw="64">
<![CDATA[
:55 %sine_reconstructor_gesvj_s_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_s_strm"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="60" op_0_bw="64">
<![CDATA[
:58 %sine_reconstructor_gesvj_c_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_c_strm"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="60" op_0_bw="64">
<![CDATA[
:61 %sine_reconstructor_gesvj_conv_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_conv_strm"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="60" op_0_bw="64">
<![CDATA[
:64 %sine_reconstructor_times_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_times_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
:65 %sine_reconstructor_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
:66 %sine_reconstructor_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="60" op_0_bw="64">
<![CDATA[
:67 %sine_reconstructor_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="51" op_0_bw="64">
<![CDATA[
:68 %sine_reconstructor_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="60" op_0_bw="64">
<![CDATA[
:69 %sine_reconstructor_x_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_x_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="60" op_0_bw="64">
<![CDATA[
:70 %sine_reconstructor_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="60" op_0_bw="64">
<![CDATA[
:71 %sine_reconstructor_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="60" op_0_bw="64">
<![CDATA[
:72 %sine_reconstructor_S_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_S_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="60" op_0_bw="64">
<![CDATA[
:73 %sine_reconstructor_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="60" op_0_bw="64">
<![CDATA[
:74 %sine_reconstructor_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="60" op_0_bw="64">
<![CDATA[
:75 %sine_reconstructor_16_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_0_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="60" op_0_bw="64">
<![CDATA[
:76 %sine_reconstructor_16_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="60" op_0_bw="64">
<![CDATA[
:77 %sine_reconstructor_16_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_2_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="60" op_0_bw="64">
<![CDATA[
:78 %sine_reconstructor_16_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_3_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="60" op_0_bw="64">
<![CDATA[
:79 %sine_reconstructor_16_4_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_4_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="60" op_0_bw="64">
<![CDATA[
:80 %sine_reconstructor_gesvj_V_i_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_V_i_V_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="60" op_0_bw="64">
<![CDATA[
:81 %sine_reconstructor_gesvj_V_j_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_V_j_V_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="60" op_0_bw="64">
<![CDATA[
:82 %sine_reconstructor_gesvj_sigma_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_gesvj_sigma_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="60" op_0_bw="64">
<![CDATA[
:83 %sine_reconstructor_16_14_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_14_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="60" op_0_bw="64">
<![CDATA[
:84 %sine_reconstructor_16_15_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_15_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="60" op_0_bw="64">
<![CDATA[
:85 %sine_reconstructor_16_16_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_16_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="60" op_0_bw="64">
<![CDATA[
:86 %sine_reconstructor_16_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_17"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="60" op_0_bw="64">
<![CDATA[
:87 %sine_reconstructor_16_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_18"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="60" op_0_bw="64">
<![CDATA[
:88 %sine_reconstructor_16_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="sine_reconstructor_16_19"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="5" op_15_bw="12" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="5">
<![CDATA[
:89 %call_ln48 = call void @loadSlidingWindow, i32 %buffer_in_0, i32 %buffer_in_1, i32 %buffer_in_2, i32 %buffer_in_3, i32 %buffer_in_4, i32 %buffer_in_5, i32 %buffer_in_6, i32 %buffer_in_7, i32 %buffer_in_8, i32 %buffer_in_9, i32 %buffer_in_10, i32 %buffer_in_11, i32 %sliding_window_size_s, i5 %sliding_window_front_ptr_s, i12 %sliding_window_buffer_samples_sample_V, i20 %sliding_window_buffer_samples_timestamp_V_0, i20 %sliding_window_buffer_samples_timestamp_V_1, i20 %sliding_window_buffer_samples_timestamp_V_2, i20 %sliding_window_buffer_samples_timestamp_V_3, i20 %sliding_window_buffer_samples_timestamp_V_4, i20 %sliding_window_buffer_samples_timestamp_V_5, i20 %sliding_window_buffer_samples_timestamp_V_6, i20 %sliding_window_buffer_samples_timestamp_V_7, i20 %sliding_window_buffer_samples_timestamp_V_8, i20 %sliding_window_buffer_samples_timestamp_V_9, i20 %sliding_window_buffer_samples_timestamp_V_10, i20 %sliding_window_buffer_samples_timestamp_V_11, i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %samples_buffer_out_addr = getelementptr i32 %samples_buffer_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="samples_buffer_out_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
:91 %samples_buffer_out_load = load i10 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="samples_buffer_out_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_41

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_54, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_0, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_1, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_2, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_3, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_4, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_5, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_6, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_7, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_8, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_9, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_10, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_11, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sines_buffer_out, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %sines_buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sines_buffer_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples_buffer_out, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples_buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %samples_buffer_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
:47 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @sine_reconstructor_OC_gesvj_OC_alpha_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i60 %sine_reconstructor_gesvj_alpha_strm, i60 %sine_reconstructor_gesvj_alpha_strm

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_gesvj_alpha_strm, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
:50 %empty_415 = specchannel i32 @_ssdm_op_SpecChannel, void @sine_reconstructor_OC_gesvj_OC_beta_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i60 %sine_reconstructor_gesvj_beta_strm, i60 %sine_reconstructor_gesvj_beta_strm

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_gesvj_beta_strm, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
:53 %empty_416 = specchannel i32 @_ssdm_op_SpecChannel, void @sine_reconstructor_OC_gesvj_OC_gamma_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i60 %sine_reconstructor_gesvj_gamma_strm, i60 %sine_reconstructor_gesvj_gamma_strm

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_gesvj_gamma_strm, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
:56 %empty_417 = specchannel i32 @_ssdm_op_SpecChannel, void @sine_reconstructor_OC_gesvj_OC_s_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i60 %sine_reconstructor_gesvj_s_strm, i60 %sine_reconstructor_gesvj_s_strm

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_gesvj_s_strm, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
:59 %empty_418 = specchannel i32 @_ssdm_op_SpecChannel, void @sine_reconstructor_OC_gesvj_OC_c_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i60 %sine_reconstructor_gesvj_c_strm, i60 %sine_reconstructor_gesvj_c_strm

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_gesvj_c_strm, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
:62 %empty_419 = specchannel i32 @_ssdm_op_SpecChannel, void @sine_reconstructor_OC_gesvj_OC_conv_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i60 %sine_reconstructor_gesvj_conv_strm, i60 %sine_reconstructor_gesvj_conv_strm

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_gesvj_conv_strm, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="5" op_15_bw="12" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="5">
<![CDATA[
:89 %call_ln48 = call void @loadSlidingWindow, i32 %buffer_in_0, i32 %buffer_in_1, i32 %buffer_in_2, i32 %buffer_in_3, i32 %buffer_in_4, i32 %buffer_in_5, i32 %buffer_in_6, i32 %buffer_in_7, i32 %buffer_in_8, i32 %buffer_in_9, i32 %buffer_in_10, i32 %buffer_in_11, i32 %sliding_window_size_s, i5 %sliding_window_front_ptr_s, i12 %sliding_window_buffer_samples_sample_V, i20 %sliding_window_buffer_samples_timestamp_V_0, i20 %sliding_window_buffer_samples_timestamp_V_1, i20 %sliding_window_buffer_samples_timestamp_V_2, i20 %sliding_window_buffer_samples_timestamp_V_3, i20 %sliding_window_buffer_samples_timestamp_V_4, i20 %sliding_window_buffer_samples_timestamp_V_5, i20 %sliding_window_buffer_samples_timestamp_V_6, i20 %sliding_window_buffer_samples_timestamp_V_7, i20 %sliding_window_buffer_samples_timestamp_V_8, i20 %sliding_window_buffer_samples_timestamp_V_9, i20 %sliding_window_buffer_samples_timestamp_V_10, i20 %sliding_window_buffer_samples_timestamp_V_11, i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
:91 %samples_buffer_out_load = load i10 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="samples_buffer_out_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92 %icmp_ln55 = icmp_eq  i32 %samples_buffer_out_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:93 %br_ln55 = br i1 %icmp_ln55, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="5" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="12" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln57 = call void @writeSamplesToRAM, i32 %samples_buffer_out, i5 %sliding_window_front_ptr_s, i5 %sliding_window_back_ptr_s, i20 %sliding_window_buffer_samples_timestamp_V_11, i20 %sliding_window_buffer_samples_timestamp_V_10, i20 %sliding_window_buffer_samples_timestamp_V_9, i20 %sliding_window_buffer_samples_timestamp_V_8, i20 %sliding_window_buffer_samples_timestamp_V_7, i20 %sliding_window_buffer_samples_timestamp_V_6, i20 %sliding_window_buffer_samples_timestamp_V_5, i20 %sliding_window_buffer_samples_timestamp_V_4, i20 %sliding_window_buffer_samples_timestamp_V_3, i20 %sliding_window_buffer_samples_timestamp_V_2, i20 %sliding_window_buffer_samples_timestamp_V_1, i20 %sliding_window_buffer_samples_timestamp_V_0, i12 %sliding_window_buffer_samples_sample_V

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="5" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="12" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln57 = call void @writeSamplesToRAM, i32 %samples_buffer_out, i5 %sliding_window_front_ptr_s, i5 %sliding_window_back_ptr_s, i20 %sliding_window_buffer_samples_timestamp_V_11, i20 %sliding_window_buffer_samples_timestamp_V_10, i20 %sliding_window_buffer_samples_timestamp_V_9, i20 %sliding_window_buffer_samples_timestamp_V_8, i20 %sliding_window_buffer_samples_timestamp_V_7, i20 %sliding_window_buffer_samples_timestamp_V_6, i20 %sliding_window_buffer_samples_timestamp_V_5, i20 %sliding_window_buffer_samples_timestamp_V_4, i20 %sliding_window_buffer_samples_timestamp_V_3, i20 %sliding_window_buffer_samples_timestamp_V_2, i20 %sliding_window_buffer_samples_timestamp_V_1, i20 %sliding_window_buffer_samples_timestamp_V_0, i12 %sliding_window_buffer_samples_sample_V

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln59 = store i32 0, i10 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln61 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:0 %sines_buffer_out_addr = getelementptr i32 %sines_buffer_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sines_buffer_out_addr"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:1 %sines_buffer_out_load = load i5 %sines_buffer_out_addr

]]></Node>
<StgValue><ssdm name="sines_buffer_out_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:1 %sines_buffer_out_load = load i5 %sines_buffer_out_addr

]]></Node>
<StgValue><ssdm name="sines_buffer_out_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2 %icmp_ln63 = icmp_eq  i32 %sines_buffer_out_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3 %br_ln63 = br i1 %icmp_ln63, void %._crit_edge1, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="96" op_0_bw="96" op_1_bw="60" op_2_bw="5" op_3_bw="5" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="12" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
_ifconv:0 %call_ret = call i96 @loadData, i60 %sine_reconstructor_times_V, i5 %sliding_window_front_ptr_s, i5 %sliding_window_back_ptr_s, i20 %sliding_window_buffer_samples_timestamp_V_11, i20 %sliding_window_buffer_samples_timestamp_V_10, i20 %sliding_window_buffer_samples_timestamp_V_9, i20 %sliding_window_buffer_samples_timestamp_V_8, i20 %sliding_window_buffer_samples_timestamp_V_7, i20 %sliding_window_buffer_samples_timestamp_V_6, i20 %sliding_window_buffer_samples_timestamp_V_5, i20 %sliding_window_buffer_samples_timestamp_V_4, i20 %sliding_window_buffer_samples_timestamp_V_3, i20 %sliding_window_buffer_samples_timestamp_V_2, i20 %sliding_window_buffer_samples_timestamp_V_1, i20 %sliding_window_buffer_samples_timestamp_V_0, i12 %sliding_window_buffer_samples_sample_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="96" op_0_bw="96" op_1_bw="60" op_2_bw="5" op_3_bw="5" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="12" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
_ifconv:0 %call_ret = call i96 @loadData, i60 %sine_reconstructor_times_V, i5 %sliding_window_front_ptr_s, i5 %sliding_window_back_ptr_s, i20 %sliding_window_buffer_samples_timestamp_V_11, i20 %sliding_window_buffer_samples_timestamp_V_10, i20 %sliding_window_buffer_samples_timestamp_V_9, i20 %sliding_window_buffer_samples_timestamp_V_8, i20 %sliding_window_buffer_samples_timestamp_V_7, i20 %sliding_window_buffer_samples_timestamp_V_6, i20 %sliding_window_buffer_samples_timestamp_V_5, i20 %sliding_window_buffer_samples_timestamp_V_4, i20 %sliding_window_buffer_samples_timestamp_V_3, i20 %sliding_window_buffer_samples_timestamp_V_2, i20 %sliding_window_buffer_samples_timestamp_V_1, i20 %sliding_window_buffer_samples_timestamp_V_0, i12 %sliding_window_buffer_samples_sample_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:1 %sine_reconstructor_phase_ref_idx_s = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="sine_reconstructor_phase_ref_idx_s"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:2 %sine_reconstructor_max_period_index_s = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="sine_reconstructor_max_period_index_s"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:3 %trunc_ln183 = trunc i32 %sine_reconstructor_max_period_index_s

]]></Node>
<StgValue><ssdm name="trunc_ln183"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:4 %sine_reconstructor_max_sample_index_s = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="sine_reconstructor_max_sample_index_s"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:5 %trunc_ln183_1 = trunc i32 %sine_reconstructor_max_sample_index_s

]]></Node>
<StgValue><ssdm name="trunc_ln183_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="32" op_9_bw="4" op_10_bw="7" op_11_bw="32" op_12_bw="32" op_13_bw="60" op_14_bw="51" op_15_bw="60" op_16_bw="60" op_17_bw="60" op_18_bw="60" op_19_bw="60" op_20_bw="60" op_21_bw="60" op_22_bw="60" op_23_bw="60" op_24_bw="60" op_25_bw="60" op_26_bw="60" op_27_bw="60" op_28_bw="60" op_29_bw="60" op_30_bw="60" op_31_bw="60" op_32_bw="60" op_33_bw="60" op_34_bw="60" op_35_bw="5" op_36_bw="5" op_37_bw="12" op_38_bw="100" op_39_bw="28" op_40_bw="22" op_41_bw="14" op_42_bw="29" op_43_bw="21" op_44_bw="13" op_45_bw="30" op_46_bw="23" op_47_bw="15" op_48_bw="126" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0">
<![CDATA[
_ifconv:6 %sine_reconstructor_fixed_phase_V = call i60 @computeRemainingChannels, i60 %sine_reconstructor_gesvj_alpha_strm, i60 %sine_reconstructor_gesvj_beta_strm, i60 %sine_reconstructor_gesvj_gamma_strm, i60 %sine_reconstructor_gesvj_s_strm, i60 %sine_reconstructor_gesvj_c_strm, i60 %sine_reconstructor_gesvj_conv_strm, i60 %sine_reconstructor_times_V, i32 %sine_reconstructor_phase_ref_idx_s, i4 %trunc_ln183, i7 %trunc_ln183_1, i32 %sine_reconstructor_5, i32 %sine_reconstructor_6, i60 %sine_reconstructor_8, i51 %sine_reconstructor_9, i60 %sine_reconstructor_x_V, i60 %sine_reconstructor_11, i60 %sine_reconstructor_12, i60 %sine_reconstructor_S_V, i60 %sine_reconstructor_14, i60 %sine_reconstructor_15, i60 %sine_reconstructor_16_0_0, i60 %sine_reconstructor_16_1, i60 %sine_reconstructor_16_2_0, i60 %sine_reconstructor_16_3_0, i60 %sine_reconstructor_16_4_0, i60 %sine_reconstructor_gesvj_V_i_V_0, i60 %sine_reconstructor_gesvj_V_j_V_0, i60 %sine_reconstructor_gesvj_sigma_V, i60 %sine_reconstructor_16_14_0, i60 %sine_reconstructor_16_15_0, i60 %sine_reconstructor_16_16_0, i60 %sine_reconstructor_16_17, i60 %sine_reconstructor_16_18, i60 %sine_reconstructor_16_19, i5 %sliding_window_front_ptr_s, i5 %sliding_window_back_ptr_s, i12 %sliding_window_buffer_samples_sample_V, i100 %ref_4oPi_table_100_V, i28 %second_order_float_cos_K0_V, i22 %second_order_float_cos_K1_V, i14 %second_order_float_cos_K2_V, i29 %second_order_float_sin_K0_V, i21 %second_order_float_sin_K1_V, i13 %second_order_float_sin_K2_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="sine_reconstructor_fixed_phase_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="32" op_9_bw="4" op_10_bw="7" op_11_bw="32" op_12_bw="32" op_13_bw="60" op_14_bw="51" op_15_bw="60" op_16_bw="60" op_17_bw="60" op_18_bw="60" op_19_bw="60" op_20_bw="60" op_21_bw="60" op_22_bw="60" op_23_bw="60" op_24_bw="60" op_25_bw="60" op_26_bw="60" op_27_bw="60" op_28_bw="60" op_29_bw="60" op_30_bw="60" op_31_bw="60" op_32_bw="60" op_33_bw="60" op_34_bw="60" op_35_bw="5" op_36_bw="5" op_37_bw="12" op_38_bw="100" op_39_bw="28" op_40_bw="22" op_41_bw="14" op_42_bw="29" op_43_bw="21" op_44_bw="13" op_45_bw="30" op_46_bw="23" op_47_bw="15" op_48_bw="126" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0">
<![CDATA[
_ifconv:6 %sine_reconstructor_fixed_phase_V = call i60 @computeRemainingChannels, i60 %sine_reconstructor_gesvj_alpha_strm, i60 %sine_reconstructor_gesvj_beta_strm, i60 %sine_reconstructor_gesvj_gamma_strm, i60 %sine_reconstructor_gesvj_s_strm, i60 %sine_reconstructor_gesvj_c_strm, i60 %sine_reconstructor_gesvj_conv_strm, i60 %sine_reconstructor_times_V, i32 %sine_reconstructor_phase_ref_idx_s, i4 %trunc_ln183, i7 %trunc_ln183_1, i32 %sine_reconstructor_5, i32 %sine_reconstructor_6, i60 %sine_reconstructor_8, i51 %sine_reconstructor_9, i60 %sine_reconstructor_x_V, i60 %sine_reconstructor_11, i60 %sine_reconstructor_12, i60 %sine_reconstructor_S_V, i60 %sine_reconstructor_14, i60 %sine_reconstructor_15, i60 %sine_reconstructor_16_0_0, i60 %sine_reconstructor_16_1, i60 %sine_reconstructor_16_2_0, i60 %sine_reconstructor_16_3_0, i60 %sine_reconstructor_16_4_0, i60 %sine_reconstructor_gesvj_V_i_V_0, i60 %sine_reconstructor_gesvj_V_j_V_0, i60 %sine_reconstructor_gesvj_sigma_V, i60 %sine_reconstructor_16_14_0, i60 %sine_reconstructor_16_15_0, i60 %sine_reconstructor_16_16_0, i60 %sine_reconstructor_16_17, i60 %sine_reconstructor_16_18, i60 %sine_reconstructor_16_19, i5 %sliding_window_front_ptr_s, i5 %sliding_window_back_ptr_s, i12 %sliding_window_buffer_samples_sample_V, i100 %ref_4oPi_table_100_V, i28 %second_order_float_cos_K0_V, i22 %second_order_float_cos_K1_V, i14 %second_order_float_cos_K2_V, i29 %second_order_float_sin_K0_V, i21 %second_order_float_sin_K1_V, i13 %second_order_float_sin_K2_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="sine_reconstructor_fixed_phase_V"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:7 %icmp_ln935 = icmp_eq  i60 %sine_reconstructor_fixed_phase_V, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv:8 %p_Result_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %sine_reconstructor_fixed_phase_V, i32 59

]]></Node>
<StgValue><ssdm name="p_Result_296"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:9 %tmp_V = sub i60 0, i60 %sine_reconstructor_fixed_phase_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv:10 %tmp_V_41 = select i1 %p_Result_296, i60 %tmp_V, i60 %sine_reconstructor_fixed_phase_V

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11 %p_Result_s = partselect i60 @llvm.part.select.i60, i60 %tmp_V_41, i32 59, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="60">
<![CDATA[
_ifconv:12 %p_Result_297 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i60, i4 15, i60 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_297"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:13 %tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_297, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:14 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %sub_ln944 = sub i32 60, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17 %tmp_166 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:18 %icmp_ln946 = icmp_sgt  i31 %tmp_166, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:19 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:20 %sub_ln947 = sub i6 21, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="60" op_0_bw="6">
<![CDATA[
_ifconv:21 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:22 %lshr_ln947 = lshr i60 1152921504606846975, i60 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="60" op_0_bw="32">
<![CDATA[
_ifconv:23 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:24 %shl_ln949 = shl i60 1, i60 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:25 %or_ln949_16 = or i60 %lshr_ln947, i60 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_16"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:26 %and_ln949 = and i60 %tmp_V_41, i60 %or_ln949_16

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:27 %icmp_ln949 = icmp_ne  i60 %and_ln949, i60 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %xor_ln949 = xor i1 %tmp_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
_ifconv:30 %p_Result_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %tmp_V_41, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_298"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %and_ln949_17 = and i1 %p_Result_298, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_17"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:36 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_298

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:40 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_17

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:49 %trunc_ln943 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="161" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:33 %sub_ln955 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="60" op_0_bw="32">
<![CDATA[
_ifconv:34 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:35 %shl_ln955 = shl i60 %tmp_V_41, i60 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37 %add_ln954 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="60" op_0_bw="32">
<![CDATA[
_ifconv:38 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ifconv:39 %lshr_ln954 = lshr i60 %tmp_V_41, i60 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ifconv:41 %m = select i1 %icmp_ln954, i60 %lshr_ln954, i60 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="61" op_0_bw="60">
<![CDATA[
_ifconv:42 %zext_ln951 = zext i60 %m

]]></Node>
<StgValue><ssdm name="zext_ln951"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="61" op_0_bw="1">
<![CDATA[
_ifconv:43 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv:44 %m_64 = add i61 %zext_ln951, i61 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_64"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="60" op_0_bw="60" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45 %m_s = partselect i60 @_ssdm_op_PartSelect.i60.i61.i32.i32, i61 %m_64, i32 1, i32 60

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="60">
<![CDATA[
_ifconv:46 %zext_ln951_15 = zext i60 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln951_15"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="61" op_2_bw="32">
<![CDATA[
_ifconv:47 %p_Result_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %m_64, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_294"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:48 %select_ln943 = select i1 %p_Result_294, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50 %sub_ln964 = sub i8 21, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:51 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:52 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_296, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:53 %p_Result_299 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_15, i9 %tmp_s, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_299"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:54 %LD = trunc i64 %p_Result_299

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:55 %select_ln935 = select i1 %icmp_ln935, i32 0, i32 %LD

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:56 %br_ln194 = br void

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln194, void %.split10, i4 0, void %_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln194 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln194 = icmp_eq  i4 %i, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln194 = br i1 %icmp_ln194, void %.split10, void %_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="4">
<![CDATA[
.split10:0 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:2 %phases_i_addr = getelementptr i32 %phases_i, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="phases_i_addr"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split10:3 %store_ln196 = store i32 %select_ln935, i4 %phases_i_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:4 %sine_reconstructor_6_addr = getelementptr i32 %sine_reconstructor_6, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="sine_reconstructor_6_addr"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="4">
<![CDATA[
.split10:5 %sine_reconstructor_6_load = load i4 %sine_reconstructor_6_addr

]]></Node>
<StgValue><ssdm name="sine_reconstructor_6_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln194"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="4">
<![CDATA[
.split10:5 %sine_reconstructor_6_load = load i4 %sine_reconstructor_6_addr

]]></Node>
<StgValue><ssdm name="sine_reconstructor_6_load"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
.split10:6 %bitcast_ln197 = bitcast i32 %sine_reconstructor_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln197"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:7 %amplitudes_i_addr = getelementptr i32 %amplitudes_i, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="amplitudes_i_addr"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split10:8 %store_ln197 = store i32 %bitcast_ln197, i4 %amplitudes_i_addr

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.split10:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i.preheader:0 %br_ln0 = br void %_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i:0 %i_20 = phi i4 %add_ln141, void %.split, i4 0, void %_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i:1 %add_ln141 = add i4 %i_20, i4 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i:3 %icmp_ln139 = icmp_eq  i4 %i_20, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i:5 %br_ln139 = br i1 %icmp_ln139, void %.split, void %_Z15writeSinesToRAMPVjP17SineReconstructor.exit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="4">
<![CDATA[
.split:0 %i_24_cast9 = zext i4 %i_20

]]></Node>
<StgValue><ssdm name="i_24_cast9"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="4">
<![CDATA[
.split:1 %i_24_cast = zext i4 %i_20

]]></Node>
<StgValue><ssdm name="i_24_cast"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %amplitudes_i_addr_1 = getelementptr i32 %amplitudes_i, i64 0, i64 %i_24_cast9

]]></Node>
<StgValue><ssdm name="amplitudes_i_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %amplitudes_i_load = load i4 %amplitudes_i_addr_1

]]></Node>
<StgValue><ssdm name="amplitudes_i_load"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %phases_i_addr_1 = getelementptr i32 %phases_i, i64 0, i64 %i_24_cast9

]]></Node>
<StgValue><ssdm name="phases_i_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
.split:9 %phases_i_load = load i4 %phases_i_addr_1

]]></Node>
<StgValue><ssdm name="phases_i_load"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:10 %add_ln142 = add i5 %i_24_cast, i5 13

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="213" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %amplitudes_i_load = load i4 %amplitudes_i_addr_1

]]></Node>
<StgValue><ssdm name="amplitudes_i_load"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="4">
<![CDATA[
.split:5 %zext_ln141 = zext i4 %add_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %sines_buffer_out_addr_1 = getelementptr i32 %sines_buffer_out, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="sines_buffer_out_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split:7 %store_ln141 = store i32 %amplitudes_i_load, i5 %sines_buffer_out_addr_1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
.split:9 %phases_i_load = load i4 %phases_i_addr_1

]]></Node>
<StgValue><ssdm name="phases_i_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="5">
<![CDATA[
.split:11 %zext_ln142 = zext i5 %add_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %sines_buffer_out_addr_2 = getelementptr i32 %sines_buffer_out, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="sines_buffer_out_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split:13 %store_ln142 = store i32 %phases_i_load, i5 %sines_buffer_out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.split:14 %br_ln0 = br void %_ZN17SineReconstructor21GetReconstructedSinesEPfS0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="223" st_id="17" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z15writeSinesToRAMPVjP17SineReconstructor.exit:0 %store_ln69 = store i32 0, i5 %sines_buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
_Z15writeSinesToRAMPVjP17SineReconstructor.exit:1 %br_ln71 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0">
<![CDATA[
._crit_edge1:0 %ret_ln72 = ret

]]></Node>
<StgValue><ssdm name="ret_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
