{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456848980134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456848980135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 18:16:19 2016 " "Processing started: Tue Mar 01 18:16:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456848980135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456848980135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOGIC2 -c LOGIC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOGIC2 -c LOGIC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456848980135 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456848980612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Behavioral " "Found design unit 1: Logic-Behavioral" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/Logic.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/Logic.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456848981736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Main-Behavioral " "Found design unit 1: PS2Main-Behavioral" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/PS2Main.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981741 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2Main " "Found entity 1: PS2Main" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/PS2Main.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456848981741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_srss-d_ff_srss " "Found design unit 1: d_ff_srss-d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/flipflop.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981747 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_srss " "Found entity 1: d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/flipflop.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456848981747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic2.vhd 2 1 " "Using design file logic2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic2-Behavioral " "Found design unit 1: Logic2-Behavioral" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic2 " "Found entity 1: Logic2" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848981833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1456848981833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LOGIC2 " "Elaborating entity \"LOGIC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456848981844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Scan_Err logic2.vhd(174) " "Verilog HDL or VHDL warning at logic2.vhd(174): object \"Scan_Err\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981893 "|LOGIC2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KBOutenable logic2.vhd(174) " "VHDL Signal Declaration warning at logic2.vhd(174): used explicit default value for signal \"KBOutenable\" because signal was never assigned a value" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 174 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1456848981894 "|LOGIC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A15Z logic2.vhd(199) " "Verilog HDL or VHDL warning at logic2.vhd(199): object \"A15Z\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981894 "|LOGIC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A15Znot logic2.vhd(201) " "Verilog HDL or VHDL warning at logic2.vhd(201): object \"A15Znot\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981894 "|LOGIC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MREQnot logic2.vhd(201) " "Verilog HDL or VHDL warning at logic2.vhd(201): object \"MREQnot\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981894 "|LOGIC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSACKnot logic2.vhd(201) " "Verilog HDL or VHDL warning at logic2.vhd(201): object \"BUSACKnot\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981894 "|LOGIC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RevRAmRomnot logic2.vhd(201) " "Verilog HDL or VHDL warning at logic2.vhd(201): object \"RevRAmRomnot\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981895 "|LOGIC2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSACKr logic2.vhd(202) " "Verilog HDL or VHDL warning at logic2.vhd(202): object \"BUSACKr\" assigned a value but never read" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456848981895 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sLCDRS logic2.vhd(558) " "Inferred latch for \"sLCDRS\" at logic2.vhd(558)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981926 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[0\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[0\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981926 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[1\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[1\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981927 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[2\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[2\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981927 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[3\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[3\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981927 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[4\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[4\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981928 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[5\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[5\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981928 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[6\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[6\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981928 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[7\] logic2.vhd(518) " "Inferred latch for \"COPCTL2\[7\]\" at logic2.vhd(518)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981929 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[0\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[0\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981929 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[1\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[1\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981929 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[2\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[2\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981930 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[3\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[3\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981930 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[4\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[4\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981931 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[5\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[5\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981931 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[6\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[6\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981931 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[7\] logic2.vhd(503) " "Inferred latch for \"COPCTL\[7\]\" at logic2.vhd(503)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981932 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[0\] logic2.vhd(488) " "Inferred latch for \"ENABLEREG\[0\]\" at logic2.vhd(488)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 488 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981932 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[2\] logic2.vhd(488) " "Inferred latch for \"ENABLEREG\[2\]\" at logic2.vhd(488)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 488 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981932 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[4\] logic2.vhd(488) " "Inferred latch for \"ENABLEREG\[4\]\" at logic2.vhd(488)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 488 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981933 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[5\] logic2.vhd(488) " "Inferred latch for \"ENABLEREG\[5\]\" at logic2.vhd(488)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 488 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981933 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[0\] logic2.vhd(466) " "Inferred latch for \"VidCTRsig\[0\]\" at logic2.vhd(466)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981933 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[1\] logic2.vhd(466) " "Inferred latch for \"VidCTRsig\[1\]\" at logic2.vhd(466)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981934 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[2\] logic2.vhd(466) " "Inferred latch for \"VidCTRsig\[2\]\" at logic2.vhd(466)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981934 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[3\] logic2.vhd(466) " "Inferred latch for \"VidCTRsig\[3\]\" at logic2.vhd(466)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981934 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[6\] logic2.vhd(466) " "Inferred latch for \"VidCTRsig\[6\]\" at logic2.vhd(466)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 466 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981935 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EPRWRsig logic2.vhd(455) " "Inferred latch for \"EPRWRsig\" at logic2.vhd(455)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 455 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981935 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KB_Stop logic2.vhd(437) " "Inferred latch for \"KB_Stop\" at logic2.vhd(437)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 437 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981935 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPINT logic2.vhd(430) " "Inferred latch for \"COPINT\" at logic2.vhd(430)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981935 "|LOGIC2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRMFREQ logic2.vhd(426) " "Inferred latch for \"FRMFREQ\" at logic2.vhd(426)" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456848981936 "|LOGIC2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_srss d_ff_srss:Inst_disp_FFmem " "Elaborating entity \"d_ff_srss\" for hierarchy \"d_ff_srss:Inst_disp_FFmem\"" {  } { { "logic2.vhd" "Inst_disp_FFmem" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848982059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Main PS2Main:Inst_PS2Main " "Elaborating entity \"PS2Main\" for hierarchy \"PS2Main:Inst_PS2Main\"" {  } { { "logic2.vhd" "Inst_PS2Main" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848982074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[1\] " "LATCH primitive \"COPCTL2\[1\]\" is permanently disabled" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1456848982401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[3\] " "LATCH primitive \"COPCTL2\[3\]\" is permanently disabled" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1456848982403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[6\] " "LATCH primitive \"COPCTL2\[6\]\" is permanently disabled" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1456848982403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[7\] " "LATCH primitive \"COPCTL2\[7\]\" is permanently disabled" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 518 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1456848982403 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PS2Main:Inst_PS2Main\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PS2Main:Inst_PS2Main\|Add0\"" {  } { { "ieee/numeric_std.vhd" "Add0" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456848982705 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1456848982705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456848983630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Instantiated megafunction \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983630 ""}  } { { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456848983630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983880 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848983903 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1456848984322 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1456848984322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NMI VCC " "Pin \"NMI\" is stuck at VCC" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456848984529 "|Logic2|NMI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456848984529 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLOCK " "Promoted clock signal driven by pin \"CLOCK\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1456848984575 ""} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "RESET " "Promoted clear signal driven by pin \"RESET\" to global clear signal" {  } {  } 0 280015 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "Quartus II" 0 -1 1456848984575 ""} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_OE" "BUSACK " "Promoted output enable signal driven by pin \"BUSACK\" to global output enable signal" {  } {  } 0 280016 "Promoted output enable signal driven by pin \"%1!s!\" to global output enable signal" 0 0 "Quartus II" 0 -1 1456848984575 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1456848984575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RS232INT " "No output dependent on input pin \"RS232INT\"" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456848985363 "|Logic2|RS232INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sWAIT " "No output dependent on input pin \"sWAIT\"" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456848985363 "|Logic2|sWAIT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456848985363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456848985376 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456848985376 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1456848985376 ""} { "Info" "ICUT_CUT_TM_MCELLS" "100 " "Implemented 100 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1456848985376 ""} { "Info" "ICUT_CUT_TM_SEXPS" "12 " "Implemented 12 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1456848985376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456848985376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456848985915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 18:16:25 2016 " "Processing ended: Tue Mar 01 18:16:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456848985915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456848985915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456848985915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456848985915 ""}
