<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>存在out参数的webservices_PLL环路参数的计算及建模 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="存在out参数的webservices_PLL环路参数的计算及建模" />
<meta property="og:description" content="尽管基本PLL自其出现之日起几乎保持原样，但是使用不同技术制作及满足不同应用要求的PLL的实现一直给设计者提出挑战。本篇先介绍一下传统电荷泵锁相环的稳定性和噪声建模，后续再从各种结构的PLL、电路设计注意事项、片上电感的设计等方面逐一展开。
1. PLL环路参数的计算及建模
1.1 环路参数的计算
传统电荷泵锁相环的结构框图如图1所示，由鉴频鉴相器(PFD)、电荷泵(CP)、环路滤波器(LPF)、压控振荡器(VCO)、分频器(1/N)组成。 Fig1. 传统电荷泵 PLL结构框图
PLL设计指标：VDD=1.2V,Fref=25MHz,Fvco=1.25GHz,N=50。
第一步，确定VCO增益Kvco和CP充放电电流Icp。
按照20%的设计余量，将VCO的输出频率范围设定为1.0GHz到1.5GHz。在1.2V电源电压下为使CP电流源工作在饱和区，并考虑到为确保VCO增益的线性度而尽可能的压缩控制电压范围，将控制电压范围设为280mV到450mV，得Kvco≈3GHz/V。实际设计时可适当增大控制电压范围(如200~1000mV)，也可适当增大或减小Kvco，这里只是做一个假设，目的是学会如何计算PLL环路参数。
考虑面积功耗等因素的影响Icp折中取100uA。
第二步，环路带宽fc和相位裕度PM。
Fc取1MHz，PM取55deg。
第三步，计算LPF电阻(R2)和电容(C1、C2)的取值。
将图1所示的PLL结构框图等效成图2所示的负反馈系统：
Fig2. PLL等效负反馈系统
根据上述等式的推导，编写如下的MATLAB代码，可得滤波器的参数：
clear all;
close all;
clc;
Fc=1e6;%环路带宽
Kvco=2*pi*3e9;%VCO增益
Icp=100e-6;%电荷泵电流
Kpc=Icp/(2*pi);
N=50;%分频比
PM=55;%相位裕度
%==========================================================
Wc=2*pi*Fc;
fai=(pi/180)*PM;
tao1=(1/cos(fai)-tan(fai))/Wc;%时间常数1
tao2=1/(Wc*Wc*tao1);%时间常数2
radnum=(Wc*tao2)^2&#43;1;
radden=(Wc*tao1)^2&#43;1;
a=sqrt(radnum/radden);
b=(Kpc*Kvco)/(N*Wc*Wc);
C1=(tao1/tao2)*b*a;
C2=C1*(tao2/tao1-1);
R2=tao2/C2;
%=====================滤波器的传递函数======================
num1=[tao2,1];
den1=[tao1,1,0];
Fs=tf(num1,den1)/(C1&#43;C2);
%=================整体开环L0s=Gs*Hs传递函数=================
G=Kpc*Fs*Kvco;
den2=[1,0];
Gs=G*tf(1,den2);
Hs=1/N;
L0s=Gs*Hs;
%===================开环传递函数波特图======================
figure(1)
bode(L0s,{2*pi*10000,2*pi*100000000})
PLL幅频和相频特性曲线如图3所示，发现环路相位裕度和带宽与计算结果一致。
Fig3. PLL幅频和相频特性曲线
1.2 滤波器参数与环路带宽的关系
PM=60o,Icp=100uA,Kvco=3GHz/V,N=50
带宽/kHz
C1/pF
C2/pF
R2/kΩ
600
113.12
1462.40" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/f98d7f2a3ff7d2ab0677ef688aebf851/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2020-11-21T22:11:13+08:00" />
<meta property="article:modified_time" content="2020-11-21T22:11:13+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">存在out参数的webservices_PLL环路参数的计算及建模</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <div class="._5ce-wx-style" style="font-size:16px;"> 
 <div class="rich_media_content" id="js_content"> 
  <p>尽管基本PLL自其出现之日起几乎保持原样，但是使用不同技术制作及满足不同应用要求的PLL的实现一直给设计者提出挑战。本篇先介绍一下传统电荷泵锁相环的稳定性和噪声建模，后续再从各种结构的PLL、电路设计注意事项、片上电感的设计等方面逐一展开。</p> 
  <p><strong>1.      </strong><strong>PLL</strong><strong>环路参数的计算及建模</strong></p> 
  <p><strong>1.1 </strong><strong>环路参数的计算</strong></p> 
  <p>传统电荷泵锁相环的结构框图如图1所示，由鉴频鉴相器(PFD)、电荷泵(CP)、环路滤波器(LPF)、压控振荡器(VCO)、分频器(1/N)组成。  <img src="https://images2.imgbox.com/e3/c6/RKAWJh8H_o.png" alt="ffdfef7d0d2b7f78d84bebceea08c199.png"></p> 
  <p>Fig1. 传统电荷泵 PLL结构框图</p> 
  <p>PLL设计指标：VDD=1.2V,Fref=25MHz,Fvco=1.25GHz,N=50。</p> 
  <p>第一步，确定VCO增益Kvco和CP充放电电流Icp。</p> 
  <p>       按照20%的设计余量，将VCO的输出频率范围设定为1.0GHz到1.5GHz。在1.2V电源电压下为使CP电流源工作在饱和区，并考虑到为确保VCO增益的线性度而尽可能的压缩控制电压范围，将控制电压范围设为280mV到450mV，得Kvco≈3GHz/V。实际设计时可适当增大控制电压范围(如200~1000mV)，也可适当增大或减小Kvco，这里只是做一个假设，目的是学会如何计算PLL环路参数。</p> 
  <p>       考虑面积功耗等因素的影响Icp折中取100uA。</p> 
  <p>       第二步，环路带宽fc和相位裕度PM。</p> 
  <p>       Fc取1MHz，PM取55deg。</p> 
  <p>       第三步，计算LPF电阻(R2)和电容(C1、C2)的取值。</p> 
  <p>将图1所示的PLL结构框图等效成图2所示的负反馈系统：</p> 
  <p><img src="https://images2.imgbox.com/91/52/eswZRY87_o.png" alt="c00f058ae825fef3ca83c49df7029d10.png"></p> 
  <p>Fig2.  PLL等效负反馈系统</p> 
  <p><img src="https://images2.imgbox.com/26/a8/U8h1KQSM_o.png" alt="bb5c83b4d2798398bf10d1c5ff9baab1.png"></p> 
  <p><img src="https://images2.imgbox.com/b4/b6/ZLsOgEWS_o.png" alt="a441ea41ecac487abfe946bd1dbe0211.png"></p> 
  <p>根据上述等式的推导，编写如下的MATLAB代码，可得滤波器的参数：</p> 
  <p>clear all;</p> 
  <p>close all;</p> 
  <p>clc;</p> 
  <p>Fc=1e6;%环路带宽</p> 
  <p>Kvco=2*pi*3e9;%VCO增益</p> 
  <p>Icp=100e-6;%电荷泵电流</p> 
  <p>Kpc=Icp/(2*pi);</p> 
  <p>N=50;%分频比</p> 
  <p>PM=55;%相位裕度</p> 
  <p>%==========================================================</p> 
  <p>Wc=2*pi*Fc;</p> 
  <p>fai=(pi/180)*PM;</p> 
  <p>tao1=(1/cos(fai)-tan(fai))/Wc;%时间常数1</p> 
  <p>tao2=1/(Wc*Wc*tao1);%时间常数2</p> 
  <p>radnum=(Wc*tao2)^2+1;</p> 
  <p>radden=(Wc*tao1)^2+1;</p> 
  <p>a=sqrt(radnum/radden);</p> 
  <p>b=(Kpc*Kvco)/(N*Wc*Wc);</p> 
  <p>C1=(tao1/tao2)*b*a;</p> 
  <p>C2=C1*(tao2/tao1-1);</p> 
  <p>R2=tao2/C2;</p> 
  <p>%=====================滤波器的传递函数======================</p> 
  <p>num1=[tao2,1];</p> 
  <p>den1=[tao1,1,0];</p> 
  <p>Fs=tf(num1,den1)/(C1+C2);</p> 
  <p>%=================整体开环L0s=Gs*Hs传递函数=================</p> 
  <p>G=Kpc*Fs*Kvco;</p> 
  <p>den2=[1,0];</p> 
  <p>Gs=G*tf(1,den2);</p> 
  <p>Hs=1/N;</p> 
  <p>L0s=Gs*Hs;</p> 
  <p>%===================开环传递函数波特图======================</p> 
  <p>figure(1)</p> 
  <p>bode(L0s,{2*pi*10000,2*pi*100000000})</p> 
  <p>PLL幅频和相频特性曲线如图3所示，发现环路相位裕度和带宽与计算结果一致。</p> 
  <p><img src="https://images2.imgbox.com/31/71/ELNJrDBO_o.png" alt="df53884aacd8006a19c4d15accff5bde.png"></p> 
  <p>Fig3.  PLL幅频和相频特性曲线</p> 
  <p><strong>1.2 </strong><strong>滤波器参数与环路带宽的关系</strong></p> 
  <table cellspacing="0" cellpadding="0"><tbody><tr><td colspan="4"><p>PM=60o,Icp=100uA,Kvco=3GHz/V,N=50</p></td></tr><tr><td><p>带宽/kHz</p></td><td><p>C1/pF</p></td><td><p>C2/pF</p></td><td><p>R2/kΩ</p></td></tr><tr><td><p>600</p></td><td><p>113.12</p></td><td><p>1462.40</p></td><td><p>0.68</p></td></tr><tr><td><p>900</p></td><td><p>50.28</p></td><td><p>649.98</p></td><td><p>1.02</p></td></tr><tr><td><p>1200</p></td><td><p>28.28</p></td><td><p>365.61</p></td><td><p>1.35</p></td></tr><tr><td><p>1500</p></td><td><p>18.01</p></td><td><p>234.00</p></td><td><p>1.69</p></td></tr><tr><td><p>1800</p></td><td><p>12.57</p></td><td><p>162.49</p></td><td><p>2.03</p></td></tr><tr><td><p>2100</p></td><td><p>9.23</p></td><td><p>119.38</p></td><td><p>2.37</p></td></tr><tr><td><p>2500</p></td><td><p>6.52</p></td><td><p>84.24</p></td><td><p>2.82</p></td></tr></tbody></table> 
  <p>       图4给出了PLL带宽与滤波器参数之间的关系</p> 
  <p><img src="https://images2.imgbox.com/17/d7/AuaobhKL_o.png" alt="5d0fe5d803a0065917caac1fc09a9d1f.png"></p> 
  <p>a.  环路带宽与C1的关系</p> 
  <p><img src="https://images2.imgbox.com/85/5b/h7Gef8su_o.png" alt="981aaabe678b8e3f671f88891512263c.png"></p> 
  <p>b.  环路带宽与C2的关系</p> 
  <p><img src="https://images2.imgbox.com/60/c4/TMD8TPja_o.png" alt="2992da085da3766ffda0d45df4b3a6c0.png"></p> 
  <p>c.  环路带宽与R2的关系</p> 
  <p>Fig4.  环路带宽与滤波器参数的关系</p> 
  <p>       结论：环路带宽与R2成正比，与C1和C2成反比</p> 
  <p><strong>1.3 </strong><strong>滤波器参数与相位裕度的关系</strong></p> 
  <table cellspacing="0" cellpadding="0"><tbody><tr><td colspan="4"><p>fc=1MHz,Icp=100uA,Kvco=100MHz/V,N=50</p></td></tr><tr><td><p>PM/o</p></td><td><p>C1/pF</p></td><td><p>C2/pF</p></td><td><p>R2/kΩ</p></td></tr><tr><td><p>20</p></td><td><p>3.55</p></td><td><p>3.69</p></td><td><p>61.64</p></td></tr><tr><td><p>30</p></td><td><p>2.92</p></td><td><p>5.85</p></td><td><p>47.12</p></td></tr><tr><td><p>40</p></td><td><p>2.36</p></td><td><p>8.50</p></td><td><p>40.15</p></td></tr><tr><td><p>50</p></td><td><p>1.84</p></td><td><p>12.08</p></td><td><p>36.21</p></td></tr><tr><td><p>60</p></td><td><p>1.36</p></td><td><p>17.55</p></td><td><p>33.85</p></td></tr><tr><td><p>70</p></td><td><p>0.89</p></td><td><p>27.84</p></td><td><p>32.42</p></td></tr></tbody></table> 
  <p>       图5给出了PLL相位裕度与滤波器参数之间的关系</p> 
  <p><img src="https://images2.imgbox.com/d7/03/fecTSqHs_o.png" alt="0be442585fdf688238747c737458ef8c.png"></p> 
  <p>a.  相位裕度与C1的关系</p> 
  <p><img src="https://images2.imgbox.com/28/f7/Wc35LWQH_o.png" alt="782ba03f769e2b98a77309aa09ae7aed.png"></p> 
  <p>b.  相位裕度与C2的关系</p> 
  <p><img src="https://images2.imgbox.com/02/e9/O0t6CWQj_o.png" alt="291eeb8ca528d762fac60c6cb7452994.png"></p> 
  <p>c.  相位裕度与R2的关系</p> 
  <p>Fig5.  相位裕度与滤波器参数的关系</p> 
  <p>       结论：相位裕度与C2成正比，与C1和R2成反比</p> 
  <p><strong>1.4 PLL</strong><strong>环路建模</strong></p> 
  <p>用veriloga完成PLL建模，如图6所示。</p> 
  <p><img src="https://images2.imgbox.com/d8/98/TM1MPUeM_o.png" alt="4bc4114bad28aac7140f93616b7042d7.png"></p> 
  <p>Fig6.  PLL环路建模</p> 
  <p>       用图6所示的环路模型可以做很多有意思的事情，图7和图8分别给出了锁定时间与环路带宽之间的关系，环路带宽/参考频率与稳定性之间的关系。下图7和图8说明：对于特定相位裕度，在一定范围内PLL锁定时间随带宽的增大不断减小，当带宽大于fref/10后系统的离散性变的越来越严重，带宽增大到fref/3后系统无法锁定。因此PLL环路带宽的选取存在一个折中，通常环路带宽取fref/20、fref/30或更小，具体多少要看应用。</p> 
  <p><img src="https://images2.imgbox.com/9d/e8/kYplJTW5_o.png" alt="6e044fbf1115a8dc14e16d47d129ab56.png"></p> 
  <p>Fig7.  锁定时间与环路带宽之间的关系</p> 
  <p><img src="https://images2.imgbox.com/ba/95/nDSK70vY_o.png" alt="69c10d6c813a561d5d6d6bb93e585c8e.png"></p> 
  <p>Fig8.  环路带宽/参考频率与稳定性之间的关系</p> 
  <p>       为了使PLL有最快的锁定时间，相位裕度也存在一个折中，由图9给出了相位裕度与稳定性之间的关系，可见相位裕度在50-70度之前是一个比较好的选择。</p> 
  <p><img src="https://images2.imgbox.com/5c/7e/yOSKaImW_o.png" alt="94b1339cf02931b7927b63e24cf2e0ec.png"></p> 
  <p>Fig9.  相位裕度与稳定性之间的关系</p> 
  <p><strong>2.      </strong><strong>PLL</strong><strong>噪声分析</strong></p> 
  <p><strong>2.1 </strong><strong>噪声传函</strong></p> 
  <p>图10给出了PLL相位域模型，并标注了各种噪声源。这些噪声源既包含了各模块的本征噪声，也包含了其他外部噪声源对本模块的影响，如电源电压噪声、衬底噪声等。可以得到该PLL的开环传递函数为：</p> 
  <p><img src="https://images2.imgbox.com/cc/c1/WDVMr9xe_o.png" alt="5de150fc5c5d31b6b19639e103c2c251.png"></p> 
  <p><img src="https://images2.imgbox.com/5f/ca/HVhjjm8Z_o.png" alt="4c094f3e63e9541ea05bdf389fcfd2e2.png"></p> 
  <p>Fig10.  PLL的相位域模型</p> 
  <p>       由此可写出各模块到输出的噪声传递函数(NTF)：</p> 
  <p><img src="https://images2.imgbox.com/56/87/K7qjJ6Td_o.png" alt="54fe7282111eb586dcb0c079605fd632.png"></p> 
  <p>经上述分析可知，为了得到最佳的系统相位噪声性能，不仅要尽可能降低各个电路模块引入的噪声，而且还要合理选择环路带宽，有效地抑制带内和带外噪声。</p> 
  <p>PLL环路各参数选取如下：</p> 
  <p><img src="https://images2.imgbox.com/9f/61/xLvXEThO_o.png" alt="1418dc8afb05267d522ec998fb8c3786.png"></p> 
  <p>为得到参考时钟(Vref)到输出端(Vvco)的闭环噪声曲线，搭建了图11所示的PLL行为级模型，其中E0,E1调用analoglib里的vcvs(压控电压源)；G0,G1调用analoglib里的vccs(压控电流源)。</p> 
  <p><img src="https://images2.imgbox.com/ad/b5/iMIUYq20_o.png" alt="c865fd0aec343a6244950a0a24323ea3.png"></p> 
  <p>Fig11.  参考时钟到输出端的Test Bench</p> 
  <p>参考频率到输出端的闭环噪声传递函数具有低通特性。对图11建立的行为级模型进行AC仿真，得到其幅频特性如下图12所示，可见其具有低通特性，公式的正确性。</p> 
  <p><img src="https://images2.imgbox.com/5a/b8/NGtqpJb8_o.png" alt="1f15afda59535a9325f15749527beac9.png"></p> 
  <p>Fig12.  参考时钟到输出端的幅频特性曲线</p> 
  <p>       同样搭建分频器到输出端的噪声仿真图，如图13所示：</p> 
  <p><img src="https://images2.imgbox.com/96/7c/SGFWmdYu_o.png" alt="b8e8e578008c26055e194371a5f33355.png"></p> 
  <p><img src="https://images2.imgbox.com/40/31/lqtScZuj_o.png" alt="89c47ded64c9886b48cfb2e5f3191a5a.png"></p> 
  <p>Fig13.  分频器到输出端的Test Bench(上述两图均可)</p> 
  <p>分频器到输出端的幅频特性曲线，如图14所示：</p> 
  <p><img src="https://images2.imgbox.com/2d/a3/8aqzGx0S_o.png" alt="66c749f35347983d941ed1981fbbc375.png"></p> 
  <p>Fig14.  分频器到输出端的幅频特性曲线</p> 
  <p>同样搭建PFD到输出端的噪声仿真图，如图15所示：</p> 
  <p><img src="https://images2.imgbox.com/d6/4a/1L8CgCxH_o.png" alt="0fc681c7f90fc5730bd53b180520d17b.png"></p> 
  <p>Fig15.  PFD到输出端的Test Bench(对其做了简单等效)</p> 
  <p>PFD到输出端的幅频特性曲线，如图16所示：</p> 
  <p><img src="https://images2.imgbox.com/41/c5/HpZ1QuUh_o.png" alt="196fe277bb97321435da29dc58ef378d.png"></p> 
  <p>Fig16.  PFD到输出端的幅频特性曲线</p> 
  <p>同样搭建环路滤波器到输出端的噪声仿真图，如图17所示：</p> 
  <p><img src="https://images2.imgbox.com/b2/65/Nc55yecj_o.png" alt="6c04e6f85c7cb4f392135a0ed37a5cf0.png"></p> 
  <p><img src="https://images2.imgbox.com/25/c2/LdzZL4xd_o.png" alt="c47af11fd4dad7ebc67cc683012a2059.png"></p> 
  <p>Fig17.  环路滤波器到输出端的Test Bench(上述两图均可)</p> 
  <p>环路滤波器到输出端的幅频特性曲线，如图18所示：</p> 
  <p><img src="https://images2.imgbox.com/66/37/K2cJePJA_o.png" alt="760074f588450096dfa825e45e13558c.png"></p> 
  <p>Fig18.  环路滤波器到输出端的幅频特性曲线</p> 
  <p>同样搭建VCO到输出端的噪声仿真图，如图19所示：</p> 
  <p><img src="https://images2.imgbox.com/63/61/QQKkP7Oc_o.png" alt="0eb4e63be8426583f44c591b92caffb2.png"></p> 
  <p><img src="https://images2.imgbox.com/bb/0a/iqDB75sN_o.png" alt="ad44f71cfbb58c81d5a92b335b6b0206.png"></p> 
  <p>Fig19.  VCO到输出端的Test Bench(上述两图均可)</p> 
  <p>VCO到输出端的幅频特性曲线，如图20所示：</p> 
  <p><img src="https://images2.imgbox.com/d6/4a/G1b6Ibze_o.png" alt="2e41519e5d67bcdc2ba9b417f99adbc7.png"></p> 
  <p>Fig20.  VCO到输出端的幅频特性曲线</p> 
  <p>       同一坐标系下，PLL各噪声结点到输出端的幅频特性曲线如下图21所示：</p> 
  <p><img src="https://images2.imgbox.com/c5/a3/kwYjO5cc_o.png" alt="a7e63a3e675b3c48d6233c8ef01ead58.png"></p> 
  <p>Fig21.  同一坐标系下各噪声结点到输出端的幅频特性曲线</p> 
  <p><strong>2.2 </strong><strong>噪声建模</strong></p> 
  <p>用veriloga完成了PLL噪声建模，如图22所示，验证qpll的噪声性能。模型采用传统电荷泵结构，各模块的噪声通过仿真或测试得到，所有噪声均转换为电压噪声(V<sup>2</sup>/Hz)。</p> 
  <p><img src="https://images2.imgbox.com/17/ac/WsNSyM5d_o.png" alt="97c59ededadc4aa8181a8b856750a965.png"></p> 
  <p>Fig22.  PLL噪声建模</p> 
  <p>       得到各模块电压噪声，进行noise仿真，得到输出端的电压噪声，然后用下式进行计算，得到Jitter：</p> 
  <p>         spectre计算公式如下：</p> 
  <p><img src="https://images2.imgbox.com/62/fe/2q1JbgUH_o.png" alt="95b2edaaed9a072a25204414c6670a42.png"></p> 
  <p>Rms_Jitter_Per_UI:(sqrt(integ(((getData("out"?result "noise")**2) * 2) 10 100000000 " ")) / 6.283185)</p> 
  <p>P2P_Jitter_Per_UI:((sqrt(integ(((getData("out"?result "noise")**2) * 2) 10 100000000 " ")) / 6.283185) *14)</p> 
  <p>output noise; V**2 / Hz:db((getData("out" ?result"noise")**2))</p> 
  <p>Total_PN:(10 * log10((getData("out"?result "noise")**2)))</p> 
  <p><img src="https://images2.imgbox.com/86/b8/nmVxNnpo_o.png" alt="24a697138236bd3622a18b76b85190cf.png"></p> 
  <p>Fig23.  PLL noise拟合结果</p> 
  <p>       上图环路16种仿真case下，输出噪声的rms jitter和p2p jitter统计如下：</p> 
  <table cellspacing="0" cellpadding="0"><thead><tr><td><p>Value</p></td><td><p>rms jitter[mUI]</p></td><td><p>p2p jitter[mUI]</p></td></tr></thead><tbody><tr><td><p>Min</p></td><td><p>5.431</p></td><td><p>76.03</p></td></tr><tr><td><p>Max</p></td><td><p>7.096</p></td><td><p>99.34</p></td></tr></tbody></table> 
  <p>       tt corner下各模块噪声占比如图24所示：</p> 
  <p><img src="https://images2.imgbox.com/c1/40/tckyD7MU_o.png" alt="485bda798f0650717b73728cc052fc04.png"></p> 
  <p>Fig24.  各模块的噪声占比</p> 
 </div> 
</div>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/428e08a90fe3fd13fab68592c88939d3/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">SpringCloud Alibaba Nacos持久化到Mysql8.x的问题解决笔记</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/a8ded91bca47f9ad6096d9946f2f347e/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">vue脚手架依赖包安装不成功_npm安装教程</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>