#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 25 21:22:09 2020
# Process ID: 15600
# Current directory: E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/enqueue_dequeue_frame/xsim_script.tcl}
# Log file: E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.log
# Journal file: E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/enqueue_dequeue_frame/xsim_script.tcl
# xsim {enqueue_dequeue_frame} -autoloadwcfg -tclbatch {enqueue_dequeue_frame.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source enqueue_dequeue_frame.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set inout_frame_group [add_wave_group inout_frame(memory) -into $cinoutgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_q0 -into $inout_frame_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_d0 -into $inout_frame_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_we0 -into $inout_frame_group -color #ffff00 -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_ce0 -into $inout_frame_group -color #ffff00 -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_address0 -into $inout_frame_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set ac_group [add_wave_group ac(wire) -into $cinputgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ac -into $ac_group -radix hex
## set operation_group [add_wave_group operation(wire) -into $cinputgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/operation -into $operation_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_start -into $blocksiggroup
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_done -into $blocksiggroup
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_idle -into $blocksiggroup
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_enqueue_dequeue_frame_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_operation -into $tb_portdepth_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_ac -into $tb_portdepth_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_inout_frame -into $tb_portdepth_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_inout_frame_group [add_wave_group inout_frame(memory) -into $tbcinoutgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_q0 -into $tb_inout_frame_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_d0 -into $tb_inout_frame_group -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_we0 -into $tb_inout_frame_group -color #ffff00 -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_ce0 -into $tb_inout_frame_group -color #ffff00 -radix hex
## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_address0 -into $tb_inout_frame_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_ac_group [add_wave_group ac(wire) -into $tbcinputgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/ac -into $tb_ac_group -radix hex
## set tb_operation_group [add_wave_group operation(wire) -into $tbcinputgroup]
## add_wave /apatb_enqueue_dequeue_frame_top/operation -into $tb_operation_group -radix hex
## save_wave_config enqueue_dequeue_frame.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 11 [0.00%] @ "125000"
// RTL Simulation : 1 / 11 [100.00%] @ "2165000"
// RTL Simulation : 2 / 11 [100.00%] @ "4195000"
// RTL Simulation : 3 / 11 [100.00%] @ "6225000"
// RTL Simulation : 4 / 11 [100.00%] @ "8255000"
// RTL Simulation : 5 / 11 [100.00%] @ "10285000"
// RTL Simulation : 6 / 11 [100.00%] @ "10305000"
// RTL Simulation : 7 / 11 [100.00%] @ "12335000"
// RTL Simulation : 8 / 11 [100.00%] @ "14365000"
// RTL Simulation : 9 / 11 [100.00%] @ "16395000"
// RTL Simulation : 10 / 11 [100.00%] @ "18425000"
// RTL Simulation : 11 / 11 [100.00%] @ "18445000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18485 ns : File "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_frame.autotb.v" Line 377
## quit
INFO: [Common 17-206] Exiting xsim at Sun Oct 25 21:22:17 2020...
