Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 22 15:35:54 2024
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_master_timing_summary_routed.rpt -pb I2C_master_timing_summary_routed.pb -rpx I2C_master_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_master
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       39          
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (21)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  124          inf        0.000                      0                  124           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SRST
                            (input port)
  Destination:            SDA_OUT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 1.564ns (25.832%)  route 4.489ns (74.168%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  SRST (IN)
                         net (fo=0)                   0.000     0.000    SRST
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 f  SRST_IBUF_inst/O
                         net (fo=23, routed)          2.850     3.811    SRST_IBUF
    SLICE_X2Y70          LUT5 (Prop_lut5_I2_O)        0.150     3.961 r  DATA_VALID_i_3/O
                         net (fo=4, routed)           0.839     4.800    DATA_VALID_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I3_O)        0.328     5.128 r  SDA_OUT_i_3/O
                         net (fo=1, routed)           0.801     5.929    SDA_OUT_i_3_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     6.053 r  SDA_OUT_i_1/O
                         net (fo=1, routed)           0.000     6.053    SDA_OUT_i_1_n_0
    SLICE_X2Y69          FDPE                                         r  SDA_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRST
                            (input port)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 1.694ns (29.229%)  route 4.101ns (70.771%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  SRST (IN)
                         net (fo=0)                   0.000     0.000    SRST
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 f  SRST_IBUF_inst/O
                         net (fo=23, routed)          2.399     3.360    SRST_IBUF
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.152     3.512 r  NACK_i_5/O
                         net (fo=2, routed)           0.622     4.134    NACK_i_5_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.332     4.466 r  state[3]_i_4/O
                         net (fo=1, routed)           0.282     4.748    state[3]_i_4_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I1_O)        0.124     4.872 r  state[3]_i_3/O
                         net (fo=1, routed)           0.798     5.670    state[3]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.794 r  state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.794    state[3]_i_1_n_0
    SLICE_X5Y68          FDCE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            shift_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 1.353ns (23.561%)  route 4.389ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    N14                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  WE_IBUF_inst/O
                         net (fo=12, routed)          2.188     3.169    WE_IBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  DATA_VALID_i_4/O
                         net (fo=7, routed)           1.167     4.460    DATA_VALID_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124     4.584 r  shift[7]_i_3/O
                         net (fo=2, routed)           0.300     4.884    shift[7]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  shift[7]_i_1/O
                         net (fo=7, routed)           0.733     5.741    shift[7]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            shift_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 1.353ns (23.561%)  route 4.389ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    N14                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  WE_IBUF_inst/O
                         net (fo=12, routed)          2.188     3.169    WE_IBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  DATA_VALID_i_4/O
                         net (fo=7, routed)           1.167     4.460    DATA_VALID_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124     4.584 r  shift[7]_i_3/O
                         net (fo=2, routed)           0.300     4.884    shift[7]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  shift[7]_i_1/O
                         net (fo=7, routed)           0.733     5.741    shift[7]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            shift_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 1.353ns (23.561%)  route 4.389ns (76.439%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    N14                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  WE_IBUF_inst/O
                         net (fo=12, routed)          2.188     3.169    WE_IBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  DATA_VALID_i_4/O
                         net (fo=7, routed)           1.167     4.460    DATA_VALID_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124     4.584 r  shift[7]_i_3/O
                         net (fo=2, routed)           0.300     4.884    shift[7]_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.008 r  shift[7]_i_1/O
                         net (fo=7, routed)           0.733     5.741    shift[7]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRST
                            (input port)
  Destination:            STATUS_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 1.334ns (23.437%)  route 4.357ns (76.563%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  SRST (IN)
                         net (fo=0)                   0.000     0.000    SRST
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 f  SRST_IBUF_inst/O
                         net (fo=23, routed)          2.399     3.360    SRST_IBUF
    SLICE_X4Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.484 r  state[2]_i_3/O
                         net (fo=10, routed)          1.041     4.526    state[2]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.650 r  STATUS[2]_i_4/O
                         net (fo=1, routed)           0.444     5.094    STATUS[2]_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     5.218 r  STATUS[2]_i_1/O
                         net (fo=3, routed)           0.473     5.690    STATUS[2]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  STATUS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRST
                            (input port)
  Destination:            STATUS_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 1.334ns (23.437%)  route 4.357ns (76.563%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  SRST (IN)
                         net (fo=0)                   0.000     0.000    SRST
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 f  SRST_IBUF_inst/O
                         net (fo=23, routed)          2.399     3.360    SRST_IBUF
    SLICE_X4Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.484 r  state[2]_i_3/O
                         net (fo=10, routed)          1.041     4.526    state[2]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.650 r  STATUS[2]_i_4/O
                         net (fo=1, routed)           0.444     5.094    STATUS[2]_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     5.218 r  STATUS[2]_i_1/O
                         net (fo=3, routed)           0.473     5.690    STATUS[2]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  STATUS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SRST
                            (input port)
  Destination:            STATUS_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 1.334ns (23.437%)  route 4.357ns (76.563%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  SRST (IN)
                         net (fo=0)                   0.000     0.000    SRST
    N17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 f  SRST_IBUF_inst/O
                         net (fo=23, routed)          2.399     3.360    SRST_IBUF
    SLICE_X4Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.484 r  state[2]_i_3/O
                         net (fo=10, routed)          1.041     4.526    state[2]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.650 r  STATUS[2]_i_4/O
                         net (fo=1, routed)           0.444     5.094    STATUS[2]_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     5.218 r  STATUS[2]_i_1/O
                         net (fo=3, routed)           0.473     5.690    STATUS[2]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  STATUS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            QUEUED_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 1.353ns (23.856%)  route 4.318ns (76.144%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    N14                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  WE_IBUF_inst/O
                         net (fo=12, routed)          2.188     3.169    WE_IBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  DATA_VALID_i_4/O
                         net (fo=7, routed)           1.071     4.364    DATA_VALID_i_4_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     4.488 r  counter[3]_i_3/O
                         net (fo=2, routed)           0.679     5.167    counter[3]_i_3_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.124     5.291 r  QUEUED_i_1/O
                         net (fo=1, routed)           0.379     5.670    QUEUED_i_1_n_0
    SLICE_X2Y67          FDCE                                         r  QUEUED_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 1.353ns (23.872%)  route 4.314ns (76.128%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    N14                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  WE_IBUF_inst/O
                         net (fo=12, routed)          2.188     3.169    WE_IBUF
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.293 f  DATA_VALID_i_4/O
                         net (fo=7, routed)           1.071     4.364    DATA_VALID_i_4_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     4.488 r  counter[3]_i_3/O
                         net (fo=2, routed)           0.675     5.163    counter[3]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.124     5.287 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.379     5.666    counter
    SLICE_X5Y66          FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  shift_reg[2]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg[2]/Q
                         net (fo=2, routed)           0.109     0.250    shift_reg_n_0_[2]
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     0.295    shift[3]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.367%)  route 0.117ns (38.633%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=56, routed)          0.117     0.258    state_reg_n_0_[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    next_state[0]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.732%)  route 0.131ns (41.268%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  shift_reg[7]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg[7]/Q
                         net (fo=2, routed)           0.131     0.272    data0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  DOUT[7]_i_2/O
                         net (fo=1, routed)           0.000     0.317    DOUT[7]_i_2_n_0
    SLICE_X0Y67          FDCE                                         r  DOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.165     0.306    counter_reg_n_0_[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.351 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    counter[0]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.167     0.308    counter_reg_n_0_[1]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.353 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    counter[1]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.169     0.310    counter_reg_n_0_[1]
    SLICE_X5Y66          LUT5 (Prop_lut5_I3_O)        0.043     0.353 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.353    counter[3]_i_2_n_0
    SLICE_X5Y66          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.169     0.310    counter_reg_n_0_[1]
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    counter[2]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_in_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            sda_in_qq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.549%)  route 0.216ns (60.451%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDPE                         0.000     0.000 r  sda_in_q_reg/C
    SLICE_X0Y77          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  sda_in_q_reg/Q
                         net (fo=1, routed)           0.216     0.357    sda_in_q
    SLICE_X0Y73          FDPE                                         r  sda_in_qq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.074%)  route 0.171ns (47.926%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE                         0.000     0.000 r  shift_reg[1]/C
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg[1]/Q
                         net (fo=2, routed)           0.171     0.312    shift_reg_n_0_[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  DOUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.357    DOUT[1]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.684%)  route 0.174ns (48.316%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE                         0.000     0.000 r  shift_reg[3]/C
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shift_reg[3]/Q
                         net (fo=2, routed)           0.174     0.315    shift_reg_n_0_[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     0.360    shift[4]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------





