{
  "module_name": "tegra210-emc.h",
  "hash_id": "e2001b14c515b36b31628bcf019933ca5e4de0cf77fff7b7d99ebec7e1a40dc0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/tegra/tegra210-emc.h",
  "human_readable_source": " \n \n\n#ifndef TEGRA210_EMC_H\n#define TEGRA210_EMC_H\n\n#include <linux/clk.h>\n#include <linux/clk/tegra.h>\n#include <linux/io.h>\n#include <linux/platform_device.h>\n\n#define DVFS_FGCG_HIGH_SPEED_THRESHOLD\t\t\t\t1000\n#define IOBRICK_DCC_THRESHOLD\t\t\t\t\t2400\n#define DVFS_FGCG_MID_SPEED_THRESHOLD\t\t\t\t600\n\n#define EMC_STATUS_UPDATE_TIMEOUT\t\t\t\t1000\n\n \n#define EMC_INTSTATUS\t\t\t\t\t\t0x0\n#define EMC_INTSTATUS_CLKCHANGE_COMPLETE\t\t\tBIT(4)\n#define EMC_DBG\t\t\t\t\t\t\t0x8\n#define EMC_DBG_WRITE_MUX_ACTIVE\t\t\t\tBIT(1)\n#define EMC_DBG_WRITE_ACTIVE_ONLY\t\t\t\tBIT(30)\n#define EMC_CFG\t\t\t\t\t\t\t0xc\n#define EMC_CFG_DRAM_CLKSTOP_PD\t\t\t\t\tBIT(31)\n#define EMC_CFG_DRAM_CLKSTOP_SR\t\t\t\t\tBIT(30)\n#define EMC_CFG_DRAM_ACPD\t\t\t\t\tBIT(29)\n#define EMC_CFG_DYN_SELF_REF\t\t\t\t\tBIT(28)\n#define EMC_PIN\t\t\t\t\t\t\t0x24\n#define EMC_PIN_PIN_CKE\t\t\t\t\t\tBIT(0)\n#define EMC_PIN_PIN_CKEB\t\t\t\t\tBIT(1)\n#define EMC_PIN_PIN_CKE_PER_DEV\t\t\t\t\tBIT(2)\n#define EMC_TIMING_CONTROL\t\t\t\t\t0x28\n#define EMC_RC\t\t\t\t\t\t\t0x2c\n#define EMC_RFC\t\t\t\t\t\t\t0x30\n#define EMC_RAS\t\t\t\t\t\t\t0x34\n#define EMC_RP\t\t\t\t\t\t\t0x38\n#define EMC_R2W\t\t\t\t\t\t\t0x3c\n#define EMC_W2R\t\t\t\t\t\t\t0x40\n#define EMC_R2P\t\t\t\t\t\t\t0x44\n#define EMC_W2P\t\t\t\t\t\t\t0x48\n#define EMC_RD_RCD\t\t\t\t\t\t0x4c\n#define EMC_WR_RCD\t\t\t\t\t\t0x50\n#define EMC_RRD\t\t\t\t\t\t\t0x54\n#define EMC_REXT\t\t\t\t\t\t0x58\n#define EMC_WDV\t\t\t\t\t\t\t0x5c\n#define EMC_QUSE\t\t\t\t\t\t0x60\n#define EMC_QRST\t\t\t\t\t\t0x64\n#define EMC_QSAFE\t\t\t\t\t\t0x68\n#define EMC_RDV\t\t\t\t\t\t\t0x6c\n#define EMC_REFRESH\t\t\t\t\t\t0x70\n#define EMC_BURST_REFRESH_NUM\t\t\t\t\t0x74\n#define EMC_PDEX2WR\t\t\t\t\t\t0x78\n#define EMC_PDEX2RD\t\t\t\t\t\t0x7c\n#define EMC_PCHG2PDEN\t\t\t\t\t\t0x80\n#define EMC_ACT2PDEN\t\t\t\t\t\t0x84\n#define EMC_AR2PDEN\t\t\t\t\t\t0x88\n#define EMC_RW2PDEN\t\t\t\t\t\t0x8c\n#define EMC_TXSR\t\t\t\t\t\t0x90\n#define EMC_TCKE\t\t\t\t\t\t0x94\n#define EMC_TFAW\t\t\t\t\t\t0x98\n#define EMC_TRPAB\t\t\t\t\t\t0x9c\n#define EMC_TCLKSTABLE\t\t\t\t\t\t0xa0\n#define EMC_TCLKSTOP\t\t\t\t\t\t0xa4\n#define EMC_TREFBW\t\t\t\t\t\t0xa8\n#define EMC_TPPD\t\t\t\t\t\t0xac\n#define EMC_ODT_WRITE\t\t\t\t\t\t0xb0\n#define EMC_PDEX2MRR\t\t\t\t\t\t0xb4\n#define EMC_WEXT\t\t\t\t\t\t0xb8\n#define EMC_RFC_SLR\t\t\t\t\t\t0xc0\n#define EMC_MRS_WAIT_CNT2\t\t\t\t\t0xc4\n#define EMC_MRS_WAIT_CNT2_MRS_EXT2_WAIT_CNT_SHIFT\t\t16\n#define EMC_MRS_WAIT_CNT2_MRS_EXT1_WAIT_CNT_SHIFT\t\t0\n#define EMC_MRS_WAIT_CNT\t\t\t\t\t0xc8\n#define EMC_MRS_WAIT_CNT_SHORT_WAIT_SHIFT\t\t\t0\n#define EMC_MRS_WAIT_CNT_SHORT_WAIT_MASK\t\t\t\\\n\t(0x3FF << EMC_MRS_WAIT_CNT_SHORT_WAIT_SHIFT)\n\n#define EMC_MRS\t\t\t\t\t\t\t0xcc\n#define EMC_EMRS\t\t\t\t\t\t0xd0\n#define EMC_EMRS_USE_EMRS_LONG_CNT\t\t\t\tBIT(26)\n#define EMC_REF\t\t\t\t\t\t\t0xd4\n#define  EMC_REF_REF_CMD\t\t\t\t\tBIT(0)\n#define EMC_SELF_REF\t\t\t\t\t\t0xe0\n#define EMC_MRW\t\t\t\t\t\t\t0xe8\n#define EMC_MRW_MRW_OP_SHIFT\t\t\t\t\t0\n#define EMC_MRW_MRW_OP_MASK\t\t\t\t\t\\\n\t(0xff << EMC_MRW_MRW_OP_SHIFT)\n#define EMC_MRW_MRW_MA_SHIFT\t\t\t\t\t16\n#define EMC_MRW_USE_MRW_EXT_CNT\t\t\t\t\t27\n#define EMC_MRW_MRW_DEV_SELECTN_SHIFT\t\t\t\t30\n\n#define EMC_MRR\t\t\t\t\t\t\t0xec\n#define EMC_MRR_DEV_SEL_SHIFT\t\t\t\t\t30\n#define EMC_MRR_DEV_SEL_MASK\t\t\t\t\t0x3\n#define EMC_MRR_MA_SHIFT\t\t\t\t\t16\n#define EMC_MRR_MA_MASK\t\t\t\t\t\t0xff\n#define EMC_MRR_DATA_SHIFT\t\t\t\t\t0\n#define EMC_MRR_DATA_MASK\t\t\t\t\t0xffff\n\n#define EMC_FBIO_SPARE\t\t\t\t\t\t0x100\n#define EMC_FBIO_CFG5\t\t\t\t\t\t0x104\n#define EMC_FBIO_CFG5_DRAM_TYPE_SHIFT\t\t\t\t0\n#define EMC_FBIO_CFG5_DRAM_TYPE_MASK\t\t\t\t\\\n\t(0x3 << EMC_FBIO_CFG5_DRAM_TYPE_SHIFT)\n#define EMC_FBIO_CFG5_CMD_TX_DIS\t\t\t\tBIT(8)\n\n#define EMC_PDEX2CKE\t\t\t\t\t\t0x118\n#define EMC_CKE2PDEN\t\t\t\t\t\t0x11c\n#define EMC_MPC\t\t\t\t\t\t\t0x128\n#define EMC_EMRS2\t\t\t\t\t\t0x12c\n#define EMC_EMRS2_USE_EMRS2_LONG_CNT\t\t\t\tBIT(26)\n#define EMC_MRW2\t\t\t\t\t\t0x134\n#define EMC_MRW3\t\t\t\t\t\t0x138\n#define EMC_MRW4\t\t\t\t\t\t0x13c\n#define EMC_R2R\t\t\t\t\t\t\t0x144\n#define EMC_EINPUT\t\t\t\t\t\t0x14c\n#define EMC_EINPUT_DURATION\t\t\t\t\t0x150\n#define EMC_PUTERM_EXTRA\t\t\t\t\t0x154\n#define EMC_TCKESR\t\t\t\t\t\t0x158\n#define EMC_TPD\t\t\t\t\t\t\t0x15c\n#define EMC_AUTO_CAL_CONFIG\t\t\t\t\t0x2a4\n#define EMC_AUTO_CAL_CONFIG_AUTO_CAL_COMPUTE_START\t\tBIT(0)\n#define EMC_AUTO_CAL_CONFIG_AUTO_CAL_MEASURE_STALL\t\tBIT(9)\n#define EMC_AUTO_CAL_CONFIG_AUTO_CAL_UPDATE_STALL\t\tBIT(10)\n#define EMC_AUTO_CAL_CONFIG_AUTO_CAL_ENABLE\t\t\tBIT(29)\n#define EMC_AUTO_CAL_CONFIG_AUTO_CAL_START\t\t\tBIT(31)\n#define EMC_EMC_STATUS\t\t\t\t\t\t0x2b4\n#define EMC_EMC_STATUS_MRR_DIVLD\t\t\t\tBIT(20)\n#define EMC_EMC_STATUS_TIMING_UPDATE_STALLED\t\t\tBIT(23)\n#define EMC_EMC_STATUS_DRAM_IN_POWERDOWN_SHIFT\t\t\t4\n#define EMC_EMC_STATUS_DRAM_IN_POWERDOWN_MASK\t\t\t\\\n\t(0x3 << EMC_EMC_STATUS_DRAM_IN_POWERDOWN_SHIFT)\n#define EMC_EMC_STATUS_DRAM_IN_SELF_REFRESH_SHIFT\t\t8\n#define EMC_EMC_STATUS_DRAM_IN_SELF_REFRESH_MASK\t\t\\\n\t(0x3 << EMC_EMC_STATUS_DRAM_IN_SELF_REFRESH_SHIFT)\n\n#define EMC_CFG_2\t\t\t\t\t\t0x2b8\n#define EMC_CFG_DIG_DLL\t\t\t\t\t\t0x2bc\n#define EMC_CFG_DIG_DLL_CFG_DLL_EN\t\t\t\tBIT(0)\n#define EMC_CFG_DIG_DLL_CFG_DLL_STALL_ALL_UNTIL_LOCK\t\tBIT(1)\n#define EMC_CFG_DIG_DLL_CFG_DLL_STALL_ALL_TRAFFIC\t\tBIT(3)\n#define EMC_CFG_DIG_DLL_CFG_DLL_STALL_RW_UNTIL_LOCK\t\tBIT(4)\n#define EMC_CFG_DIG_DLL_CFG_DLL_MODE_SHIFT\t\t\t6\n#define EMC_CFG_DIG_DLL_CFG_DLL_MODE_MASK\t\t\t\\\n\t(0x3 << EMC_CFG_DIG_DLL_CFG_DLL_MODE_SHIFT)\n#define EMC_CFG_DIG_DLL_CFG_DLL_LOCK_LIMIT_SHIFT\t\t8\n#define EMC_CFG_DIG_DLL_CFG_DLL_LOCK_LIMIT_MASK\t\t\t\\\n\t(0x7 << EMC_CFG_DIG_DLL_CFG_DLL_LOCK_LIMIT_SHIFT)\n\n#define EMC_CFG_DIG_DLL_PERIOD\t\t\t\t\t0x2c0\n#define EMC_DIG_DLL_STATUS\t\t\t\t\t0x2c4\n#define EMC_DIG_DLL_STATUS_DLL_LOCK\t\t\t\tBIT(15)\n#define EMC_DIG_DLL_STATUS_DLL_PRIV_UPDATED\t\t\tBIT(17)\n#define EMC_DIG_DLL_STATUS_DLL_OUT_SHIFT\t\t\t0\n#define EMC_DIG_DLL_STATUS_DLL_OUT_MASK\t\t\t\t\\\n\t(0x7ff << EMC_DIG_DLL_STATUS_DLL_OUT_SHIFT)\n\n#define EMC_CFG_DIG_DLL_1\t\t\t\t\t0x2c8\n#define EMC_RDV_MASK\t\t\t\t\t\t0x2cc\n#define EMC_WDV_MASK\t\t\t\t\t\t0x2d0\n#define EMC_RDV_EARLY_MASK\t\t\t\t\t0x2d4\n#define EMC_RDV_EARLY\t\t\t\t\t\t0x2d8\n#define EMC_AUTO_CAL_CONFIG8\t\t\t\t\t0x2dc\n#define EMC_ZCAL_INTERVAL\t\t\t\t\t0x2e0\n#define EMC_ZCAL_WAIT_CNT\t\t\t\t\t0x2e4\n#define EMC_ZCAL_WAIT_CNT_ZCAL_WAIT_CNT_MASK\t\t\t0x7ff\n#define EMC_ZCAL_WAIT_CNT_ZCAL_WAIT_CNT_SHIFT\t\t\t0\n\n#define EMC_ZQ_CAL\t\t\t\t\t\t0x2ec\n#define EMC_ZQ_CAL_DEV_SEL_SHIFT\t\t\t\t30\n#define EMC_ZQ_CAL_LONG\t\t\t\t\t\tBIT(4)\n#define EMC_ZQ_CAL_ZQ_LATCH_CMD\t\t\t\t\tBIT(1)\n#define EMC_ZQ_CAL_ZQ_CAL_CMD\t\t\t\t\tBIT(0)\n#define EMC_FDPD_CTRL_DQ\t\t\t\t\t0x310\n#define EMC_FDPD_CTRL_CMD\t\t\t\t\t0x314\n#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD\t\t\t\t0x318\n#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD\t\t\t\t0x31c\n#define EMC_PMACRO_BRICK_CTRL_RFU1\t\t\t\t0x330\n#define EMC_PMACRO_BRICK_CTRL_RFU2\t\t\t\t0x334\n#define EMC_TR_TIMING_0\t\t\t\t\t\t0x3b4\n#define EMC_TR_CTRL_1\t\t\t\t\t\t0x3bc\n#define EMC_TR_RDV\t\t\t\t\t\t0x3c4\n#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE\t\t\t0x3cc\n#define EMC_SEL_DPD_CTRL\t\t\t\t\t0x3d8\n#define EMC_SEL_DPD_CTRL_DATA_SEL_DPD_EN\t\t\tBIT(8)\n#define EMC_SEL_DPD_CTRL_ODT_SEL_DPD_EN\t\t\t\tBIT(5)\n#define EMC_SEL_DPD_CTRL_RESET_SEL_DPD_EN\t\t\tBIT(4)\n#define EMC_SEL_DPD_CTRL_CA_SEL_DPD_EN\t\t\t\tBIT(3)\n#define EMC_SEL_DPD_CTRL_CLK_SEL_DPD_EN\t\t\t\tBIT(2)\n#define EMC_PRE_REFRESH_REQ_CNT\t\t\t\t\t0x3dc\n#define EMC_DYN_SELF_REF_CONTROL\t\t\t\t0x3e0\n#define EMC_TXSRDLL\t\t\t\t\t\t0x3e4\n#define EMC_CCFIFO_ADDR\t\t\t\t\t\t0x3e8\n#define  EMC_CCFIFO_ADDR_STALL_BY_1 (1 << 31)\n#define  EMC_CCFIFO_ADDR_STALL(x) (((x) & 0x7fff) << 16)\n#define  EMC_CCFIFO_ADDR_OFFSET(x) ((x) & 0xffff)\n#define EMC_CCFIFO_DATA\t\t\t\t\t\t0x3ec\n#define EMC_TR_QPOP\t\t\t\t\t\t0x3f4\n#define EMC_TR_RDV_MASK\t\t\t\t\t\t0x3f8\n#define EMC_TR_QSAFE\t\t\t\t\t\t0x3fc\n#define EMC_TR_QRST\t\t\t\t\t\t0x400\n#define EMC_ISSUE_QRST\t\t\t\t\t\t0x428\n#define EMC_AUTO_CAL_CONFIG2\t\t\t\t\t0x458\n#define EMC_AUTO_CAL_CONFIG3\t\t\t\t\t0x45c\n#define EMC_TR_DVFS\t\t\t\t\t\t0x460\n#define EMC_AUTO_CAL_CHANNEL\t\t\t\t\t0x464\n#define EMC_IBDLY\t\t\t\t\t\t0x468\n#define EMC_OBDLY\t\t\t\t\t\t0x46c\n#define EMC_TXDSRVTTGEN\t\t\t\t\t\t0x480\n#define EMC_WE_DURATION\t\t\t\t\t\t0x48c\n#define EMC_WS_DURATION\t\t\t\t\t\t0x490\n#define EMC_WEV\t\t\t\t\t\t\t0x494\n#define EMC_WSV\t\t\t\t\t\t\t0x498\n#define EMC_CFG_3\t\t\t\t\t\t0x49c\n#define EMC_MRW6\t\t\t\t\t\t0x4a4\n#define EMC_MRW7\t\t\t\t\t\t0x4a8\n#define EMC_MRW8\t\t\t\t\t\t0x4ac\n#define EMC_MRW9\t\t\t\t\t\t0x4b0\n#define EMC_MRW10\t\t\t\t\t\t0x4b4\n#define EMC_MRW11\t\t\t\t\t\t0x4b8\n#define EMC_MRW12\t\t\t\t\t\t0x4bc\n#define EMC_MRW13\t\t\t\t\t\t0x4c0\n#define EMC_MRW14\t\t\t\t\t\t0x4c4\n#define EMC_MRW15\t\t\t\t\t\t0x4d0\n#define EMC_CFG_SYNC\t\t\t\t\t\t0x4d4\n#define EMC_FDPD_CTRL_CMD_NO_RAMP\t\t\t\t0x4d8\n#define EMC_FDPD_CTRL_CMD_NO_RAMP_CMD_DPD_NO_RAMP_ENABLE\tBIT(0)\n#define EMC_WDV_CHK\t\t\t\t\t\t0x4e0\n#define EMC_CFG_PIPE_2\t\t\t\t\t\t0x554\n#define EMC_CFG_PIPE_CLK\t\t\t\t\t0x558\n#define EMC_CFG_PIPE_CLK_CLK_ALWAYS_ON\t\t\t\tBIT(0)\n#define EMC_CFG_PIPE_1\t\t\t\t\t\t0x55c\n#define EMC_CFG_PIPE\t\t\t\t\t\t0x560\n#define EMC_QPOP\t\t\t\t\t\t0x564\n#define EMC_QUSE_WIDTH\t\t\t\t\t\t0x568\n#define EMC_PUTERM_WIDTH\t\t\t\t\t0x56c\n#define EMC_AUTO_CAL_CONFIG7\t\t\t\t\t0x574\n#define EMC_REFCTRL2\t\t\t\t\t\t0x580\n#define EMC_FBIO_CFG7\t\t\t\t\t\t0x584\n#define EMC_FBIO_CFG7_CH0_ENABLE\t\t\t\tBIT(1)\n#define EMC_FBIO_CFG7_CH1_ENABLE\t\t\t\tBIT(2)\n#define EMC_DATA_BRLSHFT_0\t\t\t\t\t0x588\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE7_DATA_BRLSHFT_SHIFT\t21\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE7_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE7_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE6_DATA_BRLSHFT_SHIFT\t18\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE6_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE6_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE5_DATA_BRLSHFT_SHIFT\t15\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE5_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE5_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE4_DATA_BRLSHFT_SHIFT\t12\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE4_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE4_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE3_DATA_BRLSHFT_SHIFT\t9\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE3_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE3_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE2_DATA_BRLSHFT_SHIFT\t6\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE2_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE2_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE1_DATA_BRLSHFT_SHIFT\t3\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE1_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE1_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE0_DATA_BRLSHFT_SHIFT\t0\n#define EMC_DATA_BRLSHFT_0_RANK0_BYTE0_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_0_RANK0_BYTE0_DATA_BRLSHFT_SHIFT)\n\n#define EMC_DATA_BRLSHFT_1\t\t\t\t\t0x58c\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE7_DATA_BRLSHFT_SHIFT\t21\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE7_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE7_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE6_DATA_BRLSHFT_SHIFT\t18\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE6_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE6_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE5_DATA_BRLSHFT_SHIFT\t15\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE5_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE5_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE4_DATA_BRLSHFT_SHIFT\t12\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE4_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE4_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE3_DATA_BRLSHFT_SHIFT\t9\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE3_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE3_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE2_DATA_BRLSHFT_SHIFT\t6\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE2_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE2_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE1_DATA_BRLSHFT_SHIFT\t3\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE1_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE1_DATA_BRLSHFT_SHIFT)\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE0_DATA_BRLSHFT_SHIFT\t0\n#define EMC_DATA_BRLSHFT_1_RANK1_BYTE0_DATA_BRLSHFT_MASK\t\\\n\t(0x7 << EMC_DATA_BRLSHFT_1_RANK1_BYTE0_DATA_BRLSHFT_SHIFT)\n\n#define EMC_RFCPB\t\t\t\t\t\t0x590\n#define EMC_DQS_BRLSHFT_0\t\t\t\t\t0x594\n#define EMC_DQS_BRLSHFT_1\t\t\t\t\t0x598\n#define EMC_CMD_BRLSHFT_0\t\t\t\t\t0x59c\n#define EMC_CMD_BRLSHFT_1\t\t\t\t\t0x5a0\n#define EMC_CMD_BRLSHFT_2\t\t\t\t\t0x5a4\n#define EMC_CMD_BRLSHFT_3\t\t\t\t\t0x5a8\n#define EMC_QUSE_BRLSHFT_0\t\t\t\t\t0x5ac\n#define EMC_AUTO_CAL_CONFIG4\t\t\t\t\t0x5b0\n#define EMC_AUTO_CAL_CONFIG5\t\t\t\t\t0x5b4\n#define EMC_QUSE_BRLSHFT_1\t\t\t\t\t0x5b8\n#define EMC_QUSE_BRLSHFT_2\t\t\t\t\t0x5bc\n#define EMC_CCDMW\t\t\t\t\t\t0x5c0\n#define EMC_QUSE_BRLSHFT_3\t\t\t\t\t0x5c4\n#define EMC_AUTO_CAL_CONFIG6\t\t\t\t\t0x5cc\n#define EMC_DLL_CFG_0\t\t\t\t\t\t0x5e4\n#define EMC_DLL_CFG_1\t\t\t\t\t\t0x5e8\n#define EMC_DLL_CFG_1_DDLLCAL_CTRL_START_TRIM_SHIFT\t\t10\n#define EMC_DLL_CFG_1_DDLLCAL_CTRL_START_TRIM_MASK\t\t\\\n\t(0x7ff << EMC_DLL_CFG_1_DDLLCAL_CTRL_START_TRIM_SHIFT)\n\n#define EMC_CONFIG_SAMPLE_DELAY\t\t\t\t\t0x5f0\n#define EMC_CFG_UPDATE\t\t\t\t\t\t0x5f4\n#define EMC_CFG_UPDATE_UPDATE_DLL_IN_UPDATE_SHIFT\t\t9\n#define EMC_CFG_UPDATE_UPDATE_DLL_IN_UPDATE_MASK\t\t\\\n\t(0x3 << EMC_CFG_UPDATE_UPDATE_DLL_IN_UPDATE_SHIFT)\n\n#define EMC_PMACRO_QUSE_DDLL_RANK0_0\t\t\t\t0x600\n#define EMC_PMACRO_QUSE_DDLL_RANK0_1\t\t\t\t0x604\n#define EMC_PMACRO_QUSE_DDLL_RANK0_2\t\t\t\t0x608\n#define EMC_PMACRO_QUSE_DDLL_RANK0_3\t\t\t\t0x60c\n#define EMC_PMACRO_QUSE_DDLL_RANK0_4\t\t\t\t0x610\n#define EMC_PMACRO_QUSE_DDLL_RANK0_5\t\t\t\t0x614\n#define EMC_PMACRO_QUSE_DDLL_RANK1_0\t\t\t\t0x620\n#define EMC_PMACRO_QUSE_DDLL_RANK1_1\t\t\t\t0x624\n#define EMC_PMACRO_QUSE_DDLL_RANK1_2\t\t\t\t0x628\n#define EMC_PMACRO_QUSE_DDLL_RANK1_3\t\t\t\t0x62c\n#define EMC_PMACRO_QUSE_DDLL_RANK1_4\t\t\t\t0x630\n#define EMC_PMACRO_QUSE_DDLL_RANK1_5\t\t\t\t0x634\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0\t\t\t0x640\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_MASK \\\n\t(0x3ff <<\t\t\t\t\t\t\t    \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1\t\t\t0x644\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_OB_DDLL_LONG_DQ_RANK0_BYTE3_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_OB_DDLL_LONG_DQ_RANK0_BYTE3_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_OB_DDLL_LONG_DQ_RANK0_BYTE3_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_OB_DDLL_LONG_DQ_RANK0_BYTE2_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_OB_DDLL_LONG_DQ_RANK0_BYTE2_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_OB_DDLL_LONG_DQ_RANK0_BYTE2_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2\t\t\t0x648\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_OB_DDLL_LONG_DQ_RANK0_BYTE5_SHIFT  \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_OB_DDLL_LONG_DQ_RANK0_BYTE5_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_OB_DDLL_LONG_DQ_RANK0_BYTE5_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_OB_DDLL_LONG_DQ_RANK0_BYTE4_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_OB_DDLL_LONG_DQ_RANK0_BYTE4_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_OB_DDLL_LONG_DQ_RANK0_BYTE4_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3\t\t\t0x64c\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_OB_DDLL_LONG_DQ_RANK0_BYTE7_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_OB_DDLL_LONG_DQ_RANK0_BYTE7_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_OB_DDLL_LONG_DQ_RANK0_BYTE7_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_OB_DDLL_LONG_DQ_RANK0_BYTE6_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_OB_DDLL_LONG_DQ_RANK0_BYTE6_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_OB_DDLL_LONG_DQ_RANK0_BYTE6_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4\t\t\t0x650\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5\t\t\t0x654\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0\t\t\t0x660\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1\t\t\t0x664\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_OB_DDLL_LONG_DQ_RANK1_BYTE3_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_OB_DDLL_LONG_DQ_RANK1_BYTE3_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_OB_DDLL_LONG_DQ_RANK1_BYTE3_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_OB_DDLL_LONG_DQ_RANK1_BYTE2_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_OB_DDLL_LONG_DQ_RANK1_BYTE2_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_OB_DDLL_LONG_DQ_RANK1_BYTE2_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2\t\t\t0x668\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_OB_DDLL_LONG_DQ_RANK1_BYTE5_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_OB_DDLL_LONG_DQ_RANK1_BYTE5_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_OB_DDLL_LONG_DQ_RANK1_BYTE5_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_OB_DDLL_LONG_DQ_RANK1_BYTE4_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_OB_DDLL_LONG_DQ_RANK1_BYTE4_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_OB_DDLL_LONG_DQ_RANK1_BYTE4_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3\t\t\t0x66c\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_OB_DDLL_LONG_DQ_RANK1_BYTE7_SHIFT \\\n\t16\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_OB_DDLL_LONG_DQ_RANK1_BYTE7_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_OB_DDLL_LONG_DQ_RANK1_BYTE7_SHIFT)\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_OB_DDLL_LONG_DQ_RANK1_BYTE6_SHIFT \\\n\t0\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_OB_DDLL_LONG_DQ_RANK1_BYTE6_MASK  \\\n\t(0x3ff <<\t\t\t\t\t\t\t     \\\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_OB_DDLL_LONG_DQ_RANK1_BYTE6_SHIFT)\n\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4\t\t\t0x670\n#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5\t\t\t0x674\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0\t\t\t0x680\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1\t\t\t0x684\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2\t\t\t0x688\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3\t\t\t0x68c\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4\t\t\t0x690\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5\t\t\t0x694\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0\t\t\t0x6a0\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1\t\t\t0x6a4\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2\t\t\t0x6a8\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3\t\t\t0x6ac\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4\t\t\t0x6b0\n#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5\t\t\t0x6b4\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0\t\t\t0x6c0\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1\t\t\t0x6c4\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2\t\t\t0x6c8\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3\t\t\t0x6cc\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0\t\t\t0x6e0\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1\t\t\t0x6e4\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2\t\t\t0x6e8\n#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3\t\t\t0x6ec\n#define EMC_PMACRO_TX_PWRD_0\t\t\t\t\t0x720\n#define EMC_PMACRO_TX_PWRD_1\t\t\t\t\t0x724\n#define EMC_PMACRO_TX_PWRD_2\t\t\t\t\t0x728\n#define EMC_PMACRO_TX_PWRD_3\t\t\t\t\t0x72c\n#define EMC_PMACRO_TX_PWRD_4\t\t\t\t\t0x730\n#define EMC_PMACRO_TX_PWRD_5\t\t\t\t\t0x734\n#define EMC_PMACRO_TX_SEL_CLK_SRC_0\t\t\t\t0x740\n#define EMC_PMACRO_TX_SEL_CLK_SRC_1\t\t\t\t0x744\n#define EMC_PMACRO_TX_SEL_CLK_SRC_3\t\t\t\t0x74c\n#define EMC_PMACRO_TX_SEL_CLK_SRC_2\t\t\t\t0x748\n#define EMC_PMACRO_TX_SEL_CLK_SRC_4\t\t\t\t0x750\n#define EMC_PMACRO_TX_SEL_CLK_SRC_5\t\t\t\t0x754\n#define EMC_PMACRO_DDLL_BYPASS\t\t\t\t\t0x760\n#define EMC_PMACRO_DDLL_PWRD_0\t\t\t\t\t0x770\n#define EMC_PMACRO_DDLL_PWRD_1\t\t\t\t\t0x774\n#define EMC_PMACRO_DDLL_PWRD_2\t\t\t\t\t0x778\n#define EMC_PMACRO_CMD_CTRL_0\t\t\t\t\t0x780\n#define EMC_PMACRO_CMD_CTRL_1\t\t\t\t\t0x784\n#define EMC_PMACRO_CMD_CTRL_2\t\t\t\t\t0x788\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0\t\t0x800\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1\t\t0x804\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2\t\t0x808\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3\t\t0x80c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0\t\t0x810\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1\t\t0x814\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2\t\t0x818\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3\t\t0x81c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0\t\t0x820\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1\t\t0x824\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2\t\t0x828\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3\t\t0x82c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0\t\t0x830\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1\t\t0x834\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2\t\t0x838\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3\t\t0x83c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0\t\t0x840\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1\t\t0x844\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2\t\t0x848\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3\t\t0x84c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0\t\t0x850\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1\t\t0x854\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2\t\t0x858\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3\t\t0x85c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0\t\t0x860\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1\t\t0x864\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2\t\t0x868\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3\t\t0x86c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0\t\t0x870\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1\t\t0x874\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2\t\t0x878\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3\t\t0x87c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0\t\t0x880\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1\t\t0x884\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2\t\t0x888\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3\t\t0x88c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0\t\t0x890\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1\t\t0x894\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2\t\t0x898\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3\t\t0x89c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0\t\t0x8a0\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1\t\t0x8a4\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2\t\t0x8a8\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3\t\t0x8ac\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0\t\t0x8b0\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1\t\t0x8b4\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2\t\t0x8b8\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3\t\t0x8bc\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0\t\t0x900\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1\t\t0x904\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2\t\t0x908\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3\t\t0x90c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0\t\t0x910\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1\t\t0x914\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2\t\t0x918\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3\t\t0x91c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0\t\t0x920\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1\t\t0x924\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2\t\t0x928\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3\t\t0x92c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0\t\t0x930\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1\t\t0x934\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2\t\t0x938\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3\t\t0x93c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0\t\t0x940\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1\t\t0x944\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2\t\t0x948\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3\t\t0x94c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0\t\t0x950\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1\t\t0x954\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2\t\t0x958\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3\t\t0x95c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0\t\t0x960\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1\t\t0x964\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2\t\t0x968\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3\t\t0x96c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0\t\t0x970\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1\t\t0x974\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2\t\t0x978\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3\t\t0x97c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0\t\t0x980\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1\t\t0x984\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2\t\t0x988\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3\t\t0x98c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0\t\t0x990\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1\t\t0x994\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2\t\t0x998\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3\t\t0x99c\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0\t\t0x9a0\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1\t\t0x9a4\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2\t\t0x9a8\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3\t\t0x9ac\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0\t\t0x9b0\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1\t\t0x9b4\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2\t\t0x9b8\n#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3\t\t0x9bc\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0\t\t0xa00\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1\t\t0xa04\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2\t\t0xa08\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0\t\t0xa10\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1\t\t0xa14\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2\t\t0xa18\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0\t\t0xa20\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1\t\t0xa24\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2\t\t0xa28\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0\t\t0xa30\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1\t\t0xa34\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2\t\t0xa38\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0\t\t0xa40\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1\t\t0xa44\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2\t\t0xa48\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0\t\t0xa50\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1\t\t0xa54\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2\t\t0xa58\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0\t\t0xa60\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1\t\t0xa64\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2\t\t0xa68\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0\t\t0xa70\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1\t\t0xa74\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2\t\t0xa78\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0\t\t0xb00\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1\t\t0xb04\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2\t\t0xb08\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0\t\t0xb10\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1\t\t0xb14\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2\t\t0xb18\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0\t\t0xb20\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1\t\t0xb24\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2\t\t0xb28\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0\t\t0xb30\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1\t\t0xb34\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2\t\t0xb38\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0\t\t0xb40\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1\t\t0xb44\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2\t\t0xb48\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0\t\t0xb50\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1\t\t0xb54\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2\t\t0xb58\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0\t\t0xb60\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1\t\t0xb64\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2\t\t0xb68\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0\t\t0xb70\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1\t\t0xb74\n#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2\t\t0xb78\n#define EMC_PMACRO_IB_VREF_DQ_0\t\t\t\t\t0xbe0\n#define EMC_PMACRO_IB_VREF_DQ_1\t\t\t\t\t0xbe4\n#define EMC_PMACRO_IB_VREF_DQS_0\t\t\t\t0xbf0\n#define EMC_PMACRO_IB_VREF_DQS_1\t\t\t\t0xbf4\n#define EMC_PMACRO_DDLL_LONG_CMD_0\t\t\t\t0xc00\n#define EMC_PMACRO_DDLL_LONG_CMD_1\t\t\t\t0xc04\n#define EMC_PMACRO_DDLL_LONG_CMD_2\t\t\t\t0xc08\n#define EMC_PMACRO_DDLL_LONG_CMD_3\t\t\t\t0xc0c\n#define EMC_PMACRO_DDLL_LONG_CMD_4\t\t\t\t0xc10\n#define EMC_PMACRO_DDLL_LONG_CMD_5\t\t\t\t0xc14\n#define EMC_PMACRO_DDLL_SHORT_CMD_0\t\t\t\t0xc20\n#define EMC_PMACRO_DDLL_SHORT_CMD_1\t\t\t\t0xc24\n#define EMC_PMACRO_DDLL_SHORT_CMD_2\t\t\t\t0xc28\n#define EMC_PMACRO_CFG_PM_GLOBAL_0\t\t\t\t0xc30\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE0\t\tBIT(16)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE1\t\tBIT(17)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE2\t\tBIT(18)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE3\t\tBIT(19)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE4\t\tBIT(20)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE5\t\tBIT(21)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE6\t\tBIT(22)\n#define EMC_PMACRO_CFG_PM_GLOBAL_0_DISABLE_CFG_BYTE7\t\tBIT(23)\n#define EMC_PMACRO_VTTGEN_CTRL_0\t\t\t\t0xc34\n#define EMC_PMACRO_VTTGEN_CTRL_1\t\t\t\t0xc38\n#define EMC_PMACRO_BG_BIAS_CTRL_0\t\t\t\t0xc3c\n#define EMC_PMACRO_BG_BIAS_CTRL_0_BG_E_PWRD\t\t\tBIT(0)\n#define EMC_PMACRO_BG_BIAS_CTRL_0_BGLP_E_PWRD\t\t\tBIT(2)\n#define EMC_PMACRO_PAD_CFG_CTRL\t\t\t\t\t0xc40\n#define EMC_PMACRO_ZCTRL\t\t\t\t\t0xc44\n#define EMC_PMACRO_CMD_PAD_RX_CTRL\t\t\t\t0xc50\n#define EMC_PMACRO_DATA_PAD_RX_CTRL\t\t\t\t0xc54\n#define EMC_PMACRO_CMD_RX_TERM_MODE\t\t\t\t0xc58\n#define EMC_PMACRO_DATA_RX_TERM_MODE\t\t\t\t0xc5c\n#define EMC_PMACRO_CMD_PAD_TX_CTRL\t\t\t\t0xc60\n#define EMC_PMACRO_CMD_PAD_TX_CTRL_CMD_DQ_TX_E_DCC\t\tBIT(1)\n#define EMC_PMACRO_CMD_PAD_TX_CTRL_CMD_DQSP_TX_E_DCC\t\tBIT(9)\n#define EMC_PMACRO_CMD_PAD_TX_CTRL_CMD_DQSN_TX_E_DCC\t\tBIT(16)\n#define EMC_PMACRO_CMD_PAD_TX_CTRL_CMD_CMD_TX_E_DCC\t\tBIT(24)\n#define EMC_PMACRO_CMD_PAD_TX_CTRL_CMD_DQ_TX_DRVFORCEON\t\tBIT(26)\n\n#define EMC_PMACRO_DATA_PAD_TX_CTRL\t\t\t\t0xc64\n#define EMC_PMACRO_DATA_PAD_TX_CTRL_DATA_DQ_E_IVREF\t\tBIT(0)\n#define EMC_PMACRO_DATA_PAD_TX_CTRL_DATA_DQ_TX_E_DCC\t\tBIT(1)\n#define EMC_PMACRO_DATA_PAD_TX_CTRL_DATA_DQS_E_IVREF\t\tBIT(8)\n#define EMC_PMACRO_DATA_PAD_TX_CTRL_DATA_DQSP_TX_E_DCC\t\tBIT(9)\n#define EMC_PMACRO_DATA_PAD_TX_CTRL_DATA_DQSN_TX_E_DCC\t\tBIT(16)\n#define EMC_PMACRO_DATA_PAD_TX_CTRL_DATA_CMD_TX_E_DCC\t\tBIT(24)\n\n#define EMC_PMACRO_COMMON_PAD_TX_CTRL\t\t\t\t0xc68\n#define EMC_PMACRO_AUTOCAL_CFG_COMMON\t\t\t\t0xc78\n#define EMC_PMACRO_AUTOCAL_CFG_COMMON_E_CAL_BYPASS_DVFS\t\tBIT(16)\n#define EMC_PMACRO_VTTGEN_CTRL_2\t\t\t\t0xcf0\n#define EMC_PMACRO_IB_RXRT\t\t\t\t\t0xcf4\n#define EMC_PMACRO_TRAINING_CTRL_0\t\t\t\t0xcf8\n#define EMC_PMACRO_TRAINING_CTRL_0_CH0_TRAINING_E_WRPTR\t\tBIT(3)\n#define EMC_PMACRO_TRAINING_CTRL_1\t\t\t\t0xcfc\n#define EMC_PMACRO_TRAINING_CTRL_1_CH1_TRAINING_E_WRPTR\t\tBIT(3)\n#define EMC_TRAINING_CTRL\t\t\t\t\t0xe04\n#define EMC_TRAINING_QUSE_CORS_CTRL\t\t\t\t0xe0c\n#define EMC_TRAINING_QUSE_FINE_CTRL\t\t\t\t0xe10\n#define EMC_TRAINING_QUSE_CTRL_MISC\t\t\t\t0xe14\n#define EMC_TRAINING_WRITE_FINE_CTRL\t\t\t\t0xe18\n#define EMC_TRAINING_WRITE_CTRL_MISC\t\t\t\t0xe1c\n#define EMC_TRAINING_WRITE_VREF_CTRL\t\t\t\t0xe20\n#define EMC_TRAINING_READ_FINE_CTRL\t\t\t\t0xe24\n#define EMC_TRAINING_READ_CTRL_MISC\t\t\t\t0xe28\n#define EMC_TRAINING_READ_VREF_CTRL\t\t\t\t0xe2c\n#define EMC_TRAINING_CA_FINE_CTRL\t\t\t\t0xe30\n#define EMC_TRAINING_CA_CTRL_MISC\t\t\t\t0xe34\n#define EMC_TRAINING_CA_CTRL_MISC1\t\t\t\t0xe38\n#define EMC_TRAINING_CA_VREF_CTRL\t\t\t\t0xe3c\n#define EMC_TRAINING_SETTLE\t\t\t\t\t0xe44\n#define EMC_TRAINING_MPC\t\t\t\t\t0xe5c\n#define EMC_TRAINING_VREF_SETTLE\t\t\t\t0xe6c\n#define EMC_TRAINING_QUSE_VREF_CTRL\t\t\t\t0xed0\n#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0\t\t\t0xed4\n#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1\t\t\t0xed8\n\n#define EMC_COPY_TABLE_PARAM_PERIODIC_FIELDS\t\t\tBIT(0)\n#define EMC_COPY_TABLE_PARAM_TRIM_REGS\t\t\t\tBIT(1)\n\nenum burst_regs_list {\n\tEMC_RP_INDEX = 6,\n\tEMC_R2P_INDEX = 9,\n\tEMC_W2P_INDEX,\n\tEMC_MRW6_INDEX = 31,\n\tEMC_REFRESH_INDEX = 41,\n\tEMC_PRE_REFRESH_REQ_CNT_INDEX = 43,\n\tEMC_TRPAB_INDEX = 59,\n\tEMC_MRW7_INDEX = 62,\n\tEMC_FBIO_CFG5_INDEX = 65,\n\tEMC_FBIO_CFG7_INDEX,\n\tEMC_CFG_DIG_DLL_INDEX,\n\tEMC_ZCAL_INTERVAL_INDEX = 139,\n\tEMC_ZCAL_WAIT_CNT_INDEX,\n\tEMC_MRS_WAIT_CNT_INDEX = 141,\n\tEMC_DLL_CFG_0_INDEX = 144,\n\tEMC_PMACRO_AUTOCAL_CFG_COMMON_INDEX = 146,\n\tEMC_CFG_INDEX = 148,\n\tEMC_DYN_SELF_REF_CONTROL_INDEX = 150,\n\tEMC_PMACRO_CMD_PAD_TX_CTRL_INDEX = 161,\n\tEMC_PMACRO_DATA_PAD_TX_CTRL_INDEX,\n\tEMC_PMACRO_COMMON_PAD_TX_CTRL_INDEX,\n\tEMC_PMACRO_BRICK_CTRL_RFU1_INDEX = 167,\n\tEMC_PMACRO_BG_BIAS_CTRL_0_INDEX = 171,\n\tEMC_MRW14_INDEX = 199,\n\tEMC_MRW15_INDEX = 220,\n};\n\nenum trim_regs_list {\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_INDEX = 60,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_INDEX,\n\tEMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_INDEX,\n};\n\nenum burst_mc_regs_list {\n\tMC_EMEM_ARB_MISC0_INDEX = 20,\n};\n\nenum {\n\tT_RP,\n\tT_FC_LPDDR4,\n\tT_RFC,\n\tT_PDEX,\n\tRL,\n};\n\nenum {\n\tAUTO_PD = 0,\n\tMAN_SR  = 2,\n};\n\nenum {\n\tASSEMBLY = 0,\n\tACTIVE,\n};\n\nenum {\n\tC0D0U0,\n\tC0D0U1,\n\tC0D1U0,\n\tC0D1U1,\n\tC1D0U0,\n\tC1D0U1,\n\tC1D1U0,\n\tC1D1U1,\n\tDRAM_CLKTREE_NUM,\n};\n\n#define VREF_REGS_PER_CHANNEL_SIZE 4\n#define DRAM_TIMINGS_NUM 5\n#define BURST_REGS_PER_CHANNEL_SIZE 8\n#define TRIM_REGS_PER_CHANNEL_SIZE 10\n#define PTFV_ARRAY_SIZE 12\n#define SAVE_RESTORE_MOD_REGS_SIZE 12\n#define TRAINING_MOD_REGS_SIZE 20\n#define BURST_UP_DOWN_REGS_SIZE 24\n#define BURST_MC_REGS_SIZE 33\n#define TRIM_REGS_SIZE 138\n#define BURST_REGS_SIZE 221\n\nstruct tegra210_emc_per_channel_regs {\n\tu16 bank;\n\tu16 offset;\n};\n\nstruct tegra210_emc_table_register_offsets {\n\tu16 burst[BURST_REGS_SIZE];\n\tu16 trim[TRIM_REGS_SIZE];\n\tu16 burst_mc[BURST_MC_REGS_SIZE];\n\tu16 la_scale[BURST_UP_DOWN_REGS_SIZE];\n\tstruct tegra210_emc_per_channel_regs burst_per_channel[BURST_REGS_PER_CHANNEL_SIZE];\n\tstruct tegra210_emc_per_channel_regs trim_per_channel[TRIM_REGS_PER_CHANNEL_SIZE];\n\tstruct tegra210_emc_per_channel_regs vref_per_channel[VREF_REGS_PER_CHANNEL_SIZE];\n};\n\nstruct tegra210_emc_timing {\n\tu32 revision;\n\tconst char dvfs_ver[60];\n\tu32 rate;\n\tu32 min_volt;\n\tu32 gpu_min_volt;\n\tconst char clock_src[32];\n\tu32 clk_src_emc;\n\tu32 needs_training;\n\tu32 training_pattern;\n\tu32 trained;\n\n\tu32 periodic_training;\n\tu32 trained_dram_clktree[DRAM_CLKTREE_NUM];\n\tu32 current_dram_clktree[DRAM_CLKTREE_NUM];\n\tu32 run_clocks;\n\tu32 tree_margin;\n\n\tu32 num_burst;\n\tu32 num_burst_per_ch;\n\tu32 num_trim;\n\tu32 num_trim_per_ch;\n\tu32 num_mc_regs;\n\tu32 num_up_down;\n\tu32 vref_num;\n\tu32 training_mod_num;\n\tu32 dram_timing_num;\n\n\tu32 ptfv_list[PTFV_ARRAY_SIZE];\n\n\tu32 burst_regs[BURST_REGS_SIZE];\n\tu32 burst_reg_per_ch[BURST_REGS_PER_CHANNEL_SIZE];\n\tu32 shadow_regs_ca_train[BURST_REGS_SIZE];\n\tu32 shadow_regs_quse_train[BURST_REGS_SIZE];\n\tu32 shadow_regs_rdwr_train[BURST_REGS_SIZE];\n\n\tu32 trim_regs[TRIM_REGS_SIZE];\n\tu32 trim_perch_regs[TRIM_REGS_PER_CHANNEL_SIZE];\n\n\tu32 vref_perch_regs[VREF_REGS_PER_CHANNEL_SIZE];\n\n\tu32 dram_timings[DRAM_TIMINGS_NUM];\n\tu32 training_mod_regs[TRAINING_MOD_REGS_SIZE];\n\tu32 save_restore_mod_regs[SAVE_RESTORE_MOD_REGS_SIZE];\n\tu32 burst_mc_regs[BURST_MC_REGS_SIZE];\n\tu32 la_scale_regs[BURST_UP_DOWN_REGS_SIZE];\n\n\tu32 min_mrs_wait;\n\tu32 emc_mrw;\n\tu32 emc_mrw2;\n\tu32 emc_mrw3;\n\tu32 emc_mrw4;\n\tu32 emc_mrw9;\n\tu32 emc_mrs;\n\tu32 emc_emrs;\n\tu32 emc_emrs2;\n\tu32 emc_auto_cal_config;\n\tu32 emc_auto_cal_config2;\n\tu32 emc_auto_cal_config3;\n\tu32 emc_auto_cal_config4;\n\tu32 emc_auto_cal_config5;\n\tu32 emc_auto_cal_config6;\n\tu32 emc_auto_cal_config7;\n\tu32 emc_auto_cal_config8;\n\tu32 emc_cfg_2;\n\tu32 emc_sel_dpd_ctrl;\n\tu32 emc_fdpd_ctrl_cmd_no_ramp;\n\tu32 dll_clk_src;\n\tu32 clk_out_enb_x_0_clk_enb_emc_dll;\n\tu32 latency;\n};\n\nenum tegra210_emc_refresh {\n\tTEGRA210_EMC_REFRESH_NOMINAL = 0,\n\tTEGRA210_EMC_REFRESH_2X,\n\tTEGRA210_EMC_REFRESH_4X,\n\tTEGRA210_EMC_REFRESH_THROTTLE,  \n};\n\n#define DRAM_TYPE_DDR3\t\t0\n#define DRAM_TYPE_LPDDR4\t1\n#define DRAM_TYPE_LPDDR2\t2\n#define DRAM_TYPE_DDR2\t\t3\n\nstruct tegra210_emc {\n\tstruct tegra_mc *mc;\n\tstruct device *dev;\n\tstruct clk *clk;\n\n\t \n\tstruct tegra210_emc_timing *nominal;\n\t \n\tstruct tegra210_emc_timing *derated;\n\n\t \n\tstruct tegra210_emc_timing *timings;\n\tunsigned int num_timings;\n\n\tconst struct tegra210_emc_table_register_offsets *offsets;\n\n\tconst struct tegra210_emc_sequence *sequence;\n\tspinlock_t lock;\n\n\tvoid __iomem *regs, *channel[2];\n\tunsigned int num_channels;\n\tunsigned int num_devices;\n\tunsigned int dram_type;\n\n\tstruct tegra210_emc_timing *last;\n\tstruct tegra210_emc_timing *next;\n\n\tunsigned int training_interval;\n\tstruct timer_list training;\n\n\tenum tegra210_emc_refresh refresh;\n\tunsigned int refresh_poll_interval;\n\tstruct timer_list refresh_timer;\n\tunsigned int temperature;\n\tatomic_t refresh_poll;\n\n\tktime_t clkchange_time;\n\tint clkchange_delay;\n\n\tunsigned long resume_rate;\n\n\tstruct {\n\t\tstruct dentry *root;\n\t\tunsigned long min_rate;\n\t\tunsigned long max_rate;\n\t\tunsigned int temperature;\n\t} debugfs;\n\n\tstruct tegra210_clk_emc_provider provider;\n};\n\nstruct tegra210_emc_sequence {\n\tu8 revision;\n\tvoid (*set_clock)(struct tegra210_emc *emc, u32 clksrc);\n\tu32 (*periodic_compensation)(struct tegra210_emc *emc);\n};\n\nstatic inline void emc_writel(struct tegra210_emc *emc, u32 value,\n\t\t\t      unsigned int offset)\n{\n\twritel_relaxed(value, emc->regs + offset);\n}\n\nstatic inline u32 emc_readl(struct tegra210_emc *emc, unsigned int offset)\n{\n\treturn readl_relaxed(emc->regs + offset);\n}\n\nstatic inline void emc_channel_writel(struct tegra210_emc *emc,\n\t\t\t\t      unsigned int channel,\n\t\t\t\t      u32 value, unsigned int offset)\n{\n\twritel_relaxed(value, emc->channel[channel] + offset);\n}\n\nstatic inline u32 emc_channel_readl(struct tegra210_emc *emc,\n\t\t\t\t    unsigned int channel, unsigned int offset)\n{\n\treturn readl_relaxed(emc->channel[channel] + offset);\n}\n\nstatic inline void ccfifo_writel(struct tegra210_emc *emc, u32 value,\n\t\t\t\t unsigned int offset, u32 delay)\n{\n\twritel_relaxed(value, emc->regs + EMC_CCFIFO_DATA);\n\n\tvalue = EMC_CCFIFO_ADDR_STALL_BY_1 | EMC_CCFIFO_ADDR_STALL(delay) |\n\t\tEMC_CCFIFO_ADDR_OFFSET(offset);\n\twritel_relaxed(value, emc->regs + EMC_CCFIFO_ADDR);\n}\n\nstatic inline u32 div_o3(u32 a, u32 b)\n{\n\tu32 result = a / b;\n\n\tif ((b * result) < a)\n\t\treturn result + 1;\n\n\treturn result;\n}\n\n \nextern const struct tegra210_emc_sequence tegra210_emc_r21021;\n\nint tegra210_emc_set_refresh(struct tegra210_emc *emc,\n\t\t\t     enum tegra210_emc_refresh refresh);\nu32 tegra210_emc_mrr_read(struct tegra210_emc *emc, unsigned int chip,\n\t\t\t  unsigned int address);\nvoid tegra210_emc_do_clock_change(struct tegra210_emc *emc, u32 clksrc);\nvoid tegra210_emc_set_shadow_bypass(struct tegra210_emc *emc, int set);\nvoid tegra210_emc_timing_update(struct tegra210_emc *emc);\nu32 tegra210_emc_get_dll_state(struct tegra210_emc_timing *next);\nstruct tegra210_emc_timing *tegra210_emc_find_timing(struct tegra210_emc *emc,\n\t\t\t\t\t\t     unsigned long rate);\nvoid tegra210_emc_adjust_timing(struct tegra210_emc *emc,\n\t\t\t\tstruct tegra210_emc_timing *timing);\nint tegra210_emc_wait_for_update(struct tegra210_emc *emc, unsigned int channel,\n\t\t\t\t unsigned int offset, u32 bit_mask, bool state);\nunsigned long tegra210_emc_actual_osc_clocks(u32 in);\nu32 tegra210_emc_compensate(struct tegra210_emc_timing *next, u32 offset);\nvoid tegra210_emc_dll_disable(struct tegra210_emc *emc);\nvoid tegra210_emc_dll_enable(struct tegra210_emc *emc);\nu32 tegra210_emc_dll_prelock(struct tegra210_emc *emc, u32 clksrc);\nu32 tegra210_emc_dvfs_power_ramp_down(struct tegra210_emc *emc, u32 clk,\n\t\t\t\t      bool flip_backward);\nu32 tegra210_emc_dvfs_power_ramp_up(struct tegra210_emc *emc, u32 clk,\n\t\t\t\t    bool flip_backward);\nvoid tegra210_emc_reset_dram_clktree_values(struct tegra210_emc_timing *timing);\nvoid tegra210_emc_start_periodic_compensation(struct tegra210_emc *emc);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}