#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b9c3f82240 .scope module, "tb_iir_cascaded_serial" "tb_iir_cascaded_serial" 2 3;
 .timescale -9 -12;
P_000001b9c3f8cbc0 .param/l "COEFF_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_000001b9c3f8cbf8 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000010000>;
v000001b9c3fefe70_0 .var/s "a1_1", 15 0;
v000001b9c3fefd30_0 .var/s "a1_2", 15 0;
v000001b9c3fef970_0 .var/s "a2_1", 15 0;
v000001b9c3fee1b0_0 .var/s "a2_2", 15 0;
v000001b9c3feed90_0 .var/s "b0_1", 15 0;
v000001b9c3fee890_0 .var/s "b0_2", 15 0;
v000001b9c3fee750_0 .var/s "b1_1", 15 0;
v000001b9c3fee7f0_0 .var/s "b1_2", 15 0;
v000001b9c3fefab0_0 .var/s "b2_1", 15 0;
v000001b9c3fef010_0 .var/s "b2_2", 15 0;
v000001b9c3fee250_0 .var "clk", 0 0;
v000001b9c3fefb50_0 .var/i "i", 31 0;
v000001b9c3fefbf0 .array/s "input_samples", 99 0, 15 0;
v000001b9c3fee570_0 .var "rst", 0 0;
v000001b9c3fefc90_0 .var/s "x_in", 15 0;
v000001b9c3feeed0_0 .net/s "y_out", 15 0, v000001b9c3fec5f0_0;  1 drivers
E_000001b9c3f7c340 .event negedge, v000001b9c3f52be0_0;
E_000001b9c3f7c380 .event posedge, v000001b9c3f52be0_0;
S_000001b9c3f8f7d0 .scope module, "uut" "iir_cascaded_serial" 2 18, 3 1 0, S_000001b9c3f82240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "b0_1";
    .port_info 4 /INPUT 16 "b1_1";
    .port_info 5 /INPUT 16 "b2_1";
    .port_info 6 /INPUT 16 "a1_1";
    .port_info 7 /INPUT 16 "a2_1";
    .port_info 8 /INPUT 16 "b0_2";
    .port_info 9 /INPUT 16 "b1_2";
    .port_info 10 /INPUT 16 "b2_2";
    .port_info 11 /INPUT 16 "a1_2";
    .port_info 12 /INPUT 16 "a2_2";
    .port_info 13 /OUTPUT 16 "y_out";
P_000001b9c3f53420 .param/l "COEFF_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_000001b9c3f53458 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
v000001b9c3fec9b0_0 .net/s "a1_1", 15 0, v000001b9c3fefe70_0;  1 drivers
v000001b9c3feccd0_0 .net/s "a1_2", 15 0, v000001b9c3fefd30_0;  1 drivers
v000001b9c3fecd70_0 .net/s "a2_1", 15 0, v000001b9c3fef970_0;  1 drivers
v000001b9c3fece10_0 .net/s "a2_2", 15 0, v000001b9c3fee1b0_0;  1 drivers
v000001b9c3feceb0_0 .net/s "b0_1", 15 0, v000001b9c3feed90_0;  1 drivers
v000001b9c3fecff0_0 .net/s "b0_2", 15 0, v000001b9c3fee890_0;  1 drivers
v000001b9c3fec0f0_0 .net/s "b1_1", 15 0, v000001b9c3fee750_0;  1 drivers
v000001b9c3fec190_0 .net/s "b1_2", 15 0, v000001b9c3fee7f0_0;  1 drivers
v000001b9c3fee4d0_0 .net/s "b2_1", 15 0, v000001b9c3fefab0_0;  1 drivers
v000001b9c3feffb0_0 .net/s "b2_2", 15 0, v000001b9c3fef010_0;  1 drivers
v000001b9c3feea70_0 .net "clk", 0 0, v000001b9c3fee250_0;  1 drivers
v000001b9c3fee110_0 .net "rst", 0 0, v000001b9c3fee570_0;  1 drivers
v000001b9c3fef1f0_0 .net/s "stage1_out", 15 0, v000001b9c3feca50_0;  1 drivers
v000001b9c3fee390_0 .net/s "x_in", 15 0, v000001b9c3fefc90_0;  1 drivers
v000001b9c3feecf0_0 .net/s "y_out", 15 0, v000001b9c3fec5f0_0;  alias, 1 drivers
S_000001b9c3f8f960 .scope module, "biquad1" "biquad_iir_df2t" 3 29, 4 1 0, S_000001b9c3f8f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "b0";
    .port_info 4 /INPUT 16 "b1";
    .port_info 5 /INPUT 16 "b2";
    .port_info 6 /INPUT 16 "a1";
    .port_info 7 /INPUT 16 "a2";
    .port_info 8 /OUTPUT 16 "y_out";
P_000001b9c3f824c0 .param/l "COEFF_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_000001b9c3f824f8 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v000001b9c3f53090_0 .net/s "a1", 15 0, v000001b9c3fefe70_0;  alias, 1 drivers
v000001b9c3f8faf0_0 .net/s "a2", 15 0, v000001b9c3fef970_0;  alias, 1 drivers
v000001b9c3f8fb90_0 .net/s "b0", 15 0, v000001b9c3feed90_0;  alias, 1 drivers
v000001b9c3f52aa0_0 .net/s "b1", 15 0, v000001b9c3fee750_0;  alias, 1 drivers
v000001b9c3f52b40_0 .net/s "b2", 15 0, v000001b9c3fefab0_0;  alias, 1 drivers
v000001b9c3f52be0_0 .net "clk", 0 0, v000001b9c3fee250_0;  alias, 1 drivers
v000001b9c3f52c80_0 .net "rst", 0 0, v000001b9c3fee570_0;  alias, 1 drivers
v000001b9c3f52d20_0 .var/s "s1", 31 0;
v000001b9c3fec230_0 .var/s "s2", 31 0;
v000001b9c3fecb90_0 .net/s "x_in", 15 0, v000001b9c3fefc90_0;  alias, 1 drivers
v000001b9c3feca50_0 .var/s "y_out", 15 0;
v000001b9c3fec690_0 .var/s "y_temp", 31 0;
E_000001b9c3f8ce90 .event posedge, v000001b9c3f52c80_0, v000001b9c3f52be0_0;
S_000001b9c3f52dc0 .scope module, "biquad2" "biquad_iir_df2t" 3 45, 4 1 0, S_000001b9c3f8f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "b0";
    .port_info 4 /INPUT 16 "b1";
    .port_info 5 /INPUT 16 "b2";
    .port_info 6 /INPUT 16 "a1";
    .port_info 7 /INPUT 16 "a2";
    .port_info 8 /OUTPUT 16 "y_out";
P_000001b9c3fed880 .param/l "COEFF_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_000001b9c3fed8b8 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v000001b9c3fec410_0 .net/s "a1", 15 0, v000001b9c3fefd30_0;  alias, 1 drivers
v000001b9c3fec730_0 .net/s "a2", 15 0, v000001b9c3fee1b0_0;  alias, 1 drivers
v000001b9c3fecf50_0 .net/s "b0", 15 0, v000001b9c3fee890_0;  alias, 1 drivers
v000001b9c3fec2d0_0 .net/s "b1", 15 0, v000001b9c3fee7f0_0;  alias, 1 drivers
v000001b9c3fecc30_0 .net/s "b2", 15 0, v000001b9c3fef010_0;  alias, 1 drivers
v000001b9c3fec4b0_0 .net "clk", 0 0, v000001b9c3fee250_0;  alias, 1 drivers
v000001b9c3fec910_0 .net "rst", 0 0, v000001b9c3fee570_0;  alias, 1 drivers
v000001b9c3fec370_0 .var/s "s1", 31 0;
v000001b9c3fec550_0 .var/s "s2", 31 0;
v000001b9c3fecaf0_0 .net/s "x_in", 15 0, v000001b9c3feca50_0;  alias, 1 drivers
v000001b9c3fec5f0_0 .var/s "y_out", 15 0;
v000001b9c3fec7d0_0 .var/s "y_temp", 31 0;
    .scope S_000001b9c3f8f960;
T_0 ;
    %wait E_000001b9c3f8ce90;
    %load/vec4 v000001b9c3f52c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9c3f52d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9c3fec230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b9c3feca50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b9c3f8fb90_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fecb90_0;
    %pad/s 32;
    %mul;
    %load/vec4 v000001b9c3f52d20_0;
    %add;
    %store/vec4 v000001b9c3fec690_0, 0, 32;
    %load/vec4 v000001b9c3fec690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v000001b9c3feca50_0, 0;
    %load/vec4 v000001b9c3f52aa0_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fecb90_0;
    %pad/s 32;
    %mul;
    %load/vec4 v000001b9c3f53090_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fec690_0;
    %mul;
    %sub;
    %load/vec4 v000001b9c3fec230_0;
    %add;
    %assign/vec4 v000001b9c3f52d20_0, 0;
    %load/vec4 v000001b9c3f52b40_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fecb90_0;
    %pad/s 32;
    %mul;
    %load/vec4 v000001b9c3f8faf0_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fec690_0;
    %mul;
    %sub;
    %assign/vec4 v000001b9c3fec230_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b9c3f52dc0;
T_1 ;
    %wait E_000001b9c3f8ce90;
    %load/vec4 v000001b9c3fec910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9c3fec370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9c3fec550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b9c3fec5f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b9c3fecf50_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fecaf0_0;
    %pad/s 32;
    %mul;
    %load/vec4 v000001b9c3fec370_0;
    %add;
    %store/vec4 v000001b9c3fec7d0_0, 0, 32;
    %load/vec4 v000001b9c3fec7d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v000001b9c3fec5f0_0, 0;
    %load/vec4 v000001b9c3fec2d0_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fecaf0_0;
    %pad/s 32;
    %mul;
    %load/vec4 v000001b9c3fec410_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fec7d0_0;
    %mul;
    %sub;
    %load/vec4 v000001b9c3fec550_0;
    %add;
    %assign/vec4 v000001b9c3fec370_0, 0;
    %load/vec4 v000001b9c3fecc30_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fecaf0_0;
    %pad/s 32;
    %mul;
    %load/vec4 v000001b9c3fec730_0;
    %pad/s 32;
    %load/vec4 v000001b9c3fec7d0_0;
    %mul;
    %sub;
    %assign/vec4 v000001b9c3fec550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b9c3f82240;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c3fee250_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001b9c3f82240;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001b9c3fee250_0;
    %inv;
    %store/vec4 v000001b9c3fee250_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b9c3f82240;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9c3fee570_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c3fee570_0, 0, 1;
    %pushi/vec4 2209, 0, 16;
    %store/vec4 v000001b9c3feed90_0, 0, 16;
    %pushi/vec4 4419, 0, 16;
    %store/vec4 v000001b9c3fee750_0, 0, 16;
    %pushi/vec4 2209, 0, 16;
    %store/vec4 v000001b9c3fefab0_0, 0, 16;
    %pushi/vec4 28074, 0, 16;
    %store/vec4 v000001b9c3fefe70_0, 0, 16;
    %pushi/vec4 13552, 0, 16;
    %store/vec4 v000001b9c3fef970_0, 0, 16;
    %pushi/vec4 2209, 0, 16;
    %store/vec4 v000001b9c3fee890_0, 0, 16;
    %pushi/vec4 4419, 0, 16;
    %store/vec4 v000001b9c3fee7f0_0, 0, 16;
    %pushi/vec4 2209, 0, 16;
    %store/vec4 v000001b9c3fef010_0, 0, 16;
    %pushi/vec4 28074, 0, 16;
    %store/vec4 v000001b9c3fefd30_0, 0, 16;
    %pushi/vec4 13552, 0, 16;
    %store/vec4 v000001b9c3fee1b0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9c3fefb50_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001b9c3fefb50_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 16384, 0, 32;
    %cvt/rv/s;
    %pushi/real 1317678350, 4074; load=314.159
    %pushi/real 1409286, 4052; load=314.159
    %add/wr;
    %load/vec4 v000001b9c3fefb50_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 1000, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 2 47 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 2 47 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ix/getv/s 4, v000001b9c3fefb50_0;
    %store/vec4a v000001b9c3fefbf0, 4, 0;
    %load/vec4 v000001b9c3fefb50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9c3fefb50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9c3fefb50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b9c3fefb50_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_000001b9c3f7c380;
    %ix/getv/s 4, v000001b9c3fefb50_0;
    %load/vec4a v000001b9c3fefbf0, 4;
    %store/vec4 v000001b9c3fefc90_0, 0, 16;
    %wait E_000001b9c3f7c340;
    %vpi_call 2 55 "$display", "Input %d: %d, Output: %d", v000001b9c3fefb50_0, v000001b9c3fefc90_0, v000001b9c3feeed0_0 {0 0 0};
    %load/vec4 v000001b9c3fefb50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9c3fefb50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "serial_test.v";
    "iir_serial.v";
    "iir_biquad.v";
