
ubuntu-preinstalled/nstat:     file format elf32-littlearm


Disassembly of section .init:

00001678 <.init>:
    1678:	push	{r3, lr}
    167c:	bl	27c8 <__assert_fail@plt+0xb94>
    1680:	pop	{r3, pc}

Disassembly of section .plt:

00001684 <fdopen@plt-0x14>:
    1684:	push	{lr}		; (str lr, [sp, #-4]!)
    1688:	ldr	lr, [pc, #4]	; 1694 <fdopen@plt-0x4>
    168c:	add	lr, pc, lr
    1690:	ldr	pc, [lr, #8]!
    1694:	andeq	r9, r1, r0, lsl #14

00001698 <fdopen@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #102400	; 0x19000
    16a0:	ldr	pc, [ip, #1792]!	; 0x700

000016a4 <strstr@plt>:
    16a4:	add	ip, pc, #0, 12
    16a8:	add	ip, ip, #102400	; 0x19000
    16ac:	ldr	pc, [ip, #1784]!	; 0x6f8

000016b0 <__getdelim@plt>:
    16b0:	add	ip, pc, #0, 12
    16b4:	add	ip, ip, #102400	; 0x19000
    16b8:	ldr	pc, [ip, #1776]!	; 0x6f0

000016bc <__strncat_chk@plt>:
    16bc:	add	ip, pc, #0, 12
    16c0:	add	ip, ip, #102400	; 0x19000
    16c4:	ldr	pc, [ip, #1768]!	; 0x6e8

000016c8 <strcmp@plt>:
    16c8:	add	ip, pc, #0, 12
    16cc:	add	ip, ip, #102400	; 0x19000
    16d0:	ldr	pc, [ip, #1760]!	; 0x6e0

000016d4 <__cxa_finalize@plt>:
    16d4:	add	ip, pc, #0, 12
    16d8:	add	ip, ip, #102400	; 0x19000
    16dc:	ldr	pc, [ip, #1752]!	; 0x6d8

000016e0 <strtol@plt>:
    16e0:	add	ip, pc, #0, 12
    16e4:	add	ip, ip, #102400	; 0x19000
    16e8:	ldr	pc, [ip, #1744]!	; 0x6d0

000016ec <setsockopt@plt>:
    16ec:	add	ip, pc, #0, 12
    16f0:	add	ip, ip, #102400	; 0x19000
    16f4:	ldr	pc, [ip, #1736]!	; 0x6c8

000016f8 <strcspn@plt>:
    16f8:	add	ip, pc, #0, 12
    16fc:	add	ip, ip, #102400	; 0x19000
    1700:	ldr	pc, [ip, #1728]!	; 0x6c0

00001704 <__isoc99_fscanf@plt>:
    1704:	add	ip, pc, #0, 12
    1708:	add	ip, ip, #102400	; 0x19000
    170c:	ldr	pc, [ip, #1720]!	; 0x6b8

00001710 <fflush@plt>:
    1710:	add	ip, pc, #0, 12
    1714:	add	ip, ip, #102400	; 0x19000
    1718:	ldr	pc, [ip, #1712]!	; 0x6b0

0000171c <if_indextoname@plt>:
    171c:	add	ip, pc, #0, 12
    1720:	add	ip, ip, #102400	; 0x19000
    1724:	ldr	pc, [ip, #1704]!	; 0x6a8

00001728 <getuid@plt>:
    1728:	add	ip, pc, #0, 12
    172c:	add	ip, ip, #102400	; 0x19000
    1730:	ldr	pc, [ip, #1696]!	; 0x6a0

00001734 <strchrnul@plt>:
    1734:	add	ip, pc, #0, 12
    1738:	add	ip, ip, #102400	; 0x19000
    173c:	ldr	pc, [ip, #1688]!	; 0x698

00001740 <free@plt>:
    1740:			; <UNDEFINED> instruction: 0xe7fd4778
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #102400	; 0x19000
    174c:	ldr	pc, [ip, #1676]!	; 0x68c

00001750 <fgets@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #102400	; 0x19000
    1758:	ldr	pc, [ip, #1668]!	; 0x684

0000175c <ferror@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #102400	; 0x19000
    1764:	ldr	pc, [ip, #1660]!	; 0x67c

00001768 <inet_pton@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #102400	; 0x19000
    1770:	ldr	pc, [ip, #1652]!	; 0x674

00001774 <memcpy@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #102400	; 0x19000
    177c:	ldr	pc, [ip, #1644]!	; 0x66c

00001780 <signal@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #102400	; 0x19000
    1788:	ldr	pc, [ip, #1636]!	; 0x664

0000178c <time@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #102400	; 0x19000
    1794:	ldr	pc, [ip, #1628]!	; 0x65c

00001798 <sendmsg@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #102400	; 0x19000
    17a0:	ldr	pc, [ip, #1620]!	; 0x654

000017a4 <ftruncate64@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #102400	; 0x19000
    17ac:	ldr	pc, [ip, #1612]!	; 0x64c

000017b0 <ftell@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #102400	; 0x19000
    17b8:	ldr	pc, [ip, #1604]!	; 0x644

000017bc <memcmp@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #102400	; 0x19000
    17c4:	ldr	pc, [ip, #1596]!	; 0x63c

000017c8 <mnl_attr_parse@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #102400	; 0x19000
    17d0:	ldr	pc, [ip, #1588]!	; 0x634

000017d4 <gethostbyaddr@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #102400	; 0x19000
    17dc:	ldr	pc, [ip, #1580]!	; 0x62c

000017e0 <strdup@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #102400	; 0x19000
    17e8:	ldr	pc, [ip, #1572]!	; 0x624

000017ec <__stack_chk_fail@plt>:
    17ec:	add	ip, pc, #0, 12
    17f0:	add	ip, ip, #102400	; 0x19000
    17f4:	ldr	pc, [ip, #1564]!	; 0x61c

000017f8 <rewind@plt>:
    17f8:	add	ip, pc, #0, 12
    17fc:	add	ip, ip, #102400	; 0x19000
    1800:	ldr	pc, [ip, #1556]!	; 0x614

00001804 <sysconf@plt>:
    1804:			; <UNDEFINED> instruction: 0xe7fd4778
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #102400	; 0x19000
    1810:	ldr	pc, [ip, #1544]!	; 0x608

00001814 <unlink@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #102400	; 0x19000
    181c:	ldr	pc, [ip, #1536]!	; 0x600

00001820 <realloc@plt>:
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #102400	; 0x19000
    1828:	ldr	pc, [ip, #1528]!	; 0x5f8

0000182c <strcasecmp@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #102400	; 0x19000
    1834:	ldr	pc, [ip, #1520]!	; 0x5f0

00001838 <geteuid@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #102400	; 0x19000
    1840:	ldr	pc, [ip, #1512]!	; 0x5e8

00001844 <perror@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #102400	; 0x19000
    184c:	ldr	pc, [ip, #1504]!	; 0x5e0

00001850 <poll@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #102400	; 0x19000
    1858:	ldr	pc, [ip, #1496]!	; 0x5d8

0000185c <accept@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #102400	; 0x19000
    1864:	ldr	pc, [ip, #1488]!	; 0x5d0

00001868 <__fxstat64@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #102400	; 0x19000
    1870:	ldr	pc, [ip, #1480]!	; 0x5c8

00001874 <__memcpy_chk@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #102400	; 0x19000
    187c:	ldr	pc, [ip, #1472]!	; 0x5c0

00001880 <sethostent@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #102400	; 0x19000
    1888:	ldr	pc, [ip, #1464]!	; 0x5b8

0000188c <fwrite@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #102400	; 0x19000
    1894:	ldr	pc, [ip, #1456]!	; 0x5b0

00001898 <strcat@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #102400	; 0x19000
    18a0:	ldr	pc, [ip, #1448]!	; 0x5a8

000018a4 <getsockopt@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #102400	; 0x19000
    18ac:	ldr	pc, [ip, #1440]!	; 0x5a0

000018b0 <asctime@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #102400	; 0x19000
    18b8:	ldr	pc, [ip, #1432]!	; 0x598

000018bc <strtoll@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #102400	; 0x19000
    18c4:	ldr	pc, [ip, #1424]!	; 0x590

000018c8 <waitpid@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #102400	; 0x19000
    18d0:	ldr	pc, [ip, #1416]!	; 0x588

000018d4 <gettimeofday@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #102400	; 0x19000
    18dc:	ldr	pc, [ip, #1408]!	; 0x580

000018e0 <fread@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #102400	; 0x19000
    18e8:	ldr	pc, [ip, #1400]!	; 0x578

000018ec <daemon@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #102400	; 0x19000
    18f4:	ldr	pc, [ip, #1392]!	; 0x570

000018f8 <cap_get_flag@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #102400	; 0x19000
    1900:	ldr	pc, [ip, #1384]!	; 0x568

00001904 <fnmatch@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #102400	; 0x19000
    190c:	ldr	pc, [ip, #1376]!	; 0x560

00001910 <open64@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #102400	; 0x19000
    1918:	ldr	pc, [ip, #1368]!	; 0x558

0000191c <getenv@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #102400	; 0x19000
    1924:	ldr	pc, [ip, #1360]!	; 0x550

00001928 <cap_set_proc@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #102400	; 0x19000
    1930:	ldr	pc, [ip, #1352]!	; 0x548

00001934 <malloc@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #102400	; 0x19000
    193c:	ldr	pc, [ip, #1344]!	; 0x540

00001940 <__libc_start_main@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #102400	; 0x19000
    1948:	ldr	pc, [ip, #1336]!	; 0x538

0000194c <strerror@plt>:
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #102400	; 0x19000
    1954:	ldr	pc, [ip, #1328]!	; 0x530

00001958 <strftime@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #102400	; 0x19000
    1960:	ldr	pc, [ip, #1320]!	; 0x528

00001964 <__vfprintf_chk@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #102400	; 0x19000
    196c:	ldr	pc, [ip, #1312]!	; 0x520

00001970 <localtime@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #102400	; 0x19000
    1978:	ldr	pc, [ip, #1304]!	; 0x518

0000197c <__gmon_start__@plt>:
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #102400	; 0x19000
    1984:	ldr	pc, [ip, #1296]!	; 0x510

00001988 <getopt_long@plt>:
    1988:	add	ip, pc, #0, 12
    198c:	add	ip, ip, #102400	; 0x19000
    1990:	ldr	pc, [ip, #1288]!	; 0x508

00001994 <__ctype_b_loc@plt>:
    1994:	add	ip, pc, #0, 12
    1998:	add	ip, ip, #102400	; 0x19000
    199c:	ldr	pc, [ip, #1280]!	; 0x500

000019a0 <getpid@plt>:
    19a0:	add	ip, pc, #0, 12
    19a4:	add	ip, ip, #102400	; 0x19000
    19a8:	ldr	pc, [ip, #1272]!	; 0x4f8

000019ac <exit@plt>:
    19ac:	add	ip, pc, #0, 12
    19b0:	add	ip, ip, #102400	; 0x19000
    19b4:	ldr	pc, [ip, #1264]!	; 0x4f0

000019b8 <feof@plt>:
    19b8:	add	ip, pc, #0, 12
    19bc:	add	ip, ip, #102400	; 0x19000
    19c0:	ldr	pc, [ip, #1256]!	; 0x4e8

000019c4 <flock@plt>:
    19c4:	add	ip, pc, #0, 12
    19c8:	add	ip, ip, #102400	; 0x19000
    19cc:	ldr	pc, [ip, #1248]!	; 0x4e0

000019d0 <strtoul@plt>:
    19d0:	add	ip, pc, #0, 12
    19d4:	add	ip, ip, #102400	; 0x19000
    19d8:	ldr	pc, [ip, #1240]!	; 0x4d8

000019dc <strlen@plt>:
    19dc:	add	ip, pc, #0, 12
    19e0:	add	ip, ip, #102400	; 0x19000
    19e4:	ldr	pc, [ip, #1232]!	; 0x4d0

000019e8 <strchr@plt>:
    19e8:	add	ip, pc, #0, 12
    19ec:	add	ip, ip, #102400	; 0x19000
    19f0:	ldr	pc, [ip, #1224]!	; 0x4c8

000019f4 <__errno_location@plt>:
    19f4:	add	ip, pc, #0, 12
    19f8:	add	ip, ip, #102400	; 0x19000
    19fc:	ldr	pc, [ip, #1216]!	; 0x4c0

00001a00 <cap_get_proc@plt>:
    1a00:	add	ip, pc, #0, 12
    1a04:	add	ip, ip, #102400	; 0x19000
    1a08:	ldr	pc, [ip, #1208]!	; 0x4b8

00001a0c <__sprintf_chk@plt>:
    1a0c:	add	ip, pc, #0, 12
    1a10:	add	ip, ip, #102400	; 0x19000
    1a14:	ldr	pc, [ip, #1200]!	; 0x4b0

00001a18 <snprintf@plt>:
    1a18:	add	ip, pc, #0, 12
    1a1c:	add	ip, ip, #102400	; 0x19000
    1a20:	ldr	pc, [ip, #1192]!	; 0x4a8

00001a24 <__isoc99_sscanf@plt>:
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #102400	; 0x19000
    1a2c:	ldr	pc, [ip, #1184]!	; 0x4a0

00001a30 <bind@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #102400	; 0x19000
    1a38:	ldr	pc, [ip, #1176]!	; 0x498

00001a3c <memset@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #102400	; 0x19000
    1a44:	ldr	pc, [ip, #1168]!	; 0x490

00001a48 <putchar@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #102400	; 0x19000
    1a50:	ldr	pc, [ip, #1160]!	; 0x488

00001a54 <strncpy@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #102400	; 0x19000
    1a5c:	ldr	pc, [ip, #1152]!	; 0x480

00001a60 <strtoull@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #102400	; 0x19000
    1a68:	ldr	pc, [ip, #1144]!	; 0x478

00001a6c <mnl_attr_validate@plt>:
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #102400	; 0x19000
    1a74:	ldr	pc, [ip, #1136]!	; 0x470

00001a78 <__printf_chk@plt>:
    1a78:			; <UNDEFINED> instruction: 0xe7fd4778
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #102400	; 0x19000
    1a84:	ldr	pc, [ip, #1124]!	; 0x464

00001a88 <strtod@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #102400	; 0x19000
    1a90:	ldr	pc, [ip, #1116]!	; 0x45c

00001a94 <fileno@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #102400	; 0x19000
    1a9c:	ldr	pc, [ip, #1108]!	; 0x454

00001aa0 <__fprintf_chk@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #102400	; 0x19000
    1aa8:	ldr	pc, [ip, #1100]!	; 0x44c

00001aac <mnl_attr_get_str@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #102400	; 0x19000
    1ab4:	ldr	pc, [ip, #1092]!	; 0x444

00001ab8 <mnl_attr_type_valid@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #102400	; 0x19000
    1ac0:	ldr	pc, [ip, #1084]!	; 0x43c

00001ac4 <fclose@plt>:
    1ac4:			; <UNDEFINED> instruction: 0xe7fd4778
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #102400	; 0x19000
    1ad0:	ldr	pc, [ip, #1072]!	; 0x430

00001ad4 <mnl_attr_get_type@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #102400	; 0x19000
    1adc:	ldr	pc, [ip, #1064]!	; 0x428

00001ae0 <mnl_nlmsg_get_payload_len@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #102400	; 0x19000
    1ae8:	ldr	pc, [ip, #1056]!	; 0x420

00001aec <__fread_chk@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #102400	; 0x19000
    1af4:	ldr	pc, [ip, #1048]!	; 0x418

00001af8 <fork@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #102400	; 0x19000
    1b00:	ldr	pc, [ip, #1040]!	; 0x410

00001b04 <strrchr@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #102400	; 0x19000
    1b0c:	ldr	pc, [ip, #1032]!	; 0x408

00001b10 <listen@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #102400	; 0x19000
    1b18:	ldr	pc, [ip, #1024]!	; 0x400

00001b1c <cap_clear@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #102400	; 0x19000
    1b24:	ldr	pc, [ip, #1016]!	; 0x3f8

00001b28 <fputc@plt>:
    1b28:			; <UNDEFINED> instruction: 0xe7fd4778
    1b2c:	add	ip, pc, #0, 12
    1b30:	add	ip, ip, #102400	; 0x19000
    1b34:	ldr	pc, [ip, #1004]!	; 0x3ec

00001b38 <mnl_nlmsg_get_payload@plt>:
    1b38:	add	ip, pc, #0, 12
    1b3c:	add	ip, ip, #102400	; 0x19000
    1b40:	ldr	pc, [ip, #996]!	; 0x3e4

00001b44 <cap_free@plt>:
    1b44:	add	ip, pc, #0, 12
    1b48:	add	ip, ip, #102400	; 0x19000
    1b4c:	ldr	pc, [ip, #988]!	; 0x3dc

00001b50 <mnl_attr_get_u32@plt>:
    1b50:	add	ip, pc, #0, 12
    1b54:	add	ip, ip, #102400	; 0x19000
    1b58:	ldr	pc, [ip, #980]!	; 0x3d4

00001b5c <putc@plt>:
    1b5c:			; <UNDEFINED> instruction: 0xe7fd4778
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #102400	; 0x19000
    1b68:	ldr	pc, [ip, #968]!	; 0x3c8

00001b6c <getsockname@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #102400	; 0x19000
    1b74:	ldr	pc, [ip, #960]!	; 0x3c0

00001b78 <recvmsg@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #102400	; 0x19000
    1b80:	ldr	pc, [ip, #952]!	; 0x3b8

00001b84 <fopen64@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #102400	; 0x19000
    1b8c:	ldr	pc, [ip, #944]!	; 0x3b0

00001b90 <inet_ntop@plt>:
    1b90:			; <UNDEFINED> instruction: 0xe7fd4778
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #102400	; 0x19000
    1b9c:	ldr	pc, [ip, #932]!	; 0x3a4

00001ba0 <socket@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #102400	; 0x19000
    1ba8:	ldr	pc, [ip, #924]!	; 0x39c

00001bac <random@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #102400	; 0x19000
    1bb4:	ldr	pc, [ip, #916]!	; 0x394

00001bb8 <if_nametoindex@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #102400	; 0x19000
    1bc0:	ldr	pc, [ip, #908]!	; 0x38c

00001bc4 <isatty@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #102400	; 0x19000
    1bcc:	ldr	pc, [ip, #900]!	; 0x384

00001bd0 <abort@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #102400	; 0x19000
    1bd8:	ldr	pc, [ip, #892]!	; 0x37c

00001bdc <recv@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #102400	; 0x19000
    1be4:	ldr	pc, [ip, #884]!	; 0x374

00001be8 <close@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #102400	; 0x19000
    1bf0:	ldr	pc, [ip, #876]!	; 0x36c

00001bf4 <send@plt>:
    1bf4:			; <UNDEFINED> instruction: 0xe7fd4778
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #102400	; 0x19000
    1c00:	ldr	pc, [ip, #864]!	; 0x360

00001c04 <connect@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #102400	; 0x19000
    1c0c:	ldr	pc, [ip, #856]!	; 0x358

00001c10 <exp@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #102400	; 0x19000
    1c18:	ldr	pc, [ip, #848]!	; 0x350

00001c1c <__snprintf_chk@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #102400	; 0x19000
    1c24:	ldr	pc, [ip, #840]!	; 0x348

00001c28 <strspn@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #102400	; 0x19000
    1c30:	ldr	pc, [ip, #832]!	; 0x340

00001c34 <__assert_fail@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #102400	; 0x19000
    1c3c:	ldr	pc, [ip, #824]!	; 0x338

Disassembly of section .text:

00001c40 <.text>:
    1c40:	svcmi	0x00f0e92d
    1c44:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    1c48:	strmi	r8, [pc], -r8, lsl #22
    1c4c:	strtcs	pc, [r0], #-2271	; 0xfffff721
    1c50:	strtcc	pc, [r0], #-2271	; 0xfffff721
    1c54:			; <UNDEFINED> instruction: 0xf8df447a
    1c58:			; <UNDEFINED> instruction: 0xf8dfa420
    1c5c:	sbclt	r4, fp, r0, lsr #8
    1c60:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    1c64:	ldrls	pc, [r8], #-2271	; 0xfffff721
    1c68:	beq	73e098 <__assert_fail@plt+0x73c464>
    1c6c:	ldrhi	pc, [r4], #-2271	; 0xfffff721
    1c70:	movtls	r6, #38939	; 0x981b
    1c74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c78:	ldrbtmi	r4, [r9], #1148	; 0x47c
    1c7c:			; <UNDEFINED> instruction: 0x462244f8
    1c80:	ldrbmi	r2, [r3], -r0, lsl #10
    1c84:			; <UNDEFINED> instruction: 0x46304639
    1c88:			; <UNDEFINED> instruction: 0xf7ff9500
    1c8c:	mcrrne	14, 7, lr, r2, cr14
    1c90:	addhi	pc, r2, r0
    1c94:	stmdacs	r4!, {r1, r2, r4, r6, fp, ip, sp}
    1c98:	ldm	pc, {r0, r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1c9c:	cdpvs	0, 6, cr15, cr4, cr0, {0}
    1ca0:	cdpvs	14, 6, cr6, cr14, cr14, {3}
    1ca4:	cdpvs	14, 6, cr6, cr14, cr14, {3}
    1ca8:	cdpvs	14, 6, cr5, cr14, cr14, {3}
    1cac:	cdpvs	14, 6, cr6, cr14, cr13, {2}
    1cb0:	cdpvs	14, 4, cr6, cr7, cr14, {3}
    1cb4:	cdpvs	14, 4, cr6, cr1, cr14, {3}
    1cb8:	svccs	0x00356e3b
    1cbc:	mcrvs	14, 3, r6, cr4, cr9, {0}
    1cc0:	andseq	r6, r3, lr, ror #28
    1cc4:	andcs	r4, r1, #240, 22	; 0x3c000
    1cc8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1ccc:	bfi	r6, sl, #0, #23
    1cd0:	strbmi	r4, [r9], -lr, ror #21
    1cd4:			; <UNDEFINED> instruction: 0xf8584bee
    1cd8:			; <UNDEFINED> instruction: 0xf8585002
    1cdc:	strtmi	r3, [sl], -r3
    1ce0:			; <UNDEFINED> instruction: 0xf7ff6818
    1ce4:	stmdacs	r1, {r5, r7, r9, sl, fp, sp, lr, pc}
    1ce8:	stmdavs	fp!, {r1, r8, ip, lr, pc}
    1cec:	vstmiale	r6, {d18-d17}
    1cf0:	eorcs	r4, r5, #232, 16	; 0xe80000
    1cf4:	smlattcs	r1, r8, fp, r4
    1cf8:	sub	r4, r4, r8, ror r4
    1cfc:	andcs	r4, r1, #236544	; 0x39c00
    1d00:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d04:			; <UNDEFINED> instruction: 0xe7ba601a
    1d08:	andcs	r4, r1, #234496	; 0x39400
    1d0c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d10:			; <UNDEFINED> instruction: 0xe7b4601a
    1d14:	andcs	r4, r1, #232448	; 0x38c00
    1d18:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d1c:			; <UNDEFINED> instruction: 0xe7ae601a
    1d20:	andcs	r4, r1, #230400	; 0x38400
    1d24:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d28:			; <UNDEFINED> instruction: 0xe7a8601a
    1d2c:	andcs	r4, r1, #228352	; 0x37c00
    1d30:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d34:			; <UNDEFINED> instruction: 0xe7a2601a
    1d38:	andcs	r4, sl, #218112	; 0x35400
    1d3c:			; <UNDEFINED> instruction: 0xf8582100
    1d40:	ldmdavs	r8, {r0, r1, ip, sp}
    1d44:	stcl	7, cr15, [ip], {255}	; 0xff
    1d48:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1d4c:	blx	d48b6 <__assert_fail@plt+0xd2c82>
    1d50:			; <UNDEFINED> instruction: 0xf858f000
    1d54:	andsvs	r3, r8, r2
    1d58:	blmi	ff5bbba4 <__assert_fail@plt+0xff5b9f70>
    1d5c:			; <UNDEFINED> instruction: 0xf8582201
    1d60:	andsvs	r3, sl, r3
    1d64:	bmi	ff53bb98 <__assert_fail@plt+0xff539f64>
    1d68:	ldmibmi	r4, {r0, sp}^
    1d6c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1d70:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1d74:			; <UNDEFINED> instruction: 0xf7ff2000
    1d78:	ldmmi	r1, {r1, r3, r4, r9, sl, fp, sp, lr, pc}^
    1d7c:	sbcsne	pc, sp, #64, 4
    1d80:	smlabtcs	r1, r5, fp, r4
    1d84:			; <UNDEFINED> instruction: 0xf8584478
    1d88:	ldmdavs	fp, {r0, r1, ip, sp}
    1d8c:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1d90:	rscscc	pc, pc, pc, asr #32
    1d94:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1d98:			; <UNDEFINED> instruction: 0xf04f4bca
    1d9c:			; <UNDEFINED> instruction: 0xf10d0901
    1da0:			; <UNDEFINED> instruction: 0xf85804b7
    1da4:			; <UNDEFINED> instruction: 0xf88d3003
    1da8:			; <UNDEFINED> instruction: 0xf8ad50b6
    1dac:	ldmdavs	sp, {r2, r4, r5, r7, ip, pc}
    1db0:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1db4:	strbmi	r4, [r9], -r4, asr #23
    1db8:	ldrbtmi	r2, [fp], #-619	; 0xfffffd95
    1dbc:	strtmi	r9, [r0], -r0
    1dc0:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1dc4:			; <UNDEFINED> instruction: 0xf8584bba
    1dc8:			; <UNDEFINED> instruction: 0xf8daa003
    1dcc:	blcs	ddd4 <__assert_fail@plt+0xc1a0>
    1dd0:	bmi	febb9354 <__assert_fail@plt+0xfebb7720>
    1dd4:	andne	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1dd8:	tstls	sl, sl, lsl #16
    1ddc:	eorscs	fp, ip, #163840	; 0x28000
    1de0:	cdp	0, 0, cr6, cr7, cr10, {0}
    1de4:	stmdbls	sl, {r4, r7, r9, fp, ip, sp}
    1de8:	bleq	fe7fd46c <__assert_fail@plt+0xfe7fb838>
    1dec:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1df0:	cdp	8, 11, cr6, cr8, cr10, {0}
    1df4:	blx	e0d9a <__assert_fail@plt+0xdf166>
    1df8:	cdp	3, 2, cr15, cr7, cr2, {0}
    1dfc:	vmla.f64	d7, d6, d0
    1e00:	mulvs	fp, r0, sl
    1e04:	bleq	ff9bd8ec <__assert_fail@plt+0xff9bbcb8>
    1e08:	bleq	3d82c <__assert_fail@plt+0x3bbf8>
    1e0c:	svc	0x0000f7ff
    1e10:	smlatbcs	r1, lr, fp, r4
    1e14:	strmi	r2, [r8], -r0, lsl #4
    1e18:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1e1c:	cdp	3, 11, cr9, cr7, cr11, {0}
    1e20:	vdiv.f64	d7, d7, d0
    1e24:	vadd.f64	d6, d7, d0
    1e28:	vstr	d7, [r3, #280]	; 0x118
    1e2c:			; <UNDEFINED> instruction: 0xf7ff7b00
    1e30:	mcrne	14, 0, lr, cr3, cr8, {5}
    1e34:	bcc	43d668 <__assert_fail@plt+0x43ba34>
    1e38:	strtmi	sp, [r0], -r3, lsr #22
    1e3c:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    1e40:			; <UNDEFINED> instruction: 0x1cc2a92d
    1e44:	beq	43d6b8 <__assert_fail@plt+0x43ba84>
    1e48:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    1e4c:	vmlal.s8	q9, d0, d0
    1e50:	mrc	0, 0, r8, cr11, cr15, {5}
    1e54:	tstcs	r5, r0, lsl sl
    1e58:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    1e5c:	vmlal.s8	q9, d0, d0
    1e60:	smlattcs	r0, r1, r0, r8
    1e64:			; <UNDEFINED> instruction: 0xf7ff4608
    1e68:	strmi	lr, [r4], -r2, asr #26
    1e6c:			; <UNDEFINED> instruction: 0xf0002800
    1e70:	ldmmi	r7, {r0, r1, r4, r6, r8, pc}
    1e74:			; <UNDEFINED> instruction: 0xf7ff4478
    1e78:			; <UNDEFINED> instruction: 0xf04fece6
    1e7c:			; <UNDEFINED> instruction: 0xf7ff30ff
    1e80:	ldmmi	r4, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    1e84:			; <UNDEFINED> instruction: 0xf7ff4478
    1e88:			; <UNDEFINED> instruction: 0xf04fecde
    1e8c:			; <UNDEFINED> instruction: 0xf7ff30ff
    1e90:	bmi	fe47d4d0 <__assert_fail@plt+0xfe47b89c>
    1e94:	streq	lr, [r5, r7, lsl #22]
    1e98:	blne	1d94ce0 <__assert_fail@plt+0x1d930ac>
    1e9c:			; <UNDEFINED> instruction: 0xf8584890
    1ea0:	ldrbtmi	r2, [r8], #-2
    1ea4:			; <UNDEFINED> instruction: 0xf8586017
    1ea8:	ldrmi	r3, [sl], r3
    1eac:			; <UNDEFINED> instruction: 0xf7ff601e
    1eb0:			; <UNDEFINED> instruction: 0x4605ed36
    1eb4:			; <UNDEFINED> instruction: 0xf0002800
    1eb8:	blmi	1e62930 <__assert_fail@plt+0x1e60cfc>
    1ebc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1ec0:	blcs	1bf34 <__assert_fail@plt+0x1a300>
    1ec4:	sbchi	pc, sl, r0, asr #32
    1ec8:			; <UNDEFINED> instruction: 0xf8584b7a
    1ecc:	ldmdavs	r3!, {r0, r1, sp, lr}
    1ed0:			; <UNDEFINED> instruction: 0xf0002b00
    1ed4:	blmi	1c620f0 <__assert_fail@plt+0x1c604bc>
    1ed8:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1edc:	ldrdcc	pc, [r0], -r9
    1ee0:	rsbsle	r2, sp, r0, lsl #22
    1ee4:	tstcs	r1, r0, lsl #10
    1ee8:	strmi	r2, [r8], -r0, lsl #4
    1eec:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    1ef0:	vmull.p8	<illegal reg q0.5>, d0, d7
    1ef4:	blmi	1ee29e8 <__assert_fail@plt+0x1ee0db4>
    1ef8:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1efc:	blcs	1bff0 <__assert_fail@plt+0x1a3bc>
    1f00:	cmphi	r2, #0	; <UNPREDICTABLE>
    1f04:			; <UNDEFINED> instruction: 0xf8584b78
    1f08:	stmdavc	r3!, {r0, r1, lr}
    1f0c:	ldmdbmi	r7!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    1f10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f14:	bl	ff63ff18 <__assert_fail@plt+0xff63e2e4>
    1f18:			; <UNDEFINED> instruction: 0xf0402800
    1f1c:			; <UNDEFINED> instruction: 0xf000837f
    1f20:			; <UNDEFINED> instruction: 0xf000ff43
    1f24:			; <UNDEFINED> instruction: 0xf000fdc3
    1f28:			; <UNDEFINED> instruction: 0xf000ff5b
    1f2c:	stmdavc	r3!, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    1f30:			; <UNDEFINED> instruction: 0xf0002b00
    1f34:	blmi	1722be8 <__assert_fail@plt+0x1720fb4>
    1f38:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f3c:	blcs	1bfb0 <__assert_fail@plt+0x1a37c>
    1f40:	addhi	pc, r4, r0, asr #32
    1f44:	ldmdavs	r2!, {r1, r3, r5, r6, r8, r9, fp, lr}
    1f48:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f4c:	ldrdlt	pc, [r0], -r3
    1f50:			; <UNDEFINED> instruction: 0xf0402a00
    1f54:	blmi	18e2bec <__assert_fail@plt+0x18e0fb8>
    1f58:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f5c:	movwls	r6, #26659	; 0x6823
    1f60:			; <UNDEFINED> instruction: 0xf0002b00
    1f64:	blmi	1462bdc <__assert_fail@plt+0x1460fa8>
    1f68:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f6c:	blcs	1bfe0 <__assert_fail@plt+0x1a3ac>
    1f70:	teqhi	r5, #64	; 0x40	; <UNPREDICTABLE>
    1f74:	blmi	1726bc4 <__assert_fail@plt+0x1724f90>
    1f78:	bmi	178a384 <__assert_fail@plt+0x1788750>
    1f7c:			; <UNDEFINED> instruction: 0xf8584658
    1f80:	ldrbtmi	r3, [sl], #-3
    1f84:	stc	7, cr15, [ip, #1020]	; 0x3fc
    1f88:			; <UNDEFINED> instruction: 0x465f4a5b
    1f8c:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
    1f90:	bcs	43d7b8 <__assert_fail@plt+0x43bb84>
    1f94:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    1f98:			; <UNDEFINED> instruction: 0xf858920a
    1f9c:	bmi	164dfb0 <__assert_fail@plt+0x164c37c>
    1fa0:	eorls	pc, ip, sp, asr #17
    1fa4:	ldmdavs	ip, {r0, r4, r6, r7, r9, sl, lr}
    1fa8:	andls	r4, r8, #2046820352	; 0x7a000000
    1fac:	suble	r2, r1, r0, lsl #24
    1fb0:	blge	bc708 <__assert_fail@plt+0xbaad4>
    1fb4:	cdpcs	14, 0, cr9, cr0, cr6, {0}
    1fb8:	andshi	pc, r9, #0
    1fbc:	ldmdavs	r0!, {r0, r5, r6, fp, sp, lr}^
    1fc0:	bl	fe0bffc4 <__assert_fail@plt+0xfe0be390>
    1fc4:	stmdacs	r0, {r0, r1, r4, r5, fp, sp, lr}
    1fc8:	mvnhi	pc, r0
    1fcc:			; <UNDEFINED> instruction: 0xe7f2461e
    1fd0:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    1fd4:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1fd8:	rscscc	pc, pc, pc, asr #32
    1fdc:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1fe0:	vst1.8	{d20-d22}, [pc :128], r8
    1fe4:	vhsub.s8	<illegal reg q11.5>, q12, q0
    1fe8:			; <UNDEFINED> instruction: 0xf7ff0142
    1fec:	stmdacs	r0, {r1, r4, r7, sl, fp, sp, lr, pc}
    1ff0:	bichi	pc, fp, r0, asr #5
    1ff4:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
    1ff8:	bl	13bfffc <__assert_fail@plt+0x13be3c8>
    1ffc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2000:	addshi	pc, sl, #0
    2004:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    2008:			; <UNDEFINED> instruction: 0xf7ff2102
    200c:	stmdacs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    2010:	rsbshi	pc, sl, #0
    2014:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    2018:	ldc	7, cr15, [r4], {255}	; 0xff
    201c:	rscscc	pc, pc, pc, asr #32
    2020:	stcl	7, cr15, [r4], {255}	; 0xff
    2024:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    2028:	stc	7, cr15, [ip], {255}	; 0xff
    202c:	rscscc	pc, pc, pc, asr #32
    2030:	ldc	7, cr15, [ip], #1020	; 0x3fc
    2034:			; <UNDEFINED> instruction: 0xf8dd9812
    2038:	teqlt	r8, ip, lsr #32
    203c:	cdp2	0, 6, cr15, cr10, cr3, {0}
    2040:			; <UNDEFINED> instruction: 0xf0039812
    2044:	ldmdage	r2, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2048:	stc2l	0, cr15, [r4, #12]!
    204c:	ldrdcc	pc, [r0], -r9
    2050:			; <UNDEFINED> instruction: 0xf0002b00
    2054:	andcs	r8, r0, r2, lsl #5
    2058:	stc	7, cr15, [r8], #1020	; 0x3fc
    205c:			; <UNDEFINED> instruction: 0xf7ff4628
    2060:			; <UNDEFINED> instruction: 0xe731ebda
    2064:	andhi	pc, r0, pc, lsr #7
    2068:	bllt	fed574c8 <__assert_fail@plt+0xfed55894>
    206c:			; <UNDEFINED> instruction: 0x40026bb1
    2070:	andeq	r9, r1, ip, lsr r1
    2074:	strdeq	r0, [r0], -r8
    2078:	strdeq	r8, [r1], -sl
    207c:	andeq	r7, r0, r4, ror #9
    2080:			; <UNDEFINED> instruction: 0x000072b6
    2084:	andeq	r9, r1, r4, lsl r1
    2088:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    208c:	andeq	r0, r0, r4, lsr r2
    2090:	andeq	r0, r0, r8, ror #4
    2094:	andeq	r7, r0, ip, lsr r2
    2098:	andeq	r0, r0, r0, lsl r2
    209c:	strdeq	r0, [r0], -r4
    20a0:	andeq	r0, r0, r0, lsr #4
    20a4:	andeq	r0, r0, r4, asr r2
    20a8:	andeq	r0, r0, ip, lsl #4
    20ac:	andeq	r0, r0, r8, lsr #4
    20b0:	andeq	r0, r0, ip, asr r2
    20b4:	andeq	r0, r0, r8, asr r2
    20b8:	andeq	r7, r0, ip, asr #13
    20bc:	andeq	r7, r0, lr, ror #3
    20c0:	strdeq	r7, [r0], -r8
    20c4:	andeq	r0, r0, r4, lsl #4
    20c8:			; <UNDEFINED> instruction: 0x000073b2
    20cc:	andeq	r0, r0, r4, asr #4
    20d0:	andeq	r7, r0, ip, lsr #6
    20d4:	strdeq	r7, [r0], -r0
    20d8:	andeq	r0, r0, r8, asr #4
    20dc:	andeq	r0, r0, ip, lsr r2
    20e0:	andeq	r7, r0, lr, lsr r3
    20e4:	andeq	r0, r0, r0, lsr r2
    20e8:	andeq	r0, r0, r0, asr #4
    20ec:	andeq	r7, r0, lr, asr #8
    20f0:	andeq	r0, r0, ip, asr #4
    20f4:	andeq	r6, r0, r6, lsl #31
    20f8:	ldrdeq	r7, [r0], -sl
    20fc:	strdeq	r0, [r0], -ip
    2100:	andeq	r6, r0, lr, lsl #31
    2104:	andeq	r7, r0, r4, lsr #27
    2108:			; <UNDEFINED> instruction: 0x000071b2
    210c:	andeq	r7, r0, r6, lsr #4
    2110:	andeq	r7, r0, r6, lsr #4
    2114:	andeq	r7, r0, sl, ror #2
    2118:	andcs	r2, sp, r1, lsl #2
    211c:	bl	c40120 <__assert_fail@plt+0xc3e4ec>
    2120:	andscs	r4, r1, r7, asr #19
    2124:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    2128:	vmvn.i32	q10, #1638400	; 0x00190000
    212c:			; <UNDEFINED> instruction: 0xf7ff0562
    2130:			; <UNDEFINED> instruction: 0xf04feb28
    2134:	stc	3, cr1, [sp, #4]
    2138:	tstls	r1, #16, 20	; 0x10000
    213c:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    2140:	blhi	fef7d7c4 <__assert_fail@plt+0xfef7bb90>
    2144:			; <UNDEFINED> instruction: 0xf7ff4606
    2148:	blls	2bd618 <__assert_fail@plt+0x2bb9e4>
    214c:	ldrdgt	pc, [r0], -sl
    2150:	blx	fe05c1be <__assert_fail@plt+0xfe05a58a>
    2154:	strbne	r2, [r9, r5, lsl #6]
    2158:	movwcs	lr, #27085	; 0x69cd
    215c:	movwcs	pc, #23436	; 0x5b8c	; <UNPREDICTABLE>
    2160:	vstmiavc	ip!, {s29-s107}
    2164:	ldmmi	r7!, {r0, r1, r2, r9, sl, lr}
    2168:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    216c:	movwcs	lr, #35277	; 0x89cd
    2170:	blls	1cab78 <__assert_fail@plt+0x1c8f44>
    2174:	strvs	lr, [r0, -sp, asr #19]
    2178:	bl	ff05604c <__assert_fail@plt+0xff054418>
    217c:	smlatbls	r3, r3, r1, r1
    2180:	ldrbtmi	r9, [pc], #-2313	; 2188 <__assert_fail@plt+0x554>
    2184:	bl	ff315050 <__assert_fail@plt+0xff31341c>
    2188:	ldrbtmi	r1, [fp], #-1697	; 0xfffff95f
    218c:	strls	r2, [r2], -r1, lsl #2
    2190:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    2194:	vnmlsge.f64	d4, d18, d30
    2198:	movwls	r4, #54395	; 0xd47b
    219c:	cdp2	0, 0, cr15, cr4, cr0, {0}
    21a0:	bvs	fe43d9d0 <__assert_fail@plt+0xfe43bd9c>
    21a4:	stc2	0, cr15, [r2], {0}
    21a8:	vmov.32	d10[0], sl
    21ac:			; <UNDEFINED> instruction: 0xf0003a10
    21b0:	strls	pc, [r6, #-3607]	; 0xfffff1e9
    21b4:			; <UNDEFINED> instruction: 0xf0004625
    21b8:			; <UNDEFINED> instruction: 0xf8cdfc95
    21bc:	tstcs	r0, r0, lsr r0
    21c0:	beq	fe43da30 <__assert_fail@plt+0xfe43bdfc>
    21c4:	bl	fe1c01c8 <__assert_fail@plt+0xfe1be594>
    21c8:	tstvs	r2, #3620864	; 0x374000
    21cc:	blne	6e85ec <__assert_fail@plt+0x6e69b8>
    21d0:			; <UNDEFINED> instruction: 0xf44f1b72
    21d4:			; <UNDEFINED> instruction: 0xf8da767a
    21d8:	blx	fe0c21e2 <__assert_fail@plt+0xfe0c05ae>
    21dc:	ldrbne	r8, [fp, r1, lsl #18]
    21e0:			; <UNDEFINED> instruction: 0x13a9ebc3
    21e4:	strcc	pc, [r2], -r6, lsl #22
    21e8:	ble	ed2c08 <__assert_fail@plt+0xed0fd4>
    21ec:	ldrdcs	pc, [r0], -sl
    21f0:	mufe	f2, f2, f1
    21f4:	blne	fe484a3c <__assert_fail@plt+0xfe482e08>
    21f8:	bl	ac01fc <__assert_fail@plt+0xabe5c8>
    21fc:	ldcle	8, cr2, [ip, #-0]
    2200:	strhcc	pc, [r6], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2204:	ldrle	r0, [r8, #-2011]	; 0xfffff825
    2208:	cdp	2, 1, cr2, cr11, cr0, {0}
    220c:			; <UNDEFINED> instruction: 0x46110a10
    2210:	bl	940214 <__assert_fail@plt+0x93e5e0>
    2214:	blle	409a34 <__assert_fail@plt+0x407e00>
    2218:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    221c:			; <UNDEFINED> instruction: 0xdc0a2b04
    2220:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    2224:			; <UNDEFINED> instruction: 0xf0002800
    2228:	stcle	0, cr8, [r3, #-652]	; 0xfffffd74
    222c:	ldmdavs	r3, {r0, r2, r3, r9, fp, ip, pc}
    2230:	andsvs	r3, r3, r1, lsl #6
    2234:			; <UNDEFINED> instruction: 0xf7ff4630
    2238:	blmi	fe1bd5a0 <__assert_fail@plt+0xfe1bb96c>
    223c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2240:	adcsle	r2, ip, r0, lsl #22
    2244:	and	sl, r4, pc, lsl #28
    2248:	blcc	5c33c <__assert_fail@plt+0x5a708>
    224c:	blcs	1a340 <__assert_fail@plt+0x1870c>
    2250:	andcs	sp, r1, #181	; 0xb5
    2254:			; <UNDEFINED> instruction: 0xf04f4631
    2258:			; <UNDEFINED> instruction: 0xf7ff30ff
    225c:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    2260:			; <UNDEFINED> instruction: 0xe7acdcf2
    2264:	andcs	r4, r0, #124, 22	; 0x1f000
    2268:	stmiapl	ip, {r2, r3, r8, fp, ip, pc}^
    226c:	eorvs	r6, r2, r5, lsr #16
    2270:	ldc2	0, cr15, [sl]
    2274:	ldc2	0, cr15, [sl], {-0}
    2278:	ldc2	0, cr15, [r2]
    227c:	ldc2	0, cr15, [r2], #-0
    2280:	ldrdls	pc, [r0], -r4
    2284:	stccs	0, cr6, [r0, #-148]	; 0xffffff6c
    2288:	ssatmi	sp, #17, r1, asr #0
    228c:	strbmi	r4, [sp], -lr, lsr #12
    2290:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    2294:	stccs	7, cr9, [r0, #-32]	; 0xffffffe0
    2298:	orrhi	pc, sl, r0
    229c:	ldrdlt	pc, [r4], -r6
    22a0:	and	r4, r2, ip, lsr #12
    22a4:	stccs	8, cr6, [r0], {36}	; 0x24
    22a8:	stmdavs	r7!, {r0, r2, r3, r4, r5, ip, lr, pc}^
    22ac:			; <UNDEFINED> instruction: 0x46384659
    22b0:	b	2c02b4 <__assert_fail@plt+0x2be680>
    22b4:	mvnsle	r2, r0, lsl #16
    22b8:	cdp	8, 0, cr6, cr7, cr2, {5}
    22bc:	stmiavs	r3!, {r4, r7, r9, fp, pc}^
    22c0:	mrc	8, 5, r6, cr8, cr0, {5}
    22c4:	ldmvs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, pc}^
    22c8:	adcsvs	r1, r2, r0, lsl sl
    22cc:	tsteq	r1, r3, ror #22
    22d0:			; <UNDEFINED> instruction: 0xf00660f3
    22d4:			; <UNDEFINED> instruction: 0xf8dafd27
    22d8:	ldrmi	r2, [r0]
    22dc:	bleq	5fd3e8 <__assert_fail@plt+0x5fb7b4>
    22e0:	blvc	23db84 <__assert_fail@plt+0x23bf50>
    22e4:	blvs	27dd08 <__assert_fail@plt+0x27c0d4>
    22e8:	vldr	d13, [r6, #148]	; 0x94
    22ec:	vldr	d7, [r9, #16]
    22f0:	vadd.f64	d5, d6, d0
    22f4:	vmls.f64	d6, d6, d7
    22f8:	vstr	d7, [r6, #20]
    22fc:	adcmi	r7, ip, #4, 22	; 0x1000
    2300:	strtmi	sp, [pc], -sl
    2304:	ldmdavs	r8!, {r0, r2, r3, r5, fp, sp, lr}^
    2308:	b	74030c <__assert_fail@plt+0x73e6d8>
    230c:			; <UNDEFINED> instruction: 0xf7ff4638
    2310:	adcmi	lr, r5, #106496	; 0x1a000
    2314:	stmdavs	r7!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2318:	stmdavs	r5!, {r3, r4, r5, r9, sl, lr}
    231c:	b	4c0320 <__assert_fail@plt+0x4be6ec>
    2320:			; <UNDEFINED> instruction: 0xf7ff4620
    2324:	ldmdavs	r6!, {r4, r9, fp, sp, lr, pc}
    2328:			; <UNDEFINED> instruction: 0xd1b42e00
    232c:	ldcls	15, cr9, [r2, #-32]	; 0xffffffe0
    2330:	ldcls	6, cr2, [r3], {-0}
    2334:			; <UNDEFINED> instruction: 0xf5b8e75a
    2338:	blle	ff822128 <__assert_fail@plt+0xff8204f4>
    233c:	ldmdavs	r9, {r1, r3, r8, r9, fp, ip, pc}
    2340:	blle	93968 <__assert_fail@plt+0x91d34>
    2344:	blvs	13d964 <__assert_fail@plt+0x13bd30>
    2348:	ldc	7, cr14, [r9, #868]	; 0x364
    234c:	vmla.f64	d5, d7, d0
    2350:			; <UNDEFINED> instruction: 0xee292a90
    2354:	vldr	d9, [r6, #20]
    2358:	vmov.f64	d4, #132	; 0xc0200000 -2.5
    235c:			; <UNDEFINED> instruction: 0xee897be7
    2360:	vadd.f64	d5, d6, d7
    2364:	vmls.f64	d6, d5, d4
    2368:	vstr	d4, [r6, #24]
    236c:	strb	r4, [r6, r4, lsl #22]
    2370:			; <UNDEFINED> instruction: 0x4681493a
    2374:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2378:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    237c:			; <UNDEFINED> instruction: 0xf43f2800
    2380:	strbmi	sl, [r9], -sl, ror #28
    2384:	stc2l	0, cr15, [ip, #-0]
    2388:	ldmdami	r5!, {r0, r2, r5, r6, r9, sl, sp, lr, pc}
    238c:			; <UNDEFINED> instruction: 0xf7ff4478
    2390:			; <UNDEFINED> instruction: 0xf04fea5a
    2394:			; <UNDEFINED> instruction: 0xf7ff30ff
    2398:	strmi	lr, [r2], -sl, lsl #22
    239c:	ldrdeq	lr, [r2, -r6]
    23a0:	strmi	r9, [fp, #774]	; 0x306
    23a4:	strmi	fp, [r2, #3848]	; 0xf08
    23a8:			; <UNDEFINED> instruction: 0x468bbf3e
    23ac:	andcs	r4, r1, #136314880	; 0x8200000
    23b0:	beq	3d2a0 <__assert_fail@plt+0x3b66c>
    23b4:	bleq	7d168 <__assert_fail@plt+0x7b534>
    23b8:			; <UNDEFINED> instruction: 0xf8584b2a
    23bc:	ldmdavs	fp, {r0, r1, ip, sp}
    23c0:	b	16b0834 <__assert_fail@plt+0x16aec00>
    23c4:			; <UNDEFINED> instruction: 0xf000030b
    23c8:			; <UNDEFINED> instruction: 0xf8d980bf
    23cc:			; <UNDEFINED> instruction: 0xb12b3000
    23d0:	andls	r6, ip, #96, 16	; 0x600000
    23d4:	stc2	0, cr15, [r0, #-0]
    23d8:	teqlt	r0, ip, lsl #20
    23dc:	stmdavs	r3!, {r1, r4, fp, ip, pc}^
    23e0:			; <UNDEFINED> instruction: 0x4652b1b0
    23e4:			; <UNDEFINED> instruction: 0xf0034619
    23e8:	stmdavs	r4!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    23ec:			; <UNDEFINED> instruction: 0x4632e5de
    23f0:	addcs	lr, r0, r2, ror #15
    23f4:	b	fe7c03f8 <__assert_fail@plt+0xfe7be7c4>
    23f8:			; <UNDEFINED> instruction: 0xf7ff4605
    23fc:	blmi	6bca5c <__assert_fail@plt+0x6bae28>
    2400:	addcs	r4, r0, #76546048	; 0x4900000
    2404:	andls	r4, r0, fp, ror r4
    2408:			; <UNDEFINED> instruction: 0xf7ff4628
    240c:	ldrb	lr, [r4, #-2816]	; 0xfffff500
    2410:	blvc	13da68 <__assert_fail@plt+0x13be34>
    2414:	stmdbls	r8, {r9, fp, sp}
    2418:	bls	293d00 <__assert_fail@plt+0x2920cc>
    241c:	blge	3cb58 <__assert_fail@plt+0x3af24>
    2420:	blvc	bda5c <__assert_fail@plt+0xbbe28>
    2424:	sadd16mi	fp, r1, r8
    2428:	tstcs	r1, r4, lsl #2
    242c:	bcs	43dc94 <__assert_fail@plt+0x43c060>
    2430:	bl	dc0434 <__assert_fail@plt+0xdbe800>
    2434:	svclt	0x0000e7d9
    2438:	andeq	r0, r0, r0
    243c:	addmi	r4, pc, r0
    2440:	andeq	r0, r0, r5, ror #14
    2444:	andeq	r0, r0, r0, asr #4
    2448:	andeq	r8, r1, lr, lsl #29
    244c:	andeq	r7, r0, r6, lsr #32
    2450:	andeq	r8, r1, r8, ror lr
    2454:	ldrdeq	r8, [r1], -r4
    2458:	strdeq	r0, [r0], -ip
    245c:	andeq	r6, r0, r6, ror #28
    2460:	andeq	r6, r0, r4, ror lr
    2464:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2468:	andeq	r6, r0, ip, ror #27
    246c:	pushge	{r5, r9, sl, lr}
    2470:			; <UNDEFINED> instruction: 0xf7ff9106
    2474:	stmdbls	r6, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    2478:	ldrtmi	r1, [r8], -r2, asr #25
    247c:	bl	ff0c0480 <__assert_fail@plt+0xff0be84c>
    2480:	orrlt	r9, r0, r6, lsl #18
    2484:	andcs	r4, r9, #171008	; 0x29c00
    2488:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    248c:			; <UNDEFINED> instruction: 0xc004f8b3
    2490:			; <UNDEFINED> instruction: 0xf8cd799b
    2494:			; <UNDEFINED> instruction: 0x463800b7
    2498:	andgt	pc, r4, r4, lsr #17
    249c:			; <UNDEFINED> instruction: 0xf7ff71a3
    24a0:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    24a4:	bge	4369bc <__assert_fail@plt+0x434d88>
    24a8:	andls	sl, r0, #18432	; 0x4800
    24ac:	andscs	r2, r1, #1073741824	; 0x40000000
    24b0:	strcs	r4, [ip], #-1592	; 0xfffff9c8
    24b4:			; <UNDEFINED> instruction: 0xf7ff9410
    24b8:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    24bc:	blls	4369a4 <__assert_fail@plt+0x434d70>
    24c0:	ldmdble	r5!, {r0, r1, r3, r8, r9, fp, sp}
    24c4:			; <UNDEFINED> instruction: 0xf7ff9c13
    24c8:	addmi	lr, r4, #48, 18	; 0xc0000
    24cc:	blls	4f64d8 <__assert_fail@plt+0x4f48a4>
    24d0:	ldmibmi	r5, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    24d4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    24d8:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24dc:	stmdacs	r0, {r2, r9, sl, lr}
    24e0:	sbchi	pc, r4, r0
    24e4:			; <UNDEFINED> instruction: 0xf9d6f000
    24e8:			; <UNDEFINED> instruction: 0xf8584b90
    24ec:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    24f0:	blmi	fe3ee9c4 <__assert_fail@plt+0xfe3ecd90>
    24f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    24f8:	blcs	1c56c <__assert_fail@plt+0x1a938>
    24fc:	sbchi	pc, sl, r0, asr #32
    2500:			; <UNDEFINED> instruction: 0xf7ff4620
    2504:	ldr	lr, [r6, #-2786]	; 0xfffff51e
    2508:			; <UNDEFINED> instruction: 0xf7ff4628
    250c:	bge	4bd024 <__assert_fail@plt+0x4bb3f0>
    2510:	andcs	r4, r3, r1, lsl #12
    2514:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2518:	cmple	r3, r0, lsl #16
    251c:	blcs	69180 <__assert_fail@plt+0x6754c>
    2520:	addhi	pc, sl, r0
    2524:	subcs	r4, lr, #8585216	; 0x830000
    2528:	smlabbcs	r1, r3, fp, r4
    252c:	strt	r4, [sl], #-1144	; 0xfffffb88
    2530:			; <UNDEFINED> instruction: 0xf7ff4638
    2534:	ldrb	lr, [lr], #2906	; 0xb5a
    2538:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
    253c:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2540:	rscscc	pc, pc, pc, asr #32
    2544:	b	cc0548 <__assert_fail@plt+0xcbe914>
    2548:	blvc	13dba0 <__assert_fail@plt+0x13bf6c>
    254c:	blvc	103e028 <__assert_fail@plt+0x103c3f4>
    2550:	blx	43e11c <__assert_fail@plt+0x43c4e8>
    2554:	svcge	0x0039f47f
    2558:	strtmi	lr, [r8], -r7, asr #14
    255c:	b	fe6c0560 <__assert_fail@plt+0xfe6be92c>
    2560:	movwcs	r2, #512	; 0x200
    2564:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2568:	blle	ccc570 <__assert_fail@plt+0xcca93c>
    256c:			; <UNDEFINED> instruction: 0xf7ff4628
    2570:	blmi	1cfca88 <__assert_fail@plt+0x1cfae54>
    2574:	tstcs	r1, r8, lsr #12
    2578:			; <UNDEFINED> instruction: 0xf8582200
    257c:	andsvs	r3, sl, r3
    2580:	stc2l	0, cr15, [lr], #-0
    2584:			; <UNDEFINED> instruction: 0xf7ff4628
    2588:	strb	lr, [r4, #-2720]!	; 0xfffff560
    258c:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    2590:	ldmhi	sl, {r3, r4, fp, sp, lr}
    2594:	mlavs	r0, fp, r9, r7
    2598:			; <UNDEFINED> instruction: 0x71a380a2
    259c:	ldrbmi	lr, [r8], -fp, asr #9
    25a0:			; <UNDEFINED> instruction: 0xf0002100
    25a4:	ldrb	pc, [r1, #-3165]	; 0xfffff3a3	; <UNPREDICTABLE>
    25a8:			; <UNDEFINED> instruction: 0xf8584b67
    25ac:	ldrt	r4, [r6], #3
    25b0:	ldrtmi	r9, [r5], -r8, lsl #30
    25b4:	blcs	1c668 <__assert_fail@plt+0x1aa34>
    25b8:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
    25bc:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    25c0:			; <UNDEFINED> instruction: 0xe6b4d1f8
    25c4:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    25c8:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25cc:	rscscc	pc, pc, pc, asr #32
    25d0:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25d4:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    25d8:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25dc:	ldrbmi	lr, [r8], -r6, asr #15
    25e0:	blx	33e5f6 <__assert_fail@plt+0x33c9c2>
    25e4:	andls	r6, r6, #2228224	; 0x220000
    25e8:	stmdacs	r0, {r1, r4, ip, pc}
    25ec:	cfstrdge	mvd15, [r3], {63}	; 0x3f
    25f0:	blx	fe3be606 <__assert_fail@plt+0xfe3bc9d2>
    25f4:	ldmdals	r2, {r0, r1, r2, r4, r6, r8, r9, fp, lr}
    25f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    25fc:	stmdbcc	r0, {r0, r3, r4, fp, sp, lr}
    2600:	tstcs	r1, r8, lsl pc
    2604:	blx	a3e61a <__assert_fail@plt+0xa3c9e6>
    2608:	ldmdals	r2, {r0, r1, r2, r3, r6, r8, r9, fp, lr}
    260c:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2610:	blx	93e626 <__assert_fail@plt+0x93c9f2>
    2614:			; <UNDEFINED> instruction: 0xf0039812
    2618:	ldrt	pc, [r5], #2939	; 0xb7b	; <UNPREDICTABLE>
    261c:	eorcs	r4, r6, #71680	; 0x11800
    2620:	tstcs	r1, sp, asr #16
    2624:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2628:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    262c:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2630:	eorsvs	r2, fp, r0, lsl #6
    2634:	ldrbt	r7, [r2], #-35	; 0xffffffdd
    2638:			; <UNDEFINED> instruction: 0xf7ff9f18
    263c:	addmi	lr, r7, #7733248	; 0x760000
    2640:	svcge	0x0070f47f
    2644:	blcs	1c718 <__assert_fail@plt+0x1aae4>
    2648:			; <UNDEFINED> instruction: 0x4628d031
    264c:			; <UNDEFINED> instruction: 0xf0002700
    2650:	bmi	10c0adc <__assert_fail@plt+0x10beea8>
    2654:			; <UNDEFINED> instruction: 0xf8584b35
    2658:			; <UNDEFINED> instruction: 0xf8582002
    265c:	blmi	1006670 <__assert_fail@plt+0x1004a3c>
    2660:	andsvs	r6, r7, r0, lsl r8
    2664:			; <UNDEFINED> instruction: 0xf8586008
    2668:	ldrt	r9, [ip], #-3
    266c:			; <UNDEFINED> instruction: 0xf8584b32
    2670:	ldmdavs	ip, {r0, r1, ip, sp}
    2674:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2678:			; <UNDEFINED> instruction: 0xf7ff6800
    267c:	bmi	e7cc24 <__assert_fail@plt+0xe7aff0>
    2680:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2684:	strtmi	r4, [r0], -r3, lsl #12
    2688:	b	2c068c <__assert_fail@plt+0x2bea58>
    268c:			; <UNDEFINED> instruction: 0xf7ff4638
    2690:	ldrb	lr, [r0], #-2732	; 0xfffff554
    2694:	eorcs	r4, r6, #40, 22	; 0xa000
    2698:	tstcs	r1, r3, lsr r8
    269c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    26a0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    26a4:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26a8:	eorsvs	r2, fp, r0, lsl #6
    26ac:	stmdbmi	pc!, {r3, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    26b0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    26b4:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    26b8:	subls	pc, r0, sp, asr #17
    26bc:			; <UNDEFINED> instruction: 0xf7ff4478
    26c0:	strmi	lr, [r7], -r2, ror #20
    26c4:	stmdbmi	fp!, {r3, r4, r6, r8, ip, sp, pc}
    26c8:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    26cc:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26d0:	ldrtmi	r2, [r8], -r1, lsl #16
    26d4:			; <UNDEFINED> instruction: 0xf8cdbf18
    26d8:			; <UNDEFINED> instruction: 0xf7ff9040
    26dc:	blls	43cebc <__assert_fail@plt+0x43b288>
    26e0:	blle	fec8d2e8 <__assert_fail@plt+0xfec8b6b4>
    26e4:			; <UNDEFINED> instruction: 0xf7ff2000
    26e8:	blls	9bc838 <__assert_fail@plt+0x9bac04>
    26ec:	ldrmi	r9, [r3], #-2576	; 0xfffff5f0
    26f0:	blle	fea93158 <__assert_fail@plt+0xfea91524>
    26f4:	eorcs	r4, r6, #16, 22	; 0x4000
    26f8:	tstcs	r1, pc, lsl r8
    26fc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2700:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2704:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2708:			; <UNDEFINED> instruction: 0xf7ff4628
    270c:	andcs	lr, r0, #196, 18	; 0x310000
    2710:			; <UNDEFINED> instruction: 0xf7ff2300
    2714:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
    2718:	ldmdami	r8, {r0, r1, r2, r4, r7, r9, fp, ip, lr, pc}
    271c:			; <UNDEFINED> instruction: 0xf7ff4478
    2720:			; <UNDEFINED> instruction: 0xe792e892
    2724:	andeq	r6, r0, ip, lsl #29
    2728:	andeq	r7, r0, lr, lsl r6
    272c:	andeq	r0, r0, r0, lsr r2
    2730:	andeq	r0, r0, r8, lsl r2
    2734:	andeq	r6, r0, r8, asr #26
    2738:	andeq	r0, r0, r0, lsl r2
    273c:	andeq	r6, r0, r6, ror #25
    2740:	andeq	r0, r0, r8, lsr #4
    2744:	ldrdeq	r6, [r0], -r2
    2748:	andeq	r0, r0, r0, asr #4
    274c:	muleq	r0, r2, ip
    2750:	andeq	r6, r0, sl, lsr #26
    2754:	andeq	r0, r0, r4, asr r2
    2758:	andeq	r6, r0, r0, lsl sp
    275c:	strdeq	r0, [r0], -ip
    2760:	strdeq	r0, [r0], -r4
    2764:	muleq	r0, sl, ip
    2768:	muleq	r0, r8, ip
    276c:	andeq	r7, r0, lr, lsr r4
    2770:	andeq	r6, r0, r8, lsl #24
    2774:	andeq	r6, r0, sl, lsl #24
    2778:	ldrdeq	r6, [r0], -r8
    277c:	andeq	r6, r0, r4, ror #23
    2780:	bleq	3e8c4 <__assert_fail@plt+0x3cc90>
    2784:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2788:	strbtmi	fp, [sl], -r2, lsl #24
    278c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2790:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2794:	ldrmi	sl, [sl], #776	; 0x308
    2798:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    279c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    27a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    27a4:			; <UNDEFINED> instruction: 0xf85a4b06
    27a8:	stmdami	r6, {r0, r1, ip, sp}
    27ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    27b0:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27b4:	b	3407b8 <__assert_fail@plt+0x33eb84>
    27b8:	ldrdeq	r8, [r1], -ip
    27bc:	andeq	r0, r0, r4, ror #3
    27c0:	andeq	r0, r0, r8, lsr r2
    27c4:	andeq	r0, r0, r0, asr r2
    27c8:	ldr	r3, [pc, #20]	; 27e4 <__assert_fail@plt+0xbb0>
    27cc:	ldr	r2, [pc, #20]	; 27e8 <__assert_fail@plt+0xbb4>
    27d0:	add	r3, pc, r3
    27d4:	ldr	r2, [r3, r2]
    27d8:	cmp	r2, #0
    27dc:	bxeq	lr
    27e0:	b	197c <__gmon_start__@plt>
    27e4:			; <UNDEFINED> instruction: 0x000185bc
    27e8:	andeq	r0, r0, r4, lsr #4
    27ec:	blmi	1d480c <__assert_fail@plt+0x1d2bd8>
    27f0:	bmi	1d39d8 <__assert_fail@plt+0x1d1da4>
    27f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    27f8:	andle	r4, r3, sl, ror r4
    27fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2800:	ldrmi	fp, [r8, -r3, lsl #2]
    2804:	svclt	0x00004770
    2808:	andeq	r8, r1, ip, lsl r8
    280c:	andeq	r8, r1, r8, lsl r8
    2810:	muleq	r1, r8, r5
    2814:	andeq	r0, r0, ip, ror #3
    2818:	stmdbmi	r9, {r3, fp, lr}
    281c:	bmi	253a04 <__assert_fail@plt+0x251dd0>
    2820:	bne	253a0c <__assert_fail@plt+0x251dd8>
    2824:	svceq	0x00cb447a
    2828:			; <UNDEFINED> instruction: 0x01a1eb03
    282c:	andle	r1, r3, r9, asr #32
    2830:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2834:	ldrmi	fp, [r8, -r3, lsl #2]
    2838:	svclt	0x00004770
    283c:	strdeq	r8, [r1], -r0
    2840:	andeq	r8, r1, ip, ror #15
    2844:	andeq	r8, r1, ip, ror #10
    2848:	andeq	r0, r0, r4, ror #4
    284c:	blmi	2afc74 <__assert_fail@plt+0x2ae040>
    2850:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2854:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2858:	blmi	270e0c <__assert_fail@plt+0x26f1d8>
    285c:	ldrdlt	r5, [r3, -r3]!
    2860:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2864:			; <UNDEFINED> instruction: 0xf7fe6818
    2868:			; <UNDEFINED> instruction: 0xf7ffef36
    286c:	blmi	1c2770 <__assert_fail@plt+0x1c0b3c>
    2870:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2874:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2878:			; <UNDEFINED> instruction: 0x000187ba
    287c:	andeq	r8, r1, ip, lsr r5
    2880:	andeq	r0, r0, r8, ror #3
    2884:	muleq	r1, lr, r7
    2888:	muleq	r1, sl, r7
    288c:	svclt	0x0000e7c4
    2890:	svclt	0x00004770
    2894:	svcmi	0x00f0e92d
    2898:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    289c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    28a0:	ldmdami	r9, {r3, r4, r6, r8, r9, fp, lr}^
    28a4:	ldmdbmi	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    28a8:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    28ac:	ldreq	pc, [ip], -r3, lsl #2
    28b0:	ldrbtmi	fp, [r8], #-141	; 0xffffff73
    28b4:	andpl	pc, r0, #54525952	; 0x3400000
    28b8:	ldrsbge	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    28bc:	svcge	0x000c9304
    28c0:	vstrge	d4, [fp, #-336]	; 0xfffffeb0
    28c4:	eorcc	r5, ip, #4259840	; 0x410000
    28c8:	ldrbtmi	r4, [sl], #1147	; 0x47b
    28cc:	andsvs	r6, r1, r9, lsl #16
    28d0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    28d4:	cdp	4, 0, cr9, cr8, cr3, {0}
    28d8:			; <UNDEFINED> instruction: 0x46423a10
    28dc:	orrpl	pc, r0, pc, asr #8
    28e0:			; <UNDEFINED> instruction: 0xf7fe4628
    28e4:	movtlt	lr, #3894	; 0xf36
    28e8:	blcs	8e099c <__assert_fail@plt+0x8ded68>
    28ec:	strtmi	sp, [r8], -r5, asr #2
    28f0:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28f4:	andcs	r4, r0, #72, 22	; 0x12000
    28f8:			; <UNDEFINED> instruction: 0xf8004428
    28fc:			; <UNDEFINED> instruction: 0xf85a2c01
    2900:	stmdavc	r3!, {r0, r1, lr}
    2904:	nrmneem	f3, #3.0
    2908:			; <UNDEFINED> instruction: 0xf7fe4620
    290c:	ldrdlt	lr, [r0, -lr]!	; <UNPREDICTABLE>
    2910:	andcs	r4, r1, #67584	; 0x10800
    2914:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2918:	rsbscs	r6, pc, #26
    291c:	strtmi	r2, [r0], -r0, lsl #2
    2920:	orrcs	r7, r0, #33	; 0x21
    2924:			; <UNDEFINED> instruction: 0xf7fe1ef9
    2928:	strbmi	lr, [r2], -sl, asr #29
    292c:	orrpl	pc, r0, pc, asr #8
    2930:			; <UNDEFINED> instruction: 0xf7fe4628
    2934:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    2938:	stflsd	f5, [r3], {214}	; 0xd6
    293c:	blmi	e2eeb4 <__assert_fail@plt+0xe2d280>
    2940:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2944:	and	r6, r0, sl, lsl #16
    2948:	stmdavs	r3!, {r2, r3, r4, r9, sl, lr}
    294c:	strtmi	r6, [r2], -r2, lsr #32
    2950:	mvnsle	r2, r0, lsl #22
    2954:	ldmdbmi	r3!, {r2, r3, sp, lr}
    2958:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    295c:			; <UNDEFINED> instruction: 0x332c4a2b
    2960:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2964:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2968:	qdaddle	r4, r1, r7
    296c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    2970:	ldc	0, cr11, [sp], #52	; 0x34
    2974:	pop	{r1, r8, r9, fp, pc}
    2978:			; <UNDEFINED> instruction: 0xf50d8ff0
    297c:			; <UNDEFINED> instruction: 0xf1a75981
    2980:			; <UNDEFINED> instruction: 0xf1a70310
    2984:			; <UNDEFINED> instruction: 0xf1090b18
    2988:	ldrmi	r0, [r8], -ip, lsl #18
    298c:	andls	r9, r0, r2, lsl #6
    2990:	mrc	6, 0, r4, cr8, cr11, {2}
    2994:			; <UNDEFINED> instruction: 0x464a1a10
    2998:			; <UNDEFINED> instruction: 0xf7ff4628
    299c:	stmdacs	r1, {r2, r6, fp, sp, lr, pc}
    29a0:	stmdacs	r2, {r1, r2, r3, r5, r8, sl, fp, ip, lr, pc}
    29a4:	blls	b6dbc <__assert_fail@plt+0xb5188>
    29a8:	mrscs	r2, (UNDEF: 0)
    29ac:	smlabteq	r0, r3, r9, lr
    29b0:	blls	114e2c <__assert_fail@plt+0x1131f8>
    29b4:	cfldrsne	mvf4, [ip, #-484]	; 0xfffffe1c
    29b8:			; <UNDEFINED> instruction: 0xf854e001
    29bc:	strbmi	r1, [r8], -r4, lsl #22
    29c0:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    29c4:	addle	r2, r8, r0, lsl #16
    29c8:	ldrhle	r4, [r6, #36]!	; 0x24
    29cc:			; <UNDEFINED> instruction: 0xf7fe2018
    29d0:			; <UNDEFINED> instruction: 0x4603efb2
    29d4:	strbmi	fp, [r8], -r0, lsr #3
    29d8:			; <UNDEFINED> instruction: 0xf7fe9305
    29dc:	blls	be5ec <__assert_fail@plt+0xbc9b8>
    29e0:	vldr	s18, [r3, #12]
    29e4:	blls	1615ec <__assert_fail@plt+0x15f9b8>
    29e8:	blvc	13dffc <__assert_fail@plt+0x13c3c8>
    29ec:	movwls	r6, #12314	; 0x301a
    29f0:	ldmib	fp, {r3, r4, r6, sp, lr}^
    29f4:	stmib	r3, {r8}^
    29f8:	strb	r0, [lr, -r2, lsl #2]!
    29fc:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    2a00:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a04:			; <UNDEFINED> instruction: 0x000182b8
    2a08:	ldrdeq	r8, [r1], -lr
    2a0c:	strdeq	r0, [r0], -r8
    2a10:	andeq	r8, r1, r6, asr #9
    2a14:	muleq	r0, r4, r5
    2a18:	andeq	r0, r0, r0, asr #4
    2a1c:	andeq	r0, r0, r8, lsl r2
    2a20:	strdeq	r0, [r0], -ip
    2a24:	andeq	r8, r1, r0, lsr r4
    2a28:	muleq	r0, r8, r4
    2a2c:	blmi	695298 <__assert_fail@plt+0x693664>
    2a30:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    2a34:	ldmpl	r3, {r1, r2, r5, r7, ip, sp, pc}^
    2a38:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    2a3c:			; <UNDEFINED> instruction: 0xf04f9325
    2a40:			; <UNDEFINED> instruction: 0xf7fe0300
    2a44:	cmnlt	r0, ip, ror #30
    2a48:			; <UNDEFINED> instruction: 0xf7fe2100
    2a4c:	bmi	4fe7dc <__assert_fail@plt+0x4fcba8>
    2a50:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    2a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a58:	subsmi	r9, sl, r5, lsr #22
    2a5c:	eorlt	sp, r6, r7, lsl r1
    2a60:	stmdami	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    2a64:			; <UNDEFINED> instruction: 0xf7fe4478
    2a68:	cmnlt	r8, sl, asr pc
    2a6c:	cfstrsge	mvf9, [r5], {2}
    2a70:	orrcs	r4, r0, #12, 20	; 0xc000
    2a74:	cmncs	pc, r1
    2a78:			; <UNDEFINED> instruction: 0x4620447a
    2a7c:	andcs	r9, r1, #0, 4
    2a80:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a84:	ldrb	r4, [pc, r0, lsr #12]
    2a88:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    2a8c:			; <UNDEFINED> instruction: 0xf7fee7ee
    2a90:	svclt	0x0000eeae
    2a94:	andeq	r8, r1, r0, ror #6
    2a98:	strdeq	r0, [r0], -r8
    2a9c:	andeq	r8, r1, lr, lsr r3
    2aa0:	andeq	r6, r0, ip, lsl #8
    2aa4:	andeq	r6, r0, r4, lsl #8
    2aa8:	ldrdeq	r6, [r0], -lr
    2aac:	stmdami	fp, {r1, r3, r8, fp, lr}
    2ab0:	ldrlt	r4, [r0, #-1145]	; 0xfffffb87
    2ab4:			; <UNDEFINED> instruction: 0xf7ff4478
    2ab8:	stmdbmi	r9, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2abc:			; <UNDEFINED> instruction: 0xf7fe4479
    2ac0:	teqlt	r8, ip, ror #27
    2ac4:			; <UNDEFINED> instruction: 0xf7ff4604
    2ac8:	strtmi	pc, [r0], -r5, ror #29
    2acc:			; <UNDEFINED> instruction: 0x4010e8bd
    2ad0:	svclt	0x00f8f7fe
    2ad4:	svclt	0x0000bd10
    2ad8:	ldrdeq	r6, [r0], -r4
    2adc:	ldrdeq	r6, [r0], -ip
    2ae0:	andeq	r7, r0, r8, lsr r0
    2ae4:	stmdami	fp, {r1, r3, r8, fp, lr}
    2ae8:	ldrlt	r4, [r0, #-1145]	; 0xfffffb87
    2aec:			; <UNDEFINED> instruction: 0xf7ff4478
    2af0:	stmdbmi	r9, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2af4:			; <UNDEFINED> instruction: 0xf7fe4479
    2af8:	teqlt	r8, r0	; <illegal shifter operand>
    2afc:			; <UNDEFINED> instruction: 0xf7ff4604
    2b00:	strtmi	pc, [r0], -r9, asr #29
    2b04:			; <UNDEFINED> instruction: 0x4010e8bd
    2b08:	svclt	0x00dcf7fe
    2b0c:	svclt	0x0000bd10
    2b10:			; <UNDEFINED> instruction: 0x000063b8
    2b14:	andeq	r6, r0, r4, asr #7
    2b18:	andeq	r7, r0, r0
    2b1c:	svcmi	0x00f0e92d
    2b20:	stc	3, cr2, [sp, #-0]
    2b24:	ldrmi	r8, [r9], r6, lsl #22
    2b28:			; <UNDEFINED> instruction: 0xf8df4c97
    2b2c:	cdp	2, 0, cr11, cr9, cr0, {3}
    2b30:	ldmmi	r7, {r4, r9, fp}
    2b34:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    2b38:	addlt	r4, r1, ip, ror r4
    2b3c:	blhi	fe43e1c0 <__assert_fail@plt+0xfe43c58c>
    2b40:			; <UNDEFINED> instruction: 0xf50daa08
    2b44:	andls	r5, r2, #128, 2
    2b48:	stmdapl	r0!, {r2, r3, r4, r8, ip, sp}
    2b4c:	beq	53ef88 <__assert_fail@plt+0x53d354>
    2b50:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    2b54:			; <UNDEFINED> instruction: 0xf04f6008
    2b58:			; <UNDEFINED> instruction: 0xf8420000
    2b5c:	movwls	r3, #27660	; 0x6c0c
    2b60:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    2b64:	blge	1a7778 <__assert_fail@plt+0x1a5b44>
    2b68:	bcc	fe43e394 <__assert_fail@plt+0xfe43c760>
    2b6c:	bcc	43e3d8 <__assert_fail@plt+0x43c7a4>
    2b70:	cdp	2, 1, cr2, cr9, cr10, {0}
    2b74:			; <UNDEFINED> instruction: 0x46501a90
    2b78:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2b7c:			; <UNDEFINED> instruction: 0xf0003001
    2b80:			; <UNDEFINED> instruction: 0xf8da80b8
    2b84:	teqcs	sl, r0
    2b88:			; <UNDEFINED> instruction: 0xf7fe4628
    2b8c:	strmi	lr, [r7], -lr, lsr #30
    2b90:			; <UNDEFINED> instruction: 0xf0002800
    2b94:			; <UNDEFINED> instruction: 0x462880f3
    2b98:	blcc	80be0 <__assert_fail@plt+0x7efac>
    2b9c:	cmplt	fp, lr, lsl r6
    2ba0:	blcs	28c3a8 <__assert_fail@plt+0x28a774>
    2ba4:	blcs	83280c <__assert_fail@plt+0x830bd8>
    2ba8:	blcc	80bf0 <__assert_fail@plt+0x7efbc>
    2bac:	andcs	fp, r1, #12, 30	; 0x30
    2bb0:	ldrmi	r2, [r6], #-512	; 0xfffffe00
    2bb4:	mvnsle	r2, r0, lsl #22
    2bb8:	strcs	r9, [r0, #-3074]	; 0xfffff3fe
    2bbc:	vst4.8	{d23-d26}, [pc :256]!
    2bc0:			; <UNDEFINED> instruction: 0xf1a45380
    2bc4:			; <UNDEFINED> instruction: 0xf8da0804
    2bc8:			; <UNDEFINED> instruction: 0xf6401000
    2bcc:			; <UNDEFINED> instruction: 0xf80472ff
    2bd0:	strbmi	r5, [r0], -r4, lsl #24
    2bd4:			; <UNDEFINED> instruction: 0xf7fe1a7d
    2bd8:	ldmvc	fp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2bdc:	blcs	107ec <__assert_fail@plt+0xebb8>
    2be0:			; <UNDEFINED> instruction: 0xf5c5d047
    2be4:			; <UNDEFINED> instruction: 0x464a637f
    2be8:	strtmi	r3, [r9], pc, lsl #6
    2bec:	cfmadd32	mvax0, mvfx9, mvfx10, mvfx0
    2bf0:			; <UNDEFINED> instruction: 0xf8cdba10
    2bf4:	ldrmi	sl, [r5], -r4
    2bf8:			; <UNDEFINED> instruction: 0x461e46ba
    2bfc:	andscs	lr, r8, r1, lsl r0
    2c00:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    2c04:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    2c08:	adcshi	pc, r8, r0
    2c0c:			; <UNDEFINED> instruction: 0xf7fe4640
    2c10:	stc	13, cr14, [fp, #928]	; 0x3a0
    2c14:	stmib	fp, {r2, r8, r9, fp, pc}^
    2c18:	stmdavc	r3!, {ip, lr}
    2c1c:	ssatmi	fp, #3, fp, lsl #6
    2c20:			; <UNDEFINED> instruction: 0x2120465d
    2c24:			; <UNDEFINED> instruction: 0xf7fe4650
    2c28:	strmi	lr, [r7], -r0, ror #29
    2c2c:	strmi	fp, [r4], -r8, lsl #3
    2c30:			; <UNDEFINED> instruction: 0xf8042200
    2c34:			; <UNDEFINED> instruction: 0xf5b92b01
    2c38:	rscle	r5, r0, #128, 30	; 0x200
    2c3c:	vst1.16	{d20-d22}, [pc :64], r1
    2c40:	ldrtmi	r5, [r2], -r0, lsl #7
    2c44:	strcs	r4, [r0, -r0, asr #12]
    2c48:	andvc	pc, r9, r8, lsl #16
    2c4c:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2c50:	ldrdcs	lr, [sl, -r5]
    2c54:			; <UNDEFINED> instruction: 0xf7fe4650
    2c58:	strmi	lr, [r4], -r8, asr #29
    2c5c:	rscle	r2, sl, r0, lsl #16
    2c60:	blvc	80c78 <__assert_fail@plt+0x7f044>
    2c64:	strbmi	lr, [sp], -r7, ror #15
    2c68:	mrc	6, 0, r4, cr10, cr9, {6}
    2c6c:	ldmib	sp, {r4, r9, fp, ip, sp, pc}^
    2c70:	vnmls.f32	s12, s18, s0
    2c74:	andcs	r3, sl, #16, 20	; 0x10000
    2c78:	bne	fe43e4e4 <__assert_fail@plt+0xfe43c8b0>
    2c7c:			; <UNDEFINED> instruction: 0xf7fe4650
    2c80:	andcc	lr, r1, r8, lsl sp
    2c84:			; <UNDEFINED> instruction: 0xf8dad07a
    2c88:	strmi	r0, [r2], -r0
    2c8c:	blcc	80cdc <__assert_fail@plt+0x7f0a8>
    2c90:	tstcs	r0, fp, ror #6
    2c94:	svclt	0x00182b0a
    2c98:			; <UNDEFINED> instruction: 0xf8122b20
    2c9c:	svclt	0x000c3b01
    2ca0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    2ca4:	blcs	13d30 <__assert_fail@plt+0x120fc>
    2ca8:	adcsmi	sp, r1, #244, 2	; 0x3d
    2cac:	blne	fe3b2bd4 <__assert_fail@plt+0xfe3b0fa0>
    2cb0:			; <UNDEFINED> instruction: 0x464cdd1d
    2cb4:	and	r2, r7, r0, lsl #14
    2cb8:			; <UNDEFINED> instruction: 0xf8da3e01
    2cbc:	stcne	0, cr0, [fp]
    2cc0:	ldrmi	r4, [r8, #1027]	; 0x403
    2cc4:	svcge	0x0052f67f
    2cc8:			; <UNDEFINED> instruction: 0xf7fe2120
    2ccc:	pkhbtmi	lr, r0, ip, lsl #30
    2cd0:	subsle	r2, r3, r0, lsl #16
    2cd4:	andeq	pc, r8, #4, 2
    2cd8:			; <UNDEFINED> instruction: 0xf8004659
    2cdc:			; <UNDEFINED> instruction: 0xf7fe7b01
    2ce0:	stmdacs	r1, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    2ce4:	mvfcssm	f5, #2.0
    2ce8:	stmdavs	r4!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    2cec:	ldrmi	lr, [lr], -r5, ror #15
    2cf0:			; <UNDEFINED> instruction: 0xf8dae7df
    2cf4:	strbmi	r0, [lr], -r0
    2cf8:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2cfc:	svcmi	0x0026b30e
    2d00:			; <UNDEFINED> instruction: 0x8098f8df
    2d04:			; <UNDEFINED> instruction: 0xf8dd447f
    2d08:	ldrbtmi	sl, [r8], #12
    2d0c:	ldreq	pc, [ip, #-263]	; 0xfffffef9
    2d10:			; <UNDEFINED> instruction: 0x463746b9
    2d14:	streq	pc, [r4], #-265	; 0xfffffef7
    2d18:			; <UNDEFINED> instruction: 0x46416836
    2d1c:	ldrdlt	pc, [r4], -r7
    2d20:			; <UNDEFINED> instruction: 0xf854e001
    2d24:	ldrbmi	r1, [r8], -r4, lsl #22
    2d28:	stcl	7, cr15, [lr], {254}	; 0xfe
    2d2c:	adcmi	fp, r5, #216, 2	; 0x36
    2d30:	blmi	6f7514 <__assert_fail@plt+0x6f58e0>
    2d34:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2d38:	eorsvs	r6, sl, sl, lsl r8
    2d3c:	mcrcs	0, 0, r6, cr0, cr15, {0}
    2d40:	ldmdbmi	r8, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    2d44:	orrpl	pc, r0, #54525952	; 0x3400000
    2d48:	tstcc	ip, #69632	; 0x11000
    2d4c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2d50:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2d54:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    2d58:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    2d5c:	ldc	0, cr11, [sp], #4
    2d60:	pop	{r1, r2, r8, r9, fp, pc}
    2d64:	usub8mi	r8, r8, r0
    2d68:	stcl	7, cr15, [ip], #1016	; 0x3f8
    2d6c:			; <UNDEFINED> instruction: 0xf7fe4638
    2d70:	cdpcs	12, 0, cr14, cr0, cr10, {7}
    2d74:	strb	sp, [r4, sp, asr #3]!
    2d78:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2d7c:	svc	0x0028f7fe
	...
    2d88:	andeq	r8, r1, r8, asr r2
    2d8c:	andeq	r6, r0, r4, ror r3
    2d90:	strdeq	r0, [r0], -r8
    2d94:	andeq	r8, r1, lr, lsr #4
    2d98:	andeq	r7, r1, r8, asr lr
    2d9c:	andeq	r6, r0, r2, asr #2
    2da0:	strdeq	r0, [r0], -ip
    2da4:	andeq	r8, r1, r4, asr #32
    2da8:	stmdami	fp, {r1, r3, r8, fp, lr}
    2dac:	ldrlt	r4, [r0, #-1145]	; 0xfffffb87
    2db0:			; <UNDEFINED> instruction: 0xf7ff4478
    2db4:	stmdbmi	r9, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    2db8:			; <UNDEFINED> instruction: 0xf7fe4479
    2dbc:	teqlt	r8, lr, ror #24
    2dc0:			; <UNDEFINED> instruction: 0xf7ff4604
    2dc4:	strtmi	pc, [r0], -fp, lsr #29
    2dc8:			; <UNDEFINED> instruction: 0x4010e8bd
    2dcc:	mrclt	7, 3, APSR_nzcv, cr10, cr14, {7}
    2dd0:	svclt	0x0000bd10
    2dd4:	andeq	r6, r0, r0, lsr #2
    2dd8:	andeq	r6, r0, r8, lsr #2
    2ddc:	andeq	r6, r0, ip, lsr sp
    2de0:	stmdami	fp, {r1, r3, r8, fp, lr}
    2de4:	ldrlt	r4, [r0, #-1145]	; 0xfffffb87
    2de8:			; <UNDEFINED> instruction: 0xf7ff4478
    2dec:	stmdbmi	r9, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    2df0:			; <UNDEFINED> instruction: 0xf7fe4479
    2df4:	teqlt	r8, r2, asr ip
    2df8:			; <UNDEFINED> instruction: 0xf7ff4604
    2dfc:	strtmi	pc, [r0], -pc, lsl #29
    2e00:			; <UNDEFINED> instruction: 0x4010e8bd
    2e04:	mrclt	7, 2, APSR_nzcv, cr14, cr14, {7}
    2e08:	svclt	0x0000bd10
    2e0c:	andeq	r6, r0, r8, lsl #2
    2e10:	andeq	r6, r0, r0, lsl r1
    2e14:	andeq	r6, r0, r4, lsl #26
    2e18:	ldrblt	r4, [r8, #2574]!	; 0xa0e
    2e1c:	blmi	39400c <__assert_fail@plt+0x3923d8>
    2e20:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
    2e24:	vldrle	d2, [r3, #-0]
    2e28:	strmi	r4, [r5], -ip, lsl #22
    2e2c:	ldmpl	r7, {sl, sp}^
    2e30:	ldmdavs	r3!, {r1, sp, lr, pc}
    2e34:	ble	2d38ac <__assert_fail@plt+0x2d1c78>
    2e38:	andcs	r6, r0, #3866624	; 0x3b0000
    2e3c:			; <UNDEFINED> instruction: 0xf8534629
    2e40:	strcc	r0, [r1], #-36	; 0xffffffdc
    2e44:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    2e48:	mvnsle	r2, r0, lsl #16
    2e4c:	ldcllt	0, cr2, [r8, #4]!
    2e50:	ldcllt	0, cr2, [r8]
    2e54:	andeq	r7, r1, r4, ror pc
    2e58:	andeq	r0, r0, ip, lsr r2
    2e5c:	andeq	r0, r0, r8, asr #4
    2e60:	blmi	18157e4 <__assert_fail@plt+0x1813bb0>
    2e64:	push	{r1, r3, r4, r5, r6, sl, lr}
    2e68:	strdlt	r4, [fp], r0
    2e6c:	pkhtbmi	r5, r1, r3, asr #17
    2e70:	ldmdavs	fp, {r0, r2, r3, r4, r6, r8, r9, sl, fp, lr}
    2e74:			; <UNDEFINED> instruction: 0xf04f9309
    2e78:	blmi	1703a80 <__assert_fail@plt+0x1701e4c>
    2e7c:	tstls	r5, pc, ror r4
    2e80:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2e84:			; <UNDEFINED> instruction: 0xf0402a00
    2e88:	blmi	16630bc <__assert_fail@plt+0x1661488>
    2e8c:	ldmpl	fp!, {r3, r9, ip, pc}^
    2e90:	movwls	r6, #26651	; 0x681b
    2e94:	tstcs	r1, r7, asr fp
    2e98:			; <UNDEFINED> instruction: 0x46484a57
    2e9c:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
    2ea0:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    2ea4:	ldmpl	fp!, {r0, r2, r4, r6, r8, r9, fp, lr}^
    2ea8:	stccs	8, cr6, [r0], {28}
    2eac:	blmi	1536ff4 <__assert_fail@plt+0x15353c0>
    2eb0:	ldrsblt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    2eb4:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    2eb8:	strd	r4, [r9], -fp
    2ebc:	stmdals	r8, {r0, r5, r6, fp, sp, lr}
    2ec0:	subsle	r2, sl, r0, lsl #16
    2ec4:			; <UNDEFINED> instruction: 0xf002462a
    2ec8:	stmdavs	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2ecc:	eorsle	r2, pc, r0, lsl #24
    2ed0:			; <UNDEFINED> instruction: 0x5602e9d4
    2ed4:	ldrdcs	pc, [r0], -r8
    2ed8:	movweq	lr, #27221	; 0x6a55
    2edc:	movwcs	fp, #7948	; 0x1f0c
    2ee0:	bcs	bae8 <__assert_fail@plt+0x9eb4>
    2ee4:	movwcs	fp, #3864	; 0xf18
    2ee8:	blmi	11f1bfc <__assert_fail@plt+0x11effc8>
    2eec:	ldmpl	fp!, {r0, r5, r6, fp, sp, lr}^
    2ef0:	blcs	1cf64 <__assert_fail@plt+0x1b330>
    2ef4:	strmi	sp, [r8], -r3, ror #1
    2ef8:			; <UNDEFINED> instruction: 0xff8ef7ff
    2efc:	bicsle	r2, sp, r0, lsl #16
    2f00:	blcs	29b1c <__assert_fail@plt+0x27ee8>
    2f04:	blls	1b7290 <__assert_fail@plt+0x1b565c>
    2f08:	blcs	1d094 <__assert_fail@plt+0x1b460>
    2f0c:	strls	sp, [r7, #-215]	; 0xffffff29
    2f10:			; <UNDEFINED> instruction: 0x4643461d
    2f14:	ldrtmi	r4, [r0], sl, lsl #13
    2f18:	and	r4, r1, lr, lsl r6
    2f1c:	eorsle	r2, r9, r0, lsl #26
    2f20:	ldrbmi	r6, [r1], -r8, ror #16
    2f24:	bl	ff440f24 <__assert_fail@plt+0xff43f2f0>
    2f28:	stmdavs	sp!, {r0, r1, r3, r5, r9, sl, lr}
    2f2c:	mvnsle	r2, r0, lsl #16
    2f30:	strls	r4, [r6, #-1712]	; 0xfffff950
    2f34:	ldmib	r3, {r0, r4, r6, r9, sl, lr}^
    2f38:	strb	r5, [r0, r2, lsl #12]
    2f3c:	blvc	13e594 <__assert_fail@plt+0x13c960>
    2f40:	blvc	103ea1c <__assert_fail@plt+0x103cde8>
    2f44:	blx	43eb10 <__assert_fail@plt+0x43cedc>
    2f48:	stmdavs	r4!, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    2f4c:			; <UNDEFINED> instruction: 0xd1bf2c00
    2f50:	teqlt	r8, r8, lsl #16
    2f54:	cdp2	0, 13, cr15, cr14, cr2, {0}
    2f58:			; <UNDEFINED> instruction: 0xf0029808
    2f5c:	stmdage	r8, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2f60:	cdp2	0, 5, cr15, cr8, cr2, {0}
    2f64:	blmi	7d5810 <__assert_fail@plt+0x7d3bdc>
    2f68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f6c:	blls	25cfdc <__assert_fail@plt+0x25b3a8>
    2f70:	teqle	r3, sl, asr r0
    2f74:	pop	{r0, r1, r3, ip, sp, pc}
    2f78:	vldr	<invalid reg 4>, [r4, #448]	; 0x1c0
    2f7c:	strmi	r7, [fp], -r4, lsl #22
    2f80:	tstcs	r1, sl, asr r6
    2f84:	strls	r4, [r0, #-1608]	; 0xfffff9b8
    2f88:	stc	6, cr9, [sp, #4]
    2f8c:			; <UNDEFINED> instruction: 0xf7fe7b02
    2f90:	ldr	lr, [sl, r8, lsl #27]
    2f94:	stcls	6, cr4, [r7, #-204]	; 0xffffff34
    2f98:	ldrbmi	r4, [r1], -r6, asr #12
    2f9c:			; <UNDEFINED> instruction: 0xe78e4698
    2fa0:	cdp2	0, 2, cr15, cr12, cr2, {0}
    2fa4:	andls	r4, r8, r2, lsl sl
    2fa8:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    2fac:	stmdacs	r0, {r1, r2, r9, ip, pc}
    2fb0:	svcge	0x0070f43f
    2fb4:	cdp2	0, 10, cr15, cr12, cr2, {0}
    2fb8:	stmdals	r8, {r0, r2, r4, r8, r9, fp, lr}
    2fbc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2fc0:	svclt	0x00183900
    2fc4:			; <UNDEFINED> instruction: 0xf0022101
    2fc8:	blmi	2c28ec <__assert_fail@plt+0x2c0cb8>
    2fcc:	ldmpl	r9!, {r3, fp, ip, pc}^
    2fd0:	cdp2	0, 4, cr15, cr4, cr2, {0}
    2fd4:			; <UNDEFINED> instruction: 0xf0029808
    2fd8:			; <UNDEFINED> instruction: 0xe763fe9b
    2fdc:	stc	7, cr15, [r6], {254}	; 0xfe
    2fe0:	andeq	r7, r1, ip, lsr #30
    2fe4:	strdeq	r0, [r0], -r8
    2fe8:	andeq	r7, r1, r4, lsl pc
    2fec:	andeq	r0, r0, r8, lsr #4
    2ff0:	andeq	r0, r0, r0, lsr r2
    2ff4:	andeq	r0, r0, r0, asr #4
    2ff8:	andeq	r6, r0, sl, rrx
    2ffc:	strdeq	r0, [r0], -ip
    3000:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3004:	andeq	r6, r0, r8, asr r0
    3008:	andeq	r0, r0, ip, lsr r2
    300c:	andeq	r7, r1, r8, lsr #28
    3010:	andeq	r0, r0, r4, asr r2
    3014:	andeq	r0, r0, r0
    3018:	blcs	a532c <__assert_fail@plt+0xa36f8>
    301c:	blcs	2b7064 <__assert_fail@plt+0x2b5430>
    3020:	stmvs	r2, {r0, r2, r3, r8, ip, lr, pc}
    3024:	ldmdblt	sl, {r0, r1, fp, pc}
    3028:	stmdblt	sl, {r1, r6, r7, fp, sp, lr}
    302c:	orrslt	r6, r2, r2, lsl #18
    3030:	bcs	fffe1840 <__assert_fail@plt+0xfffdfc0c>
    3034:			; <UNDEFINED> instruction: 0xf043d00b
    3038:	andhi	r0, r3, r2, lsl #6
    303c:			; <UNDEFINED> instruction: 0x47704770
    3040:	stmdahi	r3, {r1, r7, fp, sp, lr}
    3044:			; <UNDEFINED> instruction: 0xf002b152
    3048:	bcs	ff803c10 <__assert_fail@plt+0xff801fdc>
    304c:			; <UNDEFINED> instruction: 0xf043d1f3
    3050:	andhi	r0, r3, sl, lsl #6
    3054:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    3058:	mvnle	r2, r0, lsl #20
    305c:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    3060:	ldrbmi	r8, [r0, -r3]!
    3064:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    3068:	strmi	fp, [r5], -r4, lsl #3
    306c:			; <UNDEFINED> instruction: 0xf7fee009
    3070:	stmdavs	r3, {r1, r4, r7, sl, fp, sp, lr, pc}
    3074:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    3078:	strle	r0, [r4], #-1179	; 0xfffffb65
    307c:	svcmi	0x0001f815
    3080:	stfcsd	f3, [pc], #-144	; 2ff8 <__assert_fail@plt+0x13c4>
    3084:			; <UNDEFINED> instruction: 0xf04fd1f3
    3088:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    308c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    3090:	mvnsmi	lr, #737280	; 0xb4000
    3094:	mrrcmi	0, 11, fp, sl, cr11
    3098:	ldclmi	15, cr10, [sl, #-100]	; 0xffffff9c
    309c:	ldrbtmi	r2, [ip], #-896	; 0xfffffc80
    30a0:	cfldrdmi	mvd9, [r9], {-0}
    30a4:	tstls	r2, sp, ror r4
    30a8:	andls	r4, r1, r9, lsl #13
    30ac:	stmdbpl	ip!, {r1, r2, r4, r9, sl, lr}
    30b0:			; <UNDEFINED> instruction: 0x46194638
    30b4:	stmdavs	r4!, {r0, r9, sp}
    30b8:			; <UNDEFINED> instruction: 0xf04f9439
    30bc:			; <UNDEFINED> instruction: 0xf7fe0400
    30c0:			; <UNDEFINED> instruction: 0xf8dfedae
    30c4:	ldrbtmi	r8, [r8], #328	; 0x148
    30c8:	ldmdacs	lr!, {r0, fp, ip, sp}^
    30cc:	ldmdbmi	r0, {r0, r3, r4, r6, fp, ip, lr, pc}^
    30d0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    30d4:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    30d8:	stmdacs	r0, {r2, r9, sl, lr}
    30dc:	stcge	0, cr13, [r5, #-424]	; 0xfffffe58
    30e0:	cmpcs	r0, r2, lsl #12
    30e4:			; <UNDEFINED> instruction: 0xf7fe4628
    30e8:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    30ec:	tstcs	sl, r7, ror r0
    30f0:			; <UNDEFINED> instruction: 0xf7fe4628
    30f4:	tstlt	r8, sl, ror ip
    30f8:	andvc	r2, r3, r0, lsl #6
    30fc:			; <UNDEFINED> instruction: 0xf7fe4620
    3100:	andcs	lr, r0, #228, 24	; 0xe400
    3104:	strtmi	sl, [r8], -r4, lsl #18
    3108:	b	ffac1108 <__assert_fail@plt+0xffabf4d4>
    310c:	blne	14e9924 <__assert_fail@plt+0x14e7cf0>
    3110:			; <UNDEFINED> instruction: 0xf383fab3
    3114:	ldmdbeq	fp, {r1, r4, fp, ip, sp, lr}^
    3118:	svclt	0x00182a00
    311c:	strmi	r2, [r4], -r1, lsl #6
    3120:	teqle	fp, r0, lsl #22
    3124:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    3128:	movwcc	r3, #15105	; 0x3b01
    312c:	andcs	sp, r0, ip, lsl #16
    3130:	bmi	e1b208 <__assert_fail@plt+0xe195d4>
    3134:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    3138:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    313c:	subsmi	r9, sl, r9, lsr fp
    3140:	eorslt	sp, fp, ip, asr r1
    3144:	mvnshi	lr, #12386304	; 0xbd0000
    3148:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    314c:	stmdacs	r2!, {fp, sp, lr}
    3150:	blmi	c7790c <__assert_fail@plt+0xc75cd8>
    3154:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3158:			; <UNDEFINED> instruction: 0xf7fe682c
    315c:	bmi	bfe144 <__assert_fail@plt+0xbfc510>
    3160:	tstcs	r1, fp, lsr r6
    3164:	andls	r4, r0, sl, ror r4
    3168:			; <UNDEFINED> instruction: 0xf7fe4620
    316c:	bmi	b3e3dc <__assert_fail@plt+0xb3c7a8>
    3170:	stmdavs	r8!, {r0, r1, r3, r4, r5, r9, sl, lr}
    3174:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3178:	ldc	7, cr15, [r2], {254}	; 0xfe
    317c:	rscscc	pc, pc, pc, asr #32
    3180:	blmi	97d0e4 <__assert_fail@plt+0x97b4b0>
    3184:	stmdami	r7!, {r1, r2, r5, r9, sp}
    3188:			; <UNDEFINED> instruction: 0xf8582101
    318c:	ldrbtmi	r3, [r8], #-3
    3190:			; <UNDEFINED> instruction: 0xf7fe681b
    3194:			; <UNDEFINED> instruction: 0xf04feb7c
    3198:			; <UNDEFINED> instruction: 0xe7ca30ff
    319c:			; <UNDEFINED> instruction: 0x462b481e
    31a0:	tstcs	r1, r1, lsr #20
    31a4:	andpl	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    31a8:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    31ac:			; <UNDEFINED> instruction: 0xf7fe9700
    31b0:			; <UNDEFINED> instruction: 0xe7dcec78
    31b4:			; <UNDEFINED> instruction: 0xf8584b18
    31b8:	ldmdavs	ip, {r0, r1, ip, sp}
    31bc:	ldc	7, cr15, [sl], {254}	; 0xfe
    31c0:			; <UNDEFINED> instruction: 0xf7fe6800
    31c4:	ldrtmi	lr, [fp], -r4, asr #23
    31c8:	strmi	r2, [r2], -r1, lsl #2
    31cc:	bmi	5e79d4 <__assert_fail@plt+0x5e5da0>
    31d0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    31d4:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    31d8:	rscscc	pc, pc, pc, asr #32
    31dc:	stmdami	lr, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    31e0:	bmi	4d4b14 <__assert_fail@plt+0x4d2ee0>
    31e4:			; <UNDEFINED> instruction: 0xf8582101
    31e8:	ldrbtmi	r5, [sl], #-0
    31ec:	strls	r6, [r0, -r8, lsr #16]
    31f0:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    31f4:			; <UNDEFINED> instruction: 0xf7fe4620
    31f8:	ldr	lr, [r8, r8, ror #24]!
    31fc:	b	ffdc11fc <__assert_fail@plt+0xffdbf5c8>
    3200:	andeq	r6, r0, r2, lsr #7
    3204:	andeq	r7, r1, ip, ror #25
    3208:	strdeq	r0, [r0], -r8
    320c:	andeq	r7, r1, sl, asr #25
    3210:	andeq	r6, r0, r2, lsr #20
    3214:	andeq	r7, r1, sl, asr ip
    3218:	andeq	r0, r0, r0, lsl r2
    321c:	andeq	r6, r0, r4, lsl #7
    3220:	andeq	r6, r0, r2, lsl #7
    3224:	andeq	r6, r0, sl, asr #5
    3228:	andeq	r6, r0, r8, lsl r3
    322c:	andeq	r6, r0, lr, lsr #5
    3230:	andeq	r6, r0, r6, lsr #5
    3234:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    3238:	stmdble	ip, {r0, r2, r8, r9, fp, sp}
    323c:	msreq	SPSR_c, #160, 2	; 0x28
    3240:	stmdble	r6, {r0, r2, r8, r9, fp, sp}
    3244:	sbclt	r3, r3, #48, 16	; 0x300000
    3248:	svclt	0x00882b09
    324c:	rscscc	pc, pc, pc, asr #32
    3250:	ldmdacc	r7, {r4, r5, r6, r8, r9, sl, lr}^
    3254:	ldmdacc	r7!, {r4, r5, r6, r8, r9, sl, lr}
    3258:	svclt	0x00004770
    325c:			; <UNDEFINED> instruction: 0x4606b570
    3260:	addlt	r4, r2, r9, lsl r8
    3264:	ldrbtmi	r4, [r8], #-2841	; 0xfffff4e7
    3268:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    326c:			; <UNDEFINED> instruction: 0xf04f9301
    3270:			; <UNDEFINED> instruction: 0xb3210300
    3274:	strmi	r7, [ip], -fp, lsl #16
    3278:	strbtmi	fp, [r9], -fp, lsl #6
    327c:			; <UNDEFINED> instruction: 0xf7fe4620
    3280:	blls	3db48 <__assert_fail@plt+0x3bf14>
    3284:	svclt	0x00182b00
    3288:	strmi	r4, [r5], -r3, lsr #5
    328c:	ldmdavc	fp, {r0, r1, r2, r4, ip, lr, pc}
    3290:			; <UNDEFINED> instruction: 0xf100b9ab
    3294:	blcc	53e9c <__assert_fail@plt+0x52268>
    3298:	stmdale	fp, {r0, r1, r8, r9, ip, sp}
    329c:	eorsvs	r2, r5, r0
    32a0:	blmi	295ad4 <__assert_fail@plt+0x293ea0>
    32a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    32a8:	blls	5d318 <__assert_fail@plt+0x5b6e4>
    32ac:	qaddle	r4, sl, r9
    32b0:	ldcllt	0, cr11, [r0, #-8]!
    32b4:	bl	fe7c12b4 <__assert_fail@plt+0xfe7bf680>
    32b8:	blcs	89d2cc <__assert_fail@plt+0x89b698>
    32bc:			; <UNDEFINED> instruction: 0xf04fd1ee
    32c0:			; <UNDEFINED> instruction: 0xe7ed30ff
    32c4:	b	fe4c12c4 <__assert_fail@plt+0xfe4bf690>
    32c8:	andeq	r7, r1, sl, lsr #22
    32cc:	strdeq	r0, [r0], -r8
    32d0:	andeq	r7, r1, ip, ror #21
    32d4:	subsmi	fp, r8, #12288	; 0x3000
    32d8:			; <UNDEFINED> instruction: 0xd1074398
    32dc:	subseq	fp, fp, r3, lsr #2
    32e0:	andeq	pc, r1, r0, lsl #2
    32e4:			; <UNDEFINED> instruction: 0x4770d1fb
    32e8:			; <UNDEFINED> instruction: 0x47704618
    32ec:	rscscc	pc, pc, pc, asr #32
    32f0:	svclt	0x00004770
    32f4:			; <UNDEFINED> instruction: 0x4606b570
    32f8:	addlt	r4, r2, r8, lsl r8
    32fc:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    3300:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    3304:			; <UNDEFINED> instruction: 0xf04f9301
    3308:	movwlt	r0, #37632	; 0x9300
    330c:	strmi	r7, [ip], -fp, lsl #16
    3310:			; <UNDEFINED> instruction: 0x4669b1f3
    3314:			; <UNDEFINED> instruction: 0xf7fe4620
    3318:	blls	3e090 <__assert_fail@plt+0x3c45c>
    331c:	svclt	0x00182b00
    3320:	strmi	r4, [r5], -r3, lsr #5
    3324:	ldmdavc	fp, {r2, r4, ip, lr, pc}
    3328:	mcrrne	9, 9, fp, r3, cr3	; <UNPREDICTABLE>
    332c:	andcs	sp, r0, fp
    3330:	bmi	31b40c <__assert_fail@plt+0x3197d8>
    3334:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3338:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    333c:	subsmi	r9, sl, r1, lsl #22
    3340:	andlt	sp, r2, r9, lsl #2
    3344:			; <UNDEFINED> instruction: 0xf7febd70
    3348:	stmdavs	r3, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    334c:	mvnle	r2, r2, lsr #22
    3350:	rscscc	pc, pc, pc, asr #32
    3354:			; <UNDEFINED> instruction: 0xf7fee7ed
    3358:	svclt	0x0000ea4a
    335c:	muleq	r1, r2, sl
    3360:	strdeq	r0, [r0], -r8
    3364:	andeq	r7, r1, sl, asr sl
    3368:	mvnsmi	lr, sp, lsr #18
    336c:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    3370:	strmi	r8, [r0], r2, lsl #22
    3374:			; <UNDEFINED> instruction: 0x460d4a55
    3378:			; <UNDEFINED> instruction: 0x46084b55
    337c:			; <UNDEFINED> instruction: 0x212e447a
    3380:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    3384:	movwls	r6, #6171	; 0x181b
    3388:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    338c:	bl	b4138c <__assert_fail@plt+0xb3f758>
    3390:	subsle	r2, fp, r0, lsl #16
    3394:	strtmi	r4, [r8], -r9, ror #12
    3398:	bl	1dc1398 <__assert_fail@plt+0x1dbf764>
    339c:	bleq	ff03ee78 <__assert_fail@plt+0xff03d244>
    33a0:	blhi	103ee68 <__assert_fail@plt+0x103d234>
    33a4:	blx	43ef70 <__assert_fail@plt+0x43d33c>
    33a8:	cdpls	4, 0, cr13, cr0, cr1, {2}
    33ac:	svclt	0x001842ae
    33b0:	eorsle	r2, ip, r0, lsl #28
    33b4:	blvc	103ea38 <__assert_fail@plt+0x103ce04>
    33b8:	bleq	11fee90 <__assert_fail@plt+0x11fd25c>
    33bc:	blx	43ef88 <__assert_fail@plt+0x43d354>
    33c0:			; <UNDEFINED> instruction: 0xf7fed15a
    33c4:	stmdavs	r3, {r3, r4, r8, r9, fp, sp, lr, pc}
    33c8:	eorsle	r2, r0, r2, lsr #22
    33cc:	eorsvs	r2, fp, r1, lsl #6
    33d0:	ldcl	8, cr7, [pc, #204]	; 34a4 <__assert_fail@plt+0x1870>
    33d4:	blcs	21cd0 <__assert_fail@plt+0x2009c>
    33d8:	ldmdbmi	lr!, {r5, r6, ip, lr, pc}
    33dc:	ldrtmi	r2, [r0], -r0, lsl #6
    33e0:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
    33e4:	b	8c13e4 <__assert_fail@plt+0x8bf7b0>
    33e8:	subsle	r2, lr, r0, lsl #16
    33ec:			; <UNDEFINED> instruction: 0x4630493a
    33f0:			; <UNDEFINED> instruction: 0xf7fe4479
    33f4:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
    33f8:	ldmdbmi	r8!, {r0, r1, r2, r4, r6, ip, lr, pc}
    33fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3400:	b	541400 <__assert_fail@plt+0x53f7cc>
    3404:	subsle	r2, r0, r0, lsl #16
    3408:			; <UNDEFINED> instruction: 0x46304935
    340c:			; <UNDEFINED> instruction: 0xf7fe4479
    3410:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    3414:	ldmdbmi	r3!, {r0, r2, r4, r5, ip, lr, pc}
    3418:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    341c:	b	1c141c <__assert_fail@plt+0x1bf7e8>
    3420:	ldmdbmi	r1!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    3424:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3428:	b	41428 <__assert_fail@plt+0x3f7f4>
    342c:			; <UNDEFINED> instruction: 0xf04fb348
    3430:	bmi	b8f834 <__assert_fail@plt+0xb8dc00>
    3434:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    3438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    343c:	subsmi	r9, sl, r1, lsl #22
    3440:	andlt	sp, r2, r8, lsr r1
    3444:	blhi	be740 <__assert_fail@plt+0xbcb0c>
    3448:	ldrhhi	lr, [r0, #141]!	; 0x8d
    344c:	strbtmi	r4, [r9], -r2, lsl #12
    3450:			; <UNDEFINED> instruction: 0xf7fe4628
    3454:			; <UNDEFINED> instruction: 0x9e00eabe
    3458:	svclt	0x00182e00
    345c:	strmi	r4, [r4], -lr, lsr #5
    3460:	mcrrne	0, 14, sp, r3, cr5
    3464:			; <UNDEFINED> instruction: 0xf7fed104
    3468:	stmdavs	r3, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    346c:	sbcsle	r2, lr, r2, lsr #22
    3470:	bmi	fe43ec94 <__assert_fail@plt+0xfe43d060>
    3474:	blhi	19fef5c <__assert_fail@plt+0x19fd328>
    3478:	eorsvs	r2, fp, r1, lsl #6
    347c:	blcs	21550 <__assert_fail@plt+0x1f91c>
    3480:	nrm<illegal precision>p	f5, #3.0
    3484:	vcvt.f64.s32	d7, s16
    3488:	vcmp.f64	d6, d23
    348c:	vsqrt.f64	d22, d8
    3490:	svclt	0x005cfa10
    3494:	bvc	3ebbc <__assert_fail@plt+0x3cf88>
    3498:	strble	r2, [sl]
    349c:	cdp	0, 1, cr2, cr7, cr0, {0}
    34a0:	movwcc	r3, #6800	; 0x1a90
    34a4:	andcc	pc, r0, r8, asr #17
    34a8:	ldc	7, cr14, [pc, #780]	; 37bc <__assert_fail@plt+0x1b88>
    34ac:	vmul.f64	d7, d8, d5
    34b0:	strb	r8, [r6, r7, lsl #22]!
    34b4:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34b8:	andeq	r0, r0, r0
    34bc:	svcvc	0x00f00000	; IMB
    34c0:	andeq	r0, r0, r0
    34c4:	addmi	r4, pc, r0
    34c8:			; <UNDEFINED> instruction: 0xffffffff
    34cc:	andeq	r7, r1, r4, lsl sl
    34d0:	strdeq	r0, [r0], -r8
    34d4:	andeq	r6, r0, r2, lsl r1
    34d8:	andeq	r6, r0, ip, lsl r1
    34dc:	andeq	r6, r0, r2, lsl r1
    34e0:	ldrdeq	r6, [r0], -r4
    34e4:	strdeq	r6, [r0], -lr
    34e8:	strdeq	r6, [r0], -sl
    34ec:	andeq	r7, r1, sl, asr r9
    34f0:			; <UNDEFINED> instruction: 0x4605b5f0
    34f4:	addlt	r4, r3, sl, lsl r8
    34f8:	ldrbtmi	r4, [r8], #-2842	; 0xfffff4e6
    34fc:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    3500:			; <UNDEFINED> instruction: 0xf04f9301
    3504:	teqlt	r1, #0, 6
    3508:	strmi	r7, [ip], -fp, lsl #16
    350c:			; <UNDEFINED> instruction: 0x4669b31b
    3510:			; <UNDEFINED> instruction: 0xf7fe4620
    3514:	blls	3dfb4 <__assert_fail@plt+0x3c380>
    3518:	svclt	0x00182b00
    351c:	strmi	r4, [r6], -r3, lsr #5
    3520:	andsle	r4, r8, pc, lsl #12
    3524:	ldmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    3528:	svclt	0x00081c4b
    352c:	svccc	0x00fff1b0
    3530:	andcs	sp, r0, ip
    3534:	strvs	lr, [r0, -r5, asr #19]
    3538:	blmi	295d6c <__assert_fail@plt+0x294138>
    353c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3540:	blls	5d5b0 <__assert_fail@plt+0x5b97c>
    3544:	qaddle	r4, sl, r9
    3548:	ldcllt	0, cr11, [r0, #12]!
    354c:	b	14c154c <__assert_fail@plt+0x14bf918>
    3550:	blcs	89d564 <__assert_fail@plt+0x89b930>
    3554:			; <UNDEFINED> instruction: 0xf04fd1ed
    3558:			; <UNDEFINED> instruction: 0xe7ed30ff
    355c:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3560:	muleq	r1, r6, r8
    3564:	strdeq	r0, [r0], -r8
    3568:	andeq	r7, r1, r4, asr r8
    356c:	svclt	0x0000e6c2
    3570:			; <UNDEFINED> instruction: 0x4605b530
    3574:	addlt	r4, r3, r8, lsl r8
    3578:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    357c:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    3580:			; <UNDEFINED> instruction: 0xf04f9301
    3584:	movwlt	r0, #37632	; 0x9300
    3588:	strmi	r7, [ip], -fp, lsl #16
    358c:			; <UNDEFINED> instruction: 0x4669b1f3
    3590:			; <UNDEFINED> instruction: 0xf7fe4620
    3594:	bls	3de14 <__assert_fail@plt+0x3c1e0>
    3598:	svccc	0x0080f5b0
    359c:	movwcs	fp, #3892	; 0xf34
    35a0:	bcs	c1ac <__assert_fail@plt+0xa578>
    35a4:	adcmi	fp, r2, #24, 30	; 0x60
    35a8:	ldmdavc	r2, {r4, ip, lr, pc}
    35ac:	svclt	0x00182a00
    35b0:	ldmdblt	fp, {r0, r8, r9, sp}^
    35b4:	stmdbmi	sl, {r3, r5, pc}
    35b8:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    35bc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    35c0:	subsmi	r9, r1, r1, lsl #20
    35c4:	ldrmi	sp, [r8], -r5, lsl #2
    35c8:	ldclt	0, cr11, [r0, #-12]!
    35cc:	mvnscc	pc, #79	; 0x4f
    35d0:			; <UNDEFINED> instruction: 0xf7fee7f1
    35d4:	svclt	0x0000e90c
    35d8:	andeq	r7, r1, r6, lsl r8
    35dc:	strdeq	r0, [r0], -r8
    35e0:	ldrdeq	r7, [r1], -r6
    35e4:			; <UNDEFINED> instruction: 0x4605b530
    35e8:	addlt	r4, r3, r7, lsl r8
    35ec:	ldrbtmi	r4, [r8], #-2839	; 0xfffff4e9
    35f0:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    35f4:			; <UNDEFINED> instruction: 0xf04f9301
    35f8:	movwlt	r0, #4864	; 0x1300
    35fc:	strmi	r7, [ip], -fp, lsl #16
    3600:	strbtmi	fp, [r9], -fp, ror #3
    3604:			; <UNDEFINED> instruction: 0xf7fe4620
    3608:	bls	3dda0 <__assert_fail@plt+0x3c16c>
    360c:	svclt	0x009428ff
    3610:	movwcs	r2, #4864	; 0x1300
    3614:	svclt	0x00182a00
    3618:	andsle	r4, r0, r2, lsr #5
    361c:	bcs	2166c <__assert_fail@plt+0x1fa38>
    3620:	movwcs	fp, #7960	; 0x1f18
    3624:	eorvc	fp, r8, fp, asr r9
    3628:	bmi	215a54 <__assert_fail@plt+0x213e20>
    362c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3630:	bls	5d67c <__assert_fail@plt+0x5ba48>
    3634:	qaddle	r4, r1, r5
    3638:	andlt	r4, r3, r8, lsl r6
    363c:			; <UNDEFINED> instruction: 0xf04fbd30
    3640:	udf	#4927	; 0x133f
    3644:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3648:	andeq	r7, r1, r2, lsr #15
    364c:	strdeq	r0, [r0], -r8
    3650:	andeq	r7, r1, r4, ror #14
    3654:	svcmi	0x00f0e92d
    3658:	bmi	8d50a4 <__assert_fail@plt+0x8d3470>
    365c:	blmi	8ef870 <__assert_fail@plt+0x8edc3c>
    3660:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    3664:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    3668:	movwls	r6, #6171	; 0x181b
    366c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3670:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3674:	andvs	r2, r3, r0, lsl #6
    3678:	stmdavc	r3!, {r2, r7, r8, r9, ip, sp, pc}
    367c:			; <UNDEFINED> instruction: 0x464ab373
    3680:	strbtmi	r4, [r9], -r0, lsl #13
    3684:			; <UNDEFINED> instruction: 0xf7fe4620
    3688:	bls	3daf8 <__assert_fail@plt+0x3bec4>
    368c:	svclt	0x00182a00
    3690:	strmi	r4, [r3], -r2, lsr #5
    3694:	ldmdavc	r2, {r1, r5, ip, lr, pc}
    3698:			; <UNDEFINED> instruction: 0xf04fbb02
    369c:	stmne	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    36a0:	andmi	pc, r0, #111	; 0x6f
    36a4:	streq	lr, [r2, -r1, asr #22]
    36a8:	blcc	fffff7ec <__assert_fail@plt+0xffffdbb8>
    36ac:			; <UNDEFINED> instruction: 0xf06f45bb
    36b0:	svclt	0x00080a02
    36b4:	movwle	r4, #54706	; 0xd5b2
    36b8:	stmib	r5, {sp}^
    36bc:	bmi	30fac4 <__assert_fail@plt+0x30de90>
    36c0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    36c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    36c8:	subsmi	r9, sl, r1, lsl #22
    36cc:	andlt	sp, r3, r9, lsl #2
    36d0:	svchi	0x00f0e8bd
    36d4:	ldrdcs	pc, [r0], -r8
    36d8:	mvnle	r2, r2, lsr #20
    36dc:	rscscc	pc, pc, pc, asr #32
    36e0:			; <UNDEFINED> instruction: 0xf7fee7ed
    36e4:	svclt	0x0000e884
    36e8:	andeq	r7, r1, lr, lsr #14
    36ec:	strdeq	r0, [r0], -r8
    36f0:	andeq	r7, r1, lr, asr #13
    36f4:			; <UNDEFINED> instruction: 0x4616b5f0
    36f8:	addlt	r4, r3, ip, lsl sl
    36fc:			; <UNDEFINED> instruction: 0x46074b1c
    3700:			; <UNDEFINED> instruction: 0x460c447a
    3704:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3708:			; <UNDEFINED> instruction: 0xf04f9301
    370c:			; <UNDEFINED> instruction: 0xf7fe0300
    3710:	movwcs	lr, #2418	; 0x972
    3714:	tstlt	ip, #3
    3718:	movwlt	r7, #47139	; 0xb823
    371c:			; <UNDEFINED> instruction: 0x46054632
    3720:	strtmi	r4, [r0], -r9, ror #12
    3724:	svc	0x00dcf7fd
    3728:	bcs	29f30 <__assert_fail@plt+0x282fc>
    372c:	adcmi	fp, r2, #24, 30	; 0x60
    3730:	andsle	r4, r5, r3, lsl #12
    3734:	ldmiblt	sl, {r1, r4, fp, ip, sp, lr}
    3738:	andmi	pc, r0, #0, 2
    373c:	andcc	r3, r3, #4096	; 0x1000
    3740:	andcs	sp, r0, fp, lsl #16
    3744:	bmi	2db838 <__assert_fail@plt+0x2d9c04>
    3748:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    374c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3750:	subsmi	r9, sl, r1, lsl #22
    3754:	andlt	sp, r3, r7, lsl #2
    3758:	stmdavs	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    375c:	mvnsle	r2, r2, lsr #20
    3760:	rscscc	pc, pc, pc, asr #32
    3764:			; <UNDEFINED> instruction: 0xf7fee7ef
    3768:	svclt	0x0000e842
    376c:	muleq	r1, r0, r6
    3770:	strdeq	r0, [r0], -r8
    3774:	andeq	r7, r1, r6, asr #12
    3778:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    377c:	ldrbtmi	r4, [ip], #2833	; 0xb11
    3780:	addlt	fp, r4, r0, lsl r5
    3784:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    3788:	strbtmi	r4, [r8], -r4, lsl #12
    378c:	movwls	r6, #14363	; 0x381b
    3790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3794:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3798:	ldmib	sp, {r3, r5, r8, fp, ip, sp, pc}^
    379c:	blt	48c3a4 <__assert_fail@plt+0x48a770>
    37a0:	rsbvs	fp, r2, fp, lsl sl
    37a4:	bmi	21b838 <__assert_fail@plt+0x219c04>
    37a8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    37ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37b0:	subsmi	r9, sl, r3, lsl #22
    37b4:	andlt	sp, r4, r1, lsl #2
    37b8:			; <UNDEFINED> instruction: 0xf7febd10
    37bc:	svclt	0x0000e818
    37c0:	andeq	r7, r1, r2, lsl r6
    37c4:	strdeq	r0, [r0], -r8
    37c8:	andeq	r7, r1, r6, ror #11
    37cc:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    37d0:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    37d4:	addlt	fp, r2, r0, lsl r5
    37d8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    37dc:	strbtmi	r4, [r8], -r4, lsl #12
    37e0:	movwls	r6, #6171	; 0x181b
    37e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    37e8:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    37ec:	blls	31c34 <__assert_fail@plt+0x30000>
    37f0:	eorvs	fp, r3, fp, lsl sl
    37f4:	blmi	196018 <__assert_fail@plt+0x1943e4>
    37f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37fc:	blls	5d86c <__assert_fail@plt+0x5bc38>
    3800:	qaddle	r4, sl, r1
    3804:	ldclt	0, cr11, [r0, #-8]
    3808:	svc	0x00f0f7fd
    380c:			; <UNDEFINED> instruction: 0x000175be
    3810:	strdeq	r0, [r0], -r8
    3814:	muleq	r1, r8, r5
    3818:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    381c:	ldrbtmi	r4, [ip], #2832	; 0xb10
    3820:	addlt	fp, r2, r0, lsl r5
    3824:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    3828:			; <UNDEFINED> instruction: 0xf10d4604
    382c:	ldmdavs	fp, {r1}
    3830:			; <UNDEFINED> instruction: 0xf04f9301
    3834:			; <UNDEFINED> instruction: 0xf7ff0300
    3838:	ldmdblt	r8, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    383c:			; <UNDEFINED> instruction: 0x3002f8bd
    3840:	eorhi	fp, r3, fp, asr sl
    3844:	blmi	196068 <__assert_fail@plt+0x194434>
    3848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    384c:	blls	5d8bc <__assert_fail@plt+0x5bc88>
    3850:	qaddle	r4, sl, r1
    3854:	ldclt	0, cr11, [r0, #-8]
    3858:	svc	0x00c8f7fd
    385c:	andeq	r7, r1, r2, ror r5
    3860:	strdeq	r0, [r0], -r8
    3864:	andeq	r7, r1, r8, asr #10
    3868:	blmi	8960f4 <__assert_fail@plt+0x8944c0>
    386c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3870:	strdlt	r4, [r6], r0
    3874:	svcge	0x000258d3
    3878:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    387c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3880:			; <UNDEFINED> instruction: 0xf04f9305
    3884:	strmi	r0, [ip], -r0, lsl #6
    3888:	andscs	r2, r0, #0, 12
    388c:	strtmi	r4, [r0], -r1, asr #12
    3890:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3894:	svccc	0x0080f5b0
    3898:	bls	780f0 <__assert_fail@plt+0x764bc>
    389c:	andsle	r4, r1, r2, lsr #5
    38a0:	blt	10e18ec <__assert_fail@plt+0x10dfcb8>
    38a4:	blcc	c1948 <__assert_fail@plt+0xbfd14>
    38a8:			; <UNDEFINED> instruction: 0xf1a6b1c9
    38ac:	blx	fecc44c0 <__assert_fail@plt+0xfecc288c>
    38b0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    38b4:	svclt	0x0018293a
    38b8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    38bc:	mrrcne	9, 1, fp, r4, cr3	; <UNPREDICTABLE>
    38c0:	strb	r3, [r2, r1, lsl #12]!
    38c4:	rscscc	pc, pc, pc, asr #32
    38c8:	blmi	2960fc <__assert_fail@plt+0x2944c8>
    38cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    38d0:	blls	15d940 <__assert_fail@plt+0x15bd0c>
    38d4:	qaddle	r4, sl, r8
    38d8:	pop	{r1, r2, ip, sp, pc}
    38dc:	ldmib	sp, {r4, r5, r6, r7, r8, pc}^
    38e0:	andcs	r2, r1, r2, lsl #6
    38e4:	movwcs	lr, #2501	; 0x9c5
    38e8:			; <UNDEFINED> instruction: 0xf7fde7ee
    38ec:	svclt	0x0000ef80
    38f0:	andeq	r7, r1, r4, lsr #10
    38f4:	strdeq	r0, [r0], -r8
    38f8:	andeq	r7, r1, r4, asr #9
    38fc:	ldmdacs	sl, {r1, fp, ip, sp}
    3900:	blmi	f9918 <__assert_fail@plt+0xf7ce4>
    3904:			; <UNDEFINED> instruction: 0xf853447b
    3908:	ldrbmi	r0, [r0, -r0, lsr #32]!
    390c:	ldrbmi	r2, [r0, -r0]!
    3910:	andeq	r6, r0, r8, lsl r0
    3914:			; <UNDEFINED> instruction: 0x460eb5f0
    3918:	addlt	r4, r3, r8, ror #24
    391c:	tstcs	r0, r8, ror #22
    3920:			; <UNDEFINED> instruction: 0x4615447c
    3924:	addvc	pc, r4, #1325400064	; 0x4f000000
    3928:	strmi	r5, [r4], -r3, ror #17
    392c:	movwls	r6, #6171	; 0x181b
    3930:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3934:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3938:	ldrtmi	r4, [r0], -r2, ror #18
    393c:			; <UNDEFINED> instruction: 0xf7fd4479
    3940:	bllt	83f458 <__assert_fail@plt+0x83d824>
    3944:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    3948:	rsbsle	r2, sp, ip, lsl #22
    394c:	rschi	fp, r5, r8, lsr #5
    3950:			; <UNDEFINED> instruction: 0xffd4f7ff
    3954:	rscsvc	pc, lr, #82837504	; 0x4f00000
    3958:	stclne	0, cr8, [r3, #648]	; 0x288
    395c:	eoreq	lr, r0, r0, lsr sl
    3960:	ldrmi	fp, [r8], -r8, lsr #30
    3964:	sbcne	r8, r0, r3, lsr #16
    3968:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    396c:	eorhi	r8, r3, r0, rrx
    3970:			; <UNDEFINED> instruction: 0xf7ff4620
    3974:	andcs	pc, r0, r1, asr fp	; <UNPREDICTABLE>
    3978:	blmi	14562cc <__assert_fail@plt+0x1454698>
    397c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3980:	blls	5d9f0 <__assert_fail@plt+0x5bdbc>
    3984:			; <UNDEFINED> instruction: 0xf040405a
    3988:	mullt	r3, r6, r0
    398c:	stmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3990:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3994:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    3998:			; <UNDEFINED> instruction: 0xf025b950
    399c:	blcs	3045e4 <__assert_fail@plt+0x3029b0>
    39a0:	andcs	sp, r0, #82	; 0x52
    39a4:	mvnsvc	pc, #82837504	; 0x4f00000
    39a8:	rsbhi	r8, r2, r5, ror #1
    39ac:	ldrb	r8, [pc, r3, lsr #1]
    39b0:	ldrtmi	r4, [r0], -r7, asr #18
    39b4:			; <UNDEFINED> instruction: 0xf7fd4479
    39b8:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
    39bc:	ldccs	0, cr13, [r1, #-948]	; 0xfffffc4c
    39c0:	teqcs	sl, r5, asr #32
    39c4:			; <UNDEFINED> instruction: 0xf7fe4630
    39c8:			; <UNDEFINED> instruction: 0x4607e810
    39cc:	mulcs	sl, r0, r1
    39d0:	svclt	0x00182d00
    39d4:	rschi	r4, r0, r5, lsl #5
    39d8:			; <UNDEFINED> instruction: 0xf104d136
    39dc:	ldrtmi	r0, [r1], -r8, lsl #4
    39e0:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    39e4:	stcle	8, cr2, [pc, #-0]	; 39ec <__assert_fail@plt+0x1db8>
    39e8:			; <UNDEFINED> instruction: 0xf64f2210
    39ec:	strdhi	r7, [r2], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    39f0:	ldr	r8, [sp, r3, lsr #1]!
    39f4:	eorsle	r2, pc, ip, lsl sp	; <UNPREDICTABLE>
    39f8:	rschi	r2, r3, r2, lsl #6
    39fc:	movweq	pc, #8245	; 0x2035	; <UNPREDICTABLE>
    3a00:	strbtmi	sp, [pc], -r2, lsr #2
    3a04:	ldrtmi	r2, [r9], -r0, lsl #4
    3a08:			; <UNDEFINED> instruction: 0xf7fd4630
    3a0c:	stclne	15, cr14, [r5, #904]!	; 0x388
    3a10:	ldmdale	r9, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
    3a14:	adcsmi	r9, r2, #0, 20
    3a18:	rsbvc	sp, r8, r6, lsl r0
    3a1c:	ldmdavc	r3, {r0, r3, r5, r6, sl, fp, ip}
    3a20:	blcc	bb06b4 <__assert_fail@plt+0xbaea80>
    3a24:	streq	pc, [sl, #-421]	; 0xfffffe5b
    3a28:	movwcs	fp, #7960	; 0x1f18
    3a2c:	svclt	0x000842ac
    3a30:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3a34:	mrrcne	9, 4, fp, r6, cr3	; <UNPREDICTABLE>
    3a38:	andcs	r4, r0, #13631488	; 0xd00000
    3a3c:			; <UNDEFINED> instruction: 0x46304639
    3a40:	svc	0x00c6f7fd
    3a44:	stmible	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
    3a48:	rscscc	pc, pc, pc, asr #32
    3a4c:			; <UNDEFINED> instruction: 0xf104e794
    3a50:	ldrtmi	r0, [r2], -r8
    3a54:	orrvc	pc, r0, pc, asr #8
    3a58:			; <UNDEFINED> instruction: 0xff7cf001
    3a5c:	blle	ffccda64 <__assert_fail@plt+0xffccbe30>
    3a60:	rschi	fp, r5, r0, lsl #5
    3a64:	sbceq	r8, r0, r0, rrx
    3a68:	str	r8, [r1, r0, lsr #1]
    3a6c:			; <UNDEFINED> instruction: 0xf64f2204
    3a70:	strdhi	r7, [r2], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    3a74:	ldrb	r8, [fp, -r3, lsr #1]!
    3a78:	andeq	pc, r8, #4, 2
    3a7c:			; <UNDEFINED> instruction: 0x46284631
    3a80:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3a84:			; <UNDEFINED> instruction: 0xf00380e5
    3a88:	stmdacs	r0, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
    3a8c:			; <UNDEFINED> instruction: 0x4621dddc
    3a90:	andscs	r2, r4, #4
    3a94:	ldrtmi	r8, [fp], -r0, rrx
    3a98:	svccs	0x0004f821
    3a9c:	blcs	103baac <__assert_fail@plt+0x1039e78>
    3aa0:	svcge	0x0066f43f
    3aa4:	svccs	0x0004f851
    3aa8:	blt	4906b4 <__assert_fail@plt+0x48ea80>
    3aac:	ldrble	r0, [r6, #1490]!	; 0x5d2
    3ab0:	mlshi	r3, fp, r0, r0
    3ab4:			; <UNDEFINED> instruction: 0xf7fde75c
    3ab8:	svclt	0x0000ee9a
    3abc:	andeq	r7, r1, r0, ror r4
    3ac0:	strdeq	r0, [r0], -r8
    3ac4:	andeq	r5, r0, ip, ror #23
    3ac8:	andeq	r7, r1, r4, lsl r4
    3acc:	muleq	r0, lr, fp
    3ad0:	andeq	r5, r0, r0, lsl #23
    3ad4:	andcs	fp, r0, #240, 10	; 0x3c000000
    3ad8:	sbclt	r4, r5, r8, lsl ip
    3adc:			; <UNDEFINED> instruction: 0x46064b18
    3ae0:			; <UNDEFINED> instruction: 0x460d447c
    3ae4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3ae8:			; <UNDEFINED> instruction: 0xf04f9343
    3aec:			; <UNDEFINED> instruction: 0xf7ff0300
    3af0:	strmi	pc, [r4], -r1, lsl #24
    3af4:	bmi	4f203c <__assert_fail@plt+0x4f0408>
    3af8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    3afc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b00:	subsmi	r9, sl, r3, asr #22
    3b04:			; <UNDEFINED> instruction: 0x4620d117
    3b08:	ldcllt	0, cr11, [r0, #276]!	; 0x114
    3b0c:	strtmi	sl, [r9], -r1, lsl #30
    3b10:	ldrtmi	r2, [r8], -r2, lsl #4
    3b14:	mrc2	7, 7, pc, cr14, cr15, {7}
    3b18:	stmdblt	r8, {r2, r9, sl, lr}^
    3b1c:	blcs	a5f10 <__assert_fail@plt+0xa42dc>
    3b20:	ldmvs	r8!, {r1, r2, r8, ip, lr, pc}
    3b24:	blx	ff5c1b2a <__assert_fail@plt+0xff5bfef6>
    3b28:	blle	4db30 <__assert_fail@plt+0x4befc>
    3b2c:			; <UNDEFINED> instruction: 0xe7e26030
    3b30:	ldrbtcc	pc, [pc], #79	; 3b38 <__assert_fail@plt+0x1f04>	; <UNPREDICTABLE>
    3b34:			; <UNDEFINED> instruction: 0xf7fde7df
    3b38:	svclt	0x0000ee5a
    3b3c:			; <UNDEFINED> instruction: 0x000172b0
    3b40:	strdeq	r0, [r0], -r8
    3b44:	muleq	r1, r6, r2
    3b48:	addlt	fp, r4, r0, ror r5
    3b4c:	strmi	r4, [r4], -fp, lsr #22
    3b50:	strmi	r9, [r8], -r1, lsl #4
    3b54:	strmi	r4, [lr], -sl, lsr #20
    3b58:	ldrbtmi	r2, [sl], #-303	; 0xfffffed1
    3b5c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b60:			; <UNDEFINED> instruction: 0xf04f9303
    3b64:			; <UNDEFINED> instruction: 0xf7fd0300
    3b68:	bls	7f870 <__assert_fail@plt+0x7dc3c>
    3b6c:	movwcs	fp, #872	; 0x368
    3b70:	andvc	r4, r3, r5, lsl #12
    3b74:			; <UNDEFINED> instruction: 0x46204631
    3b78:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3b7c:	eorvc	r2, fp, pc, lsr #6
    3b80:	cmplt	r0, r6, lsl #12
    3b84:	blmi	756408 <__assert_fail@plt+0x7547d4>
    3b88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b8c:	blls	ddbfc <__assert_fail@plt+0xdbfc8>
    3b90:	teqle	r1, sl, asr r0
    3b94:	andlt	r4, r4, r0, lsr r6
    3b98:	stmiahi	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3b9c:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3ba0:			; <UNDEFINED> instruction: 0x3004f9b4
    3ba4:	strmi	r3, [r6], -r2, lsl #6
    3ba8:	stclne	0, cr13, [r9], #-140	; 0xffffff74
    3bac:			; <UNDEFINED> instruction: 0xf7ffa802
    3bb0:	ldmiblt	r0!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3bb4:	adcsmi	r9, r0, #131072	; 0x20000
    3bb8:	andlt	sp, r0, #1769472	; 0x1b0000
    3bbc:	stmdahi	r2!, {r0, r8, r9, sp}
    3bc0:	adchi	r2, r0, r0, lsl #12
    3bc4:	eorhi	r4, r3, r3, lsl r3
    3bc8:			; <UNDEFINED> instruction: 0x4631e7dc
    3bcc:			; <UNDEFINED> instruction: 0xf7ff4620
    3bd0:	strmi	pc, [r6], -r1, lsr #29
    3bd4:	bicsle	r2, r5, r0, lsl #16
    3bd8:			; <UNDEFINED> instruction: 0xf7ff88e0
    3bdc:			; <UNDEFINED> instruction: 0xf9b4fe8f
    3be0:	movwcc	r3, #8196	; 0x2004
    3be4:	andlt	sp, r0, #2
    3be8:			; <UNDEFINED> instruction: 0xe7e84633
    3bec:			; <UNDEFINED> instruction: 0x46334630
    3bf0:			; <UNDEFINED> instruction: 0xf04fe7e5
    3bf4:			; <UNDEFINED> instruction: 0xe7c536ff
    3bf8:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    3bfc:	strdeq	r0, [r0], -r8
    3c00:	andeq	r7, r1, r6, lsr r2
    3c04:	andeq	r7, r1, r8, lsl #4
    3c08:			; <UNDEFINED> instruction: 0x460cb570
    3c0c:	blcc	141ce4 <__assert_fail@plt+0x1400b0>
    3c10:	blcs	392830 <__assert_fail@plt+0x390bfc>
    3c14:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3c18:	ldmdaeq	r6!, {r0, r1, ip, sp, lr, pc}
    3c1c:	stmdaeq	r8, {r0, r1, r2, r3, r5, fp}
    3c20:	stmdaeq	r4!, {r3, fp}
    3c24:	stmdaeq	r8, {r3, fp}
    3c28:			; <UNDEFINED> instruction: 0xf04f000b
    3c2c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3c30:	tstcs	r0, #-2147483646	; 0x80000002
    3c34:	subhi	r8, r3, r1, asr #1
    3c38:	stmdavs	r5!, {r1, r2, r5, fp, sp, lr}^
    3c3c:	stmiavs	r3!, {r0, r5, r7, fp, sp, lr}^
    3c40:	sbcvs	r6, r5, r6, lsl #1
    3c44:	cmpvs	r3, r1, lsl #2
    3c48:	stmiahi	r3, {r1, r4, r8, ip, sp, pc}^
    3c4c:			; <UNDEFINED> instruction: 0xd1214293
    3c50:			; <UNDEFINED> instruction: 0xf64f2100
    3c54:	strdhi	r7, [r1], -pc	; <UNPREDICTABLE>
    3c58:			; <UNDEFINED> instruction: 0xf7ff8083
    3c5c:			; <UNDEFINED> instruction: 0x4608f9dd
    3c60:	tstcs	r4, r0, ror sp
    3c64:	sbchi	r2, r1, sl, lsl #6
    3c68:	stmdavs	r3!, {r0, r1, r6, pc}^
    3c6c:	sbcvs	r6, r3, r1, lsr #16
    3c70:	stmdbhi	r3!, {r0, r7, sp, lr}
    3c74:	strb	r8, [r7, r3, lsl #4]!
    3c78:	strcs	r2, [r2], #-772	; 0xfffffcfc
    3c7c:	sbchi	r8, r4, r3, asr #32
    3c80:	addvs	r6, r3, fp, asr #16
    3c84:	movwcs	lr, #10208	; 0x27e0
    3c88:	subhi	r2, r3, ip, lsl #8
    3c8c:	stmhi	fp, {r2, r6, r7, pc}
    3c90:	ldrb	r8, [r9, r3, lsl #2]
    3c94:	andeq	pc, r1, pc, rrx
    3c98:	svclt	0x0000bd70
    3c9c:	sbclt	fp, r4, r0, ror r5
    3ca0:	stcge	14, cr4, [r1, #-84]	; 0xffffffac
    3ca4:			; <UNDEFINED> instruction: 0x46014b15
    3ca8:			; <UNDEFINED> instruction: 0x4604447e
    3cac:	strtmi	r2, [r8], -r2, lsl #4
    3cb0:	mrcmi	8, 0, r5, cr3, cr3, {7}
    3cb4:	movtls	r6, #14363	; 0x381b
    3cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3cbc:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    3cc0:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
    3cc4:	blmi	356508 <__assert_fail@plt+0x3548d4>
    3cc8:	stmiavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3ccc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cd0:	subsmi	r9, sl, r3, asr #22
    3cd4:	sublt	sp, r4, sp, lsl #2
    3cd8:	stmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3cdc:	bmi	2d5570 <__assert_fail@plt+0x2d393c>
    3ce0:	ldmdapl	r0!, {r0, r8, sp}
    3ce4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3ce8:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    3cec:			; <UNDEFINED> instruction: 0xf7fd2001
    3cf0:			; <UNDEFINED> instruction: 0xf7fdee5e
    3cf4:	svclt	0x0000ed7c
    3cf8:	andeq	r7, r1, r8, ror #1
    3cfc:	strdeq	r0, [r0], -r8
    3d00:	ldrdeq	r7, [r1], -r0
    3d04:	andeq	r7, r1, r8, asr #1
    3d08:	andeq	r0, r0, r0, lsl r2
    3d0c:	andeq	r5, r0, r4, asr r8
    3d10:	eorscs	fp, r0, #8, 10	; 0x2000000
    3d14:	tstcs	r1, r6, lsl #22
    3d18:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
    3d1c:	ldmdbpl	fp, {r1, r2, fp, lr}
    3d20:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3d24:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    3d28:	rscscc	pc, pc, pc, asr #32
    3d2c:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    3d30:	andeq	r7, r1, r6, ror r0
    3d34:	andeq	r0, r0, r0, lsl r2
    3d38:	andeq	r5, r0, ip, asr #16
    3d3c:	tstcs	r1, r8, lsl #24
    3d40:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    3d44:	strlt	r4, [r8, #-2568]	; 0xfffff5f8
    3d48:	strtmi	r4, [r0], -r3, lsl #12
    3d4c:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    3d50:			; <UNDEFINED> instruction: 0xf7fd6800
    3d54:			; <UNDEFINED> instruction: 0xf04feea6
    3d58:			; <UNDEFINED> instruction: 0xf7fd30ff
    3d5c:	svclt	0x0000ee28
    3d60:	andeq	r7, r1, lr, asr #32
    3d64:	andeq	r0, r0, r0, lsl r2
    3d68:	andeq	r5, r0, r2, asr r8
    3d6c:	strmi	r4, [fp], -r8, lsl #24
    3d70:	tstcs	r1, r8, lsl #26
    3d74:	bmi	214f6c <__assert_fail@plt+0x213338>
    3d78:	addlt	fp, r3, r0, lsl #10
    3d7c:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
    3d80:	stmdavs	r0!, {ip, pc}
    3d84:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3d88:	rscscc	pc, pc, pc, asr #32
    3d8c:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3d90:	andeq	r7, r1, ip, lsl r0
    3d94:	andeq	r0, r0, r0, lsl r2
    3d98:	andeq	r5, r0, r6, asr #16
    3d9c:	strmi	r4, [r3], -r9, lsl #24
    3da0:	strmi	r4, [lr], -r9, lsl #26
    3da4:	bmi	254f9c <__assert_fail@plt+0x253368>
    3da8:	strtmi	fp, [r0], -r0, lsl #10
    3dac:	addlt	r5, r3, r0, ror #18
    3db0:	tstcs	r1, sl, ror r4
    3db4:	stmdavs	r0, {r9, sl, ip, pc}
    3db8:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3dbc:	rscscc	pc, pc, pc, asr #32
    3dc0:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    3dc4:	andeq	r6, r1, ip, ror #31
    3dc8:	andeq	r0, r0, r0, lsl r2
    3dcc:	andeq	r5, r0, r8, lsr r8
    3dd0:	strmi	r4, [r3], -r9, lsl #24
    3dd4:	strmi	r4, [lr], -r9, lsl #26
    3dd8:	bmi	254fd0 <__assert_fail@plt+0x25339c>
    3ddc:	strtmi	fp, [r0], -r0, lsl #10
    3de0:	addlt	r5, r3, r0, ror #18
    3de4:	tstcs	r1, sl, ror r4
    3de8:	stmdavs	r0, {r9, sl, ip, pc}
    3dec:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3df0:	rscscc	pc, pc, pc, asr #32
    3df4:	ldcl	7, cr15, [sl, #1012]	; 0x3f4
    3df8:			; <UNDEFINED> instruction: 0x00016fb8
    3dfc:	andeq	r0, r0, r0, lsl r2
    3e00:	andeq	r5, r0, r8, lsr r8
    3e04:			; <UNDEFINED> instruction: 0x4603b538
    3e08:	tstcs	r1, r6, lsl #24
    3e0c:	ldrbtmi	r4, [ip], #-3334	; 0xfffff2fa
    3e10:	strtmi	r4, [r0], -r6, lsl #20
    3e14:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    3e18:			; <UNDEFINED> instruction: 0xf7fd6800
    3e1c:			; <UNDEFINED> instruction: 0xf04fee42
    3e20:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    3e24:	andeq	r6, r1, r2, lsl #31
    3e28:	andeq	r0, r0, r0, lsl r2
    3e2c:	andeq	r5, r0, lr, lsr r8
    3e30:			; <UNDEFINED> instruction: 0x4604b510
    3e34:	ldcl	7, cr15, [r2, #1012]	; 0x3f4
    3e38:	stmdale	r6, {r0, r1, r2, r3, fp, sp}
    3e3c:			; <UNDEFINED> instruction: 0xb1237823
    3e40:	pop	{r5, r9, sl, lr}
    3e44:			; <UNDEFINED> instruction: 0xf7ff4010
    3e48:			; <UNDEFINED> instruction: 0xf04fb90d
    3e4c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    3e50:	tstlt	fp, r3, lsl #16
    3e54:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e58:	rscscc	pc, pc, pc, asr #32
    3e5c:	svclt	0x00004770
    3e60:			; <UNDEFINED> instruction: 0x4606b570
    3e64:	strmi	r4, [sp], -r8, lsl #12
    3e68:			; <UNDEFINED> instruction: 0xffe2f7ff
    3e6c:	tstlt	r8, r4, lsl #12
    3e70:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3e74:	ldrtmi	r4, [r0], -r9, lsr #12
    3e78:			; <UNDEFINED> instruction: 0xf7fd2210
    3e7c:	strtmi	lr, [r0], -ip, ror #27
    3e80:	svclt	0x0000bd70
    3e84:			; <UNDEFINED> instruction: 0x4604b538
    3e88:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    3e8c:	stfned	f3, [ip, #-260]	; 0xfffffefc
    3e90:			; <UNDEFINED> instruction: 0xf7ff4620
    3e94:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3e98:	strtmi	fp, [r0], -ip, lsl #30
    3e9c:	ldclt	0, cr2, [r8, #-0]
    3ea0:	strtmi	r4, [r3], -r7, lsl #26
    3ea4:	tstcs	r1, r7, lsl #20
    3ea8:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
    3eac:			; <UNDEFINED> instruction: 0xf7fd6800
    3eb0:			; <UNDEFINED> instruction: 0x4620edf8
    3eb4:	blx	fed3fec2 <__assert_fail@plt+0xfed3e28e>
    3eb8:	strb	r4, [r9, r4, lsl #12]!
    3ebc:	andeq	r6, r1, r6, lsl #30
    3ec0:	andeq	r0, r0, r0, lsl r2
    3ec4:	andeq	r5, r0, r6, asr #15
    3ec8:	cmnlt	sl, r2, lsl #16
    3ecc:	stmdblt	fp!, {r0, r1, r3, fp, ip, sp, lr}
    3ed0:			; <UNDEFINED> instruction: 0xf811e006
    3ed4:			; <UNDEFINED> instruction: 0xf8103f01
    3ed8:	tstlt	fp, r1, lsl #30
    3edc:	smlalsle	r4, r8, sl, r2
    3ee0:	svclt	0x00181e10
    3ee4:	ldrbmi	r2, [r0, -r1]!
    3ee8:	ldrbmi	r2, [r0, -r1]!
    3eec:	ldrshne	fp, [r4, #-88]	; 0xffffffa8
    3ef0:	streq	pc, [r8, -r0, lsl #2]
    3ef4:	ldreq	pc, [pc, #-2]	; 3efa <__assert_fail@plt+0x22c6>
    3ef8:	streq	pc, [r8], -r1, lsl #2
    3efc:	adceq	sp, r2, r5
    3f00:			; <UNDEFINED> instruction: 0x46384631
    3f04:	mrrc	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    3f08:			; <UNDEFINED> instruction: 0xb17db990
    3f0c:	eorcs	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    3f10:	streq	pc, [r0, #-453]!	; 0xfffffe3b
    3f14:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    3f18:	mvnscc	pc, #79	; 0x4f
    3f1c:			; <UNDEFINED> instruction: 0xf505fa03
    3f20:	submi	fp, sl, sp, lsr #20
    3f24:	svclt	0x0014422a
    3f28:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    3f2c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    3f30:	ldrbcc	pc, [pc, #79]!	; 3f87 <__assert_fail@plt+0x2353>	; <UNPREDICTABLE>
    3f34:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    3f38:	blmi	61679c <__assert_fail@plt+0x614b68>
    3f3c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3f40:	ldmpl	r3, {r0, r2, r6, r7, ip, sp, pc}^
    3f44:	movtls	r6, #14363	; 0x381b
    3f48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f4c:	stmiahi	r2, {r0, r3, r5, r6, r7, r8, ip, sp, pc}^
    3f50:	cmnlt	sl, r4, lsl #12
    3f54:			; <UNDEFINED> instruction: 0x3004f9b0
    3f58:	vstrle	d2, [fp, #-0]
    3f5c:	strtmi	sl, [r8], -r1, lsl #26
    3f60:	mrc2	7, 2, pc, cr2, cr15, {7}
    3f64:			; <UNDEFINED> instruction: 0xf9b4b998
    3f68:	strtmi	r2, [r8], -r4
    3f6c:			; <UNDEFINED> instruction: 0xf7ff4621
    3f70:			; <UNDEFINED> instruction: 0xe000ffbd
    3f74:	bmi	28bf7c <__assert_fail@plt+0x28a348>
    3f78:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3f7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f80:	subsmi	r9, sl, r3, asr #22
    3f84:	sublt	sp, r5, r6, lsl #2
    3f88:			; <UNDEFINED> instruction: 0x4608bd30
    3f8c:			; <UNDEFINED> instruction: 0xf04fe7f3
    3f90:	udf	#783	; 0x30f
    3f94:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    3f98:	andeq	r6, r1, r4, asr lr
    3f9c:	strdeq	r0, [r0], -r8
    3fa0:	andeq	r6, r1, r6, lsl lr
    3fa4:	ldrblt	r4, [r0, #-2625]!	; 0xfffff5bf
    3fa8:	cfstrdmi	mvd4, [r1], {122}	; 0x7a
    3fac:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
    3fb0:	ldrbtmi	r4, [ip], #-2880	; 0xfffff4c0
    3fb4:			; <UNDEFINED> instruction: 0x462058d3
    3fb8:			; <UNDEFINED> instruction: 0xf8cd681b
    3fbc:			; <UNDEFINED> instruction: 0xf04f3414
    3fc0:			; <UNDEFINED> instruction: 0xf7fd0300
    3fc4:			; <UNDEFINED> instruction: 0xb320ecac
    3fc8:			; <UNDEFINED> instruction: 0xf7fd4620
    3fcc:	andcs	lr, sl, #168, 24	; 0xa800
    3fd0:			; <UNDEFINED> instruction: 0xf7fd2100
    3fd4:	strmi	lr, [r4], -r6, lsl #23
    3fd8:	bmi	df0700 <__assert_fail@plt+0xdeeacc>
    3fdc:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    3fe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3fe4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    3fe8:	cmple	ip, sl, asr r0
    3fec:			; <UNDEFINED> instruction: 0xf50d4620
    3ff0:	ldcllt	13, cr6, [r0, #-524]!	; 0xfffffdf4
    3ff4:	vadd.i8	d22, d4, d18
    3ff8:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
    3ffc:	addsmi	r0, sl, #1006632960	; 0x3c000000
    4000:	ldmdavs	r4!, {r0, r1, r3, r5, r8, ip, lr, pc}
    4004:			; <UNDEFINED> instruction: 0xf7fd4628
    4008:	stccs	13, cr14, [r0], {96}	; 0x60
    400c:	strbtcs	sp, [r4], #-485	; 0xfffffe1b
    4010:	stcmi	7, cr14, [sl], #-908	; 0xfffffc74
    4014:			; <UNDEFINED> instruction: 0x4620447c
    4018:	stc	7, cr15, [r0], {253}	; 0xfd
    401c:			; <UNDEFINED> instruction: 0x4620b310
    4020:			; <UNDEFINED> instruction: 0xf7fdac05
    4024:	bmi	9bf21c <__assert_fail@plt+0x9bd5e8>
    4028:	mvnscc	pc, r0, asr #4
    402c:			; <UNDEFINED> instruction: 0x4603447a
    4030:			; <UNDEFINED> instruction: 0xf7fd4620
    4034:	stmdbmi	r3!, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4038:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    403c:	stc	7, cr15, [r2, #1012]!	; 0x3f4
    4040:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4044:	stmdbmi	r0!, {r0, r1, r5, r6, r7, ip, lr, pc}
    4048:	stcge	14, cr10, [r3], {4}
    404c:			; <UNDEFINED> instruction: 0x46334479
    4050:			; <UNDEFINED> instruction: 0xf7fd4622
    4054:	stmdacs	r2, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    4058:	strtmi	sp, [r8], -ip, asr #1
    405c:			; <UNDEFINED> instruction: 0xf7fd2464
    4060:			; <UNDEFINED> instruction: 0xe7baed34
    4064:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    4068:			; <UNDEFINED> instruction: 0xf7fd4620
    406c:	orrlt	lr, r8, r8, asr ip
    4070:	ldcmi	6, cr4, [r7, #-128]	; 0xffffff80
    4074:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4078:	ldrbtmi	sl, [sp], #-3077	; 0xfffff3fb
    407c:	vhsub.s8	d18, d0, d1
    4080:	strls	r3, [r0, #-511]	; 0xfffffe01
    4084:	strtmi	r4, [r0], -r3, lsl #12
    4088:	vst2.8	{d25-d28}, [pc], r1
    408c:			; <UNDEFINED> instruction: 0xf7fd6380
    4090:	ldrb	lr, [r0, r6, asr #27]
    4094:	stcge	14, cr4, [r5], {15}
    4098:			; <UNDEFINED> instruction: 0x4625447e
    409c:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    40a0:	eorvc	ip, lr, pc, lsl #10
    40a4:			; <UNDEFINED> instruction: 0xf7fde7c7
    40a8:	svclt	0x0000eba2
    40ac:	andeq	r6, r1, r8, ror #27
    40b0:	andeq	r5, r0, sl, ror #13
    40b4:	strdeq	r0, [r0], -r8
    40b8:			; <UNDEFINED> instruction: 0x00016db2
    40bc:	andeq	r5, r0, ip, lsl #13
    40c0:	andeq	r5, r0, ip, lsr #23
    40c4:			; <UNDEFINED> instruction: 0x00005aba
    40c8:	andeq	r5, r0, r8, lsl #13
    40cc:	andeq	r4, r0, sl, lsl #28
    40d0:	andeq	r5, r0, r6, lsr r6
    40d4:	andeq	r5, r0, r8, lsr #12
    40d8:			; <UNDEFINED> instruction: 0xf7fd2002
    40dc:	svclt	0x0000bb93
    40e0:	mcrne	4, 4, fp, cr5, cr0, {1}
    40e4:			; <UNDEFINED> instruction: 0x461a4614
    40e8:	vldrcs	d9, [sl, #-8]
    40ec:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    40f0:	cdpeq	0, 1, cr15, cr2, cr5, {0}
    40f4:	movwcs	r0, #60942	; 0xee0e
    40f8:	cdpeq	14, 1, cr0, cr2, cr14, {0}
    40fc:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    4100:	vmlaeq.f64	d1, d14, d14
    4104:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    4108:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    410c:	ldmdami	r3, {r1, r2, r4}
    4110:	ldrbtmi	fp, [r8], #-3120	; 0xfffff3d0
    4114:			; <UNDEFINED> instruction: 0x46214770
    4118:			; <UNDEFINED> instruction: 0xf7fdbc30
    411c:			; <UNDEFINED> instruction: 0x4621bd39
    4120:	ldclt	0, cr2, [r0], #-112	; 0xffffff90
    4124:	ldclt	0, cr15, [r6], {2}
    4128:	strtmi	r9, [r0], -r2, lsl #6
    412c:			; <UNDEFINED> instruction: 0xf64f4613
    4130:	lfmlt	f7, 4, [r0], #-1020	; 0xfffffc04
    4134:	bllt	fea40140 <__assert_fail@plt+0xfea3e50c>
    4138:	stmdacs	r2, {r5, fp, pc}
    413c:	stmdacs	sl, {r1, r3, ip, lr, pc}
    4140:	stmdami	r7, {r0, r1, ip, lr, pc}
    4144:	ldrbtmi	fp, [r8], #-3120	; 0xfffff3d0
    4148:			; <UNDEFINED> instruction: 0xf1044770
    414c:	ldflts	f0, [r0], #-32	; 0xffffffe0
    4150:	ldclt	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4154:	ldclt	13, cr1, [r0], #-132	; 0xffffff7c
    4158:	ldclt	7, cr15, [sl, #-1012]	; 0xfffffc0c
    415c:	ldrdeq	r5, [r0], -r6
    4160:	andeq	r5, r0, r2, lsr #11
    4164:	addlt	fp, r2, r0, lsl r5
    4168:			; <UNDEFINED> instruction: 0xf44f4b04
    416c:	strls	r7, [r0], #-1152	; 0xfffffb80
    4170:			; <UNDEFINED> instruction: 0xf7ff447b
    4174:			; <UNDEFINED> instruction: 0xb002ffb5
    4178:	svclt	0x0000bd10
    417c:	andeq	r6, r1, r4, lsr #29
    4180:	ldrlt	r4, [r0, #-2329]	; 0xfffff6e7
    4184:			; <UNDEFINED> instruction: 0x46044479
    4188:	b	fe7c2184 <__assert_fail@plt+0xfe7c0550>
    418c:	ldmdbmi	r7, {r3, r4, r8, r9, ip, sp, pc}
    4190:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4194:	b	fe642190 <__assert_fail@plt+0xfe64055c>
    4198:	ldmdbmi	r5, {r3, r4, r6, r7, r8, ip, sp, pc}
    419c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41a0:	b	fe4c219c <__assert_fail@plt+0xfe4c0568>
    41a4:	ldmdbmi	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    41a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41ac:	b	fe3421a8 <__assert_fail@plt+0xfe340574>
    41b0:	ldmdbmi	r1, {r3, r4, r7, r8, ip, sp, pc}
    41b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41b8:	b	fe1c21b4 <__assert_fail@plt+0xfe1c0580>
    41bc:	stmdbmi	pc, {r3, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    41c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41c4:	b	fe0421c0 <__assert_fail@plt+0xfe04058c>
    41c8:	svclt	0x00142800
    41cc:	andcs	r2, r7, r0
    41d0:	andcs	fp, sl, r0, lsl sp
    41d4:	andcs	fp, r2, r0, lsl sp
    41d8:	andcs	fp, r4, r0, lsl sp
    41dc:	andscs	fp, r1, r0, lsl sp
    41e0:	andscs	fp, ip, r0, lsl sp
    41e4:	svclt	0x0000bd10
    41e8:	andeq	r5, r0, r8, ror #10
    41ec:	andeq	r5, r0, r2, ror #10
    41f0:	andeq	r5, r0, r2, lsl fp
    41f4:	andeq	r5, r0, r2, asr r5
    41f8:	andeq	r5, r0, sl, asr #10
    41fc:	andeq	r5, r0, r6, asr #10
    4200:	andle	r2, ip, r2, lsl #16
    4204:	andsle	r2, r0, sl, lsl #16
    4208:	andle	r2, fp, r1, lsl r8
    420c:	andle	r2, pc, r4, lsl #16
    4210:	andsle	r2, r0, ip, lsl r8
    4214:	andsle	r2, r1, r7, lsl #16
    4218:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    421c:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    4220:			; <UNDEFINED> instruction: 0x47704478
    4224:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4228:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    422c:			; <UNDEFINED> instruction: 0x47704478
    4230:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4234:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    4238:			; <UNDEFINED> instruction: 0x47704478
    423c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    4240:	svclt	0x00004770
    4244:	andeq	r5, r0, lr, asr #9
    4248:	andeq	r5, r0, ip, asr #9
    424c:	andeq	r5, r0, sl, lsl #21
    4250:	andeq	r5, r0, r8, asr #9
    4254:	andeq	r5, r0, sl, asr #9
    4258:	andeq	r5, r0, r8, asr #9
    425c:	andeq	r5, r0, sl, asr #9
    4260:	addlt	fp, r2, r0, ror r5
    4264:	ldrmi	r4, [r4], -sp, lsl #12
    4268:	blx	154226e <__assert_fail@plt+0x154063a>
    426c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    4270:	andlt	fp, r2, r8, lsl #18
    4274:	bmi	2f383c <__assert_fail@plt+0x2f1c08>
    4278:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    427c:	strtmi	fp, [r0], -ip, ror #2
    4280:			; <UNDEFINED> instruction: 0xffbef7ff
    4284:	bmi	215a98 <__assert_fail@plt+0x213e64>
    4288:	tstcs	r1, r0, lsr r6
    428c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    4290:	stc	7, cr15, [r6], {253}	; 0xfd
    4294:			; <UNDEFINED> instruction: 0xf7fd2001
    4298:	blmi	13f0c8 <__assert_fail@plt+0x13d494>
    429c:			; <UNDEFINED> instruction: 0xe7f2447b
    42a0:	andeq	r6, r1, r2, lsr #22
    42a4:	andeq	r0, r0, r0, lsl r2
    42a8:	andeq	r5, r0, lr, lsl #9
    42ac:	andeq	r5, r0, r4, ror r4
    42b0:	bcs	471878 <__assert_fail@plt+0x46fc44>
    42b4:	addlt	r4, r2, r5, lsl sp
    42b8:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    42bc:	ldrmi	sp, [r4], -r5
    42c0:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    42c4:	andlt	fp, r2, r8, ror #18
    42c8:	ldmdami	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    42cc:	bmi	455b00 <__assert_fail@plt+0x453ecc>
    42d0:	stmdapl	r8!, {r0, r8, sp}
    42d4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    42d8:	bl	ff8c22d4 <__assert_fail@plt+0xff8c06a0>
    42dc:			; <UNDEFINED> instruction: 0xf7fd2001
    42e0:	blmi	2ff080 <__assert_fail@plt+0x2fd44c>
    42e4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    42e8:	strtmi	fp, [r0], -ip, ror #2
    42ec:			; <UNDEFINED> instruction: 0xff88f7ff
    42f0:	bmi	255b04 <__assert_fail@plt+0x253ed0>
    42f4:	tstcs	r1, r8, lsr #12
    42f8:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    42fc:	bl	ff4422f8 <__assert_fail@plt+0xff4406c4>
    4300:			; <UNDEFINED> instruction: 0xf7fd2001
    4304:	blmi	17f05c <__assert_fail@plt+0x17d428>
    4308:			; <UNDEFINED> instruction: 0xe7f2447b
    430c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    4310:	andeq	r0, r0, r0, lsl r2
    4314:	andeq	r5, r0, ip, ror r4
    4318:	muleq	r0, lr, r4
    431c:	andeq	r5, r0, r8, lsl #8
    4320:	svcmi	0x00f0e92d
    4324:			; <UNDEFINED> instruction: 0xf8dfb087
    4328:	ldrmi	r8, [r5], -r8, lsl #3
    432c:	ldrdgt	pc, [r4, pc]
    4330:	ldrbtmi	r4, [r8], #1567	; 0x61f
    4334:			; <UNDEFINED> instruction: 0x460c9b10
    4338:			; <UNDEFINED> instruction: 0xf8584606
    433c:	movwls	r2, #12
    4340:	blcs	1e394 <__assert_fail@plt+0x1c760>
    4344:	stmdbcs	r0, {r0, r2, r3, r6, ip, lr, pc}
    4348:	cdpcs	13, 0, cr13, cr10, cr0, {2}
    434c:	addshi	pc, r6, r0
    4350:	strtmi	r1, [r3], r2, lsr #30
    4354:	strtmi	r4, [r3], -sl, lsr #8
    4358:	strls	r4, [r1], -sl, lsr #13
    435c:			; <UNDEFINED> instruction: 0xf64f6810
    4360:			; <UNDEFINED> instruction: 0xf6cf7101
    4364:	bmi	152076c <__assert_fail@plt+0x151eb38>
    4368:	smlatbgt	r0, r1, fp, pc	; <UNPREDICTABLE>
    436c:			; <UNDEFINED> instruction: 0xf021447a
    4370:	bl	307774 <__assert_fail@plt+0x305b40>
    4374:	bne	100c7c0 <__assert_fail@plt+0x100ab8c>
    4378:	smlabbls	r4, r1, r0, r0
    437c:			; <UNDEFINED> instruction: 0xf8d2440a
    4380:	andls	r2, r3, #0, 2
    4384:	eorsle	r2, ip, r0, lsl #20
    4388:			; <UNDEFINED> instruction: 0xf8cd4651
    438c:			; <UNDEFINED> instruction: 0xf8dd8014
    4390:	strtmi	r9, [r0], r4
    4394:			; <UNDEFINED> instruction: 0x4614469a
    4398:	stmdavs	r4!, {r0, sp, lr, pc}
    439c:	stmibhi	r3!, {r2, r5, r6, r8, r9, ip, sp, pc}^
    43a0:	mvnsle	r4, fp, asr #10
    43a4:	strmi	r8, [r2, #2400]	; 0x960
    43a8:			; <UNDEFINED> instruction: 0xf104d1f7
    43ac:			; <UNDEFINED> instruction: 0x465a0010
    43b0:			; <UNDEFINED> instruction: 0xf7fd9102
    43b4:	stmdbls	r2, {r2, r9, fp, sp, lr, pc}
    43b8:	mvnle	r2, r0, lsl #16
    43bc:	strbmi	r4, [r4], -r1, lsr #13
    43c0:	ldrdeq	pc, [r4], -r9
    43c4:	andlt	fp, r7, r8, ror #2
    43c8:	svchi	0x00f0e8bd
    43cc:	blx	fe5c23d0 <__assert_fail@plt+0xfe5c079c>
    43d0:	b	50bae8 <__assert_fail@plt+0x509eb4>
    43d4:	svclt	0x00380420
    43d8:	stmdacs	r7, {r2, r9, sl, lr}
    43dc:	strbteq	lr, [r4], #2639	; 0xa4f
    43e0:	blls	3b6b4 <__assert_fail@plt+0x39a80>
    43e4:	strtmi	r4, [r1], -sl, lsr #12
    43e8:	tstls	r0, #48, 12	; 0x3000000
    43ec:	andlt	r4, r7, fp, lsr r6
    43f0:	svcmi	0x00f0e8bd
    43f4:	mrclt	7, 3, APSR_nzcv, cr4, cr15, {7}
    43f8:			; <UNDEFINED> instruction: 0xf8dd4644
    43fc:			; <UNDEFINED> instruction: 0x46538014
    4400:	vst1.32	{d20-d22}, [pc], sl
    4404:	movwls	r7, #8328	; 0x2088
    4408:	b	fe542404 <__assert_fail@plt+0xfe5407d0>
    440c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4410:	blls	787b4 <__assert_fail@plt+0x76b80>
    4414:	andscc	r2, r0, r0, lsl #4
    4418:	stccs	8, cr15, [ip], {64}	; 0x40
    441c:			; <UNDEFINED> instruction: 0x465a4651
    4420:	stccc	8, cr15, [r2], {32}
    4424:			; <UNDEFINED> instruction: 0xf8209b02
    4428:			; <UNDEFINED> instruction: 0xf44f3c06
    442c:			; <UNDEFINED> instruction: 0xf7fd7380
    4430:	bmi	8becc0 <__assert_fail@plt+0x8bd08c>
    4434:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    4438:	streq	pc, [r4, #-2258]	; 0xfffff72e
    443c:	andcc	pc, r0, r9, asr #17
    4440:	andcc	r9, r1, r4, lsl #22
    4444:			; <UNDEFINED> instruction: 0xf8c22801
    4448:	ldrmi	r0, [r3], #-1284	; 0xfffffafc
    444c:	smlabtls	r0, r3, r8, pc	; <UNPREDICTABLE>
    4450:	blmi	6f8500 <__assert_fail@plt+0x6f68cc>
    4454:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4458:			; <UNDEFINED> instruction: 0xf7fd6818
    445c:	bls	7e9cc <__assert_fail@plt+0x7cd98>
    4460:			; <UNDEFINED> instruction: 0x46504659
    4464:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4468:	stmdavs	r0, {r3, r5, r8, ip, sp, pc}
    446c:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4470:	andeq	pc, r4, r9, asr #17
    4474:			; <UNDEFINED> instruction: 0xf8d9e7a6
    4478:	str	r0, [r3, r4]!
    447c:	blcs	1e530 <__assert_fail@plt+0x1c8fc>
    4480:	svcge	0x0066f47f
    4484:	blcs	1e638 <__assert_fail@plt+0x1ca04>
    4488:	svcge	0x0062f47f
    448c:			; <UNDEFINED> instruction: 0xf51368ab
    4490:			; <UNDEFINED> instruction: 0xf47f3f80
    4494:			; <UNDEFINED> instruction: 0xf105af5d
    4498:			; <UNDEFINED> instruction: 0xf04f0a0c
    449c:	andcs	r0, r2, #4, 22	; 0x1000
    44a0:	andls	r4, r1, #95420416	; 0x5b00000
    44a4:			; <UNDEFINED> instruction: 0xe7594652
    44a8:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44ac:	svclt	0x0000e7d1
    44b0:	andeq	r6, r1, lr, asr sl
    44b4:	andeq	r0, r0, r0, ror #4
    44b8:	andeq	r6, r1, r8, lsr #25
    44bc:	ldrdeq	r6, [r1], -lr
    44c0:	andeq	r0, r0, ip, asr #4
    44c4:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    44c8:	ldrbtmi	fp, [fp], #-130	; 0xffffff7e
    44cc:	strvc	pc, [r0], #1103	; 0x44f
    44d0:			; <UNDEFINED> instruction: 0x63a1f503
    44d4:			; <UNDEFINED> instruction: 0xf7ff9400
    44d8:	andlt	pc, r2, r3, lsr #30
    44dc:	svclt	0x0000bd10
    44e0:	andeq	r6, r1, sl, asr #22
    44e4:	svclt	0x00c82900
    44e8:	push	{r1, r8, r9, fp, sp}
    44ec:			; <UNDEFINED> instruction: 0x46924ff0
    44f0:	stcle	0, cr11, [r2, #-524]!	; 0xfffffdf4
    44f4:	ldrdlt	pc, [ip], #-143	; 0xffffff71
    44f8:	mcrne	8, 2, r1, cr6, cr7, {6}
    44fc:	ldrbtmi	r4, [fp], #1665	; 0x681
    4500:	ldrmi	r4, [r5], -r8, lsl #13
    4504:			; <UNDEFINED> instruction: 0xf8164634
    4508:	ldrbmi	ip, [fp], -r1, lsl #30
    450c:			; <UNDEFINED> instruction: 0xf04f4628
    4510:	strcc	r3, [r2, #-767]	; 0xfffffd01
    4514:			; <UNDEFINED> instruction: 0xf8cd2101
    4518:			; <UNDEFINED> instruction: 0xf7fdc000
    451c:	vstmiane	r3!, {s28-s147}
    4520:	bl	fe8cb318 <__assert_fail@plt+0xfe8c96e4>
    4524:	stccs	3, cr0, [r2], {9}
    4528:	strcs	fp, [r0], #-4044	; 0xfffff034
    452c:	strbmi	r2, [r3, #-1025]	; 0xfffffbff
    4530:			; <UNDEFINED> instruction: 0xf044bfa8
    4534:	cfstrscs	mvf0, [r0], {1}
    4538:	ldrbmi	sp, [r0], -r4, ror #1
    453c:	pop	{r0, r1, ip, sp, pc}
    4540:	svclt	0x00008ff0
    4544:	andeq	r5, r0, sl, asr #5
    4548:	svcmi	0x00f0e92d
    454c:	ldrmi	fp, [r1], r7, lsl #1
    4550:	movwls	r4, #2601	; 0xa29
    4554:	blmi	a55f84 <__assert_fail@plt+0xa54350>
    4558:	sxtab16mi	r4, r3, sl, ror #8
    455c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4560:			; <UNDEFINED> instruction: 0xf04f9305
    4564:			; <UNDEFINED> instruction: 0xf7fd0300
    4568:			; <UNDEFINED> instruction: 0xf010ea3a
    456c:			; <UNDEFINED> instruction: 0xd12d0501
    4570:	andls	pc, r4, sp, asr #17
    4574:	svceq	0x0000f1b9
    4578:			; <UNDEFINED> instruction: 0xf10ad035
    457c:	svcge	0x000438ff
    4580:	and	r4, ip, lr, lsr #12
    4584:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    4588:	strcc	fp, [r1, #-2819]	; 0xfffff4fd
    458c:	bleq	c09c0 <__assert_fail@plt+0xbed8c>
    4590:			; <UNDEFINED> instruction: 0xf808454d
    4594:	eorle	r0, r6, r1, lsl #30
    4598:			; <UNDEFINED> instruction: 0xf7fd4658
    459c:	stmdacs	r1, {r5, r9, fp, sp, lr, pc}
    45a0:	andcs	sp, r2, #32, 18	; 0x80000
    45a4:			; <UNDEFINED> instruction: 0x46384659
    45a8:	b	15425a4 <__assert_fail@plt+0x1540970>
    45ac:	andsvs	pc, r2, sp, lsl #17
    45b0:	b	8425ac <__assert_fail@plt+0x840978>
    45b4:	andscs	sl, r0, #49152	; 0xc000
    45b8:	andvs	r4, r6, r4, lsl #12
    45bc:			; <UNDEFINED> instruction: 0xf7fd4638
    45c0:	stmdavs	r3!, {r3, r9, fp, sp, lr, pc}
    45c4:	svclt	0x009828ff
    45c8:	sbcsle	r2, fp, r0, lsl #22
    45cc:	bmi	30c5d4 <__assert_fail@plt+0x30a9a0>
    45d0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    45d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    45d8:	subsmi	r9, sl, r5, lsl #22
    45dc:	andlt	sp, r7, sl, lsl #2
    45e0:	svchi	0x00f0e8bd
    45e4:	blls	299f0 <__assert_fail@plt+0x27dbc>
    45e8:	blcs	15f30 <__assert_fail@plt+0x142fc>
    45ec:	bls	789b0 <__assert_fail@plt+0x76d7c>
    45f0:			; <UNDEFINED> instruction: 0xe7ec601a
    45f4:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45f8:	andeq	r6, r1, r8, lsr r8
    45fc:	strdeq	r0, [r0], -r8
    4600:			; <UNDEFINED> instruction: 0x000167be
    4604:	vstmdble	r0!, {s4-s3}
    4608:	mcrne	5, 2, fp, cr13, cr0, {3}
    460c:	strbeq	lr, [r2], -r0, lsl #22
    4610:	and	r4, lr, r4, lsl #12
    4614:	strcc	r7, [r2], #-104	; 0xffffff98
    4618:	stceq	8, cr15, [r1], {20}
    461c:	mcr2	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4620:	blle	34e628 <__assert_fail@plt+0x34c9f4>
    4624:	svccc	0x0001f815
    4628:	b	1015100 <__assert_fail@plt+0x10134cc>
    462c:	eorvc	r0, r8, r3
    4630:	stmdavc	r0!, {r0, r3, ip, lr, pc}
    4634:	ldc2l	7, cr15, [lr, #1016]!	; 0x3f8
    4638:	b	13ce640 <__assert_fail@plt+0x13cca0c>
    463c:	ble	ffa48644 <__assert_fail@plt+0xffa46a10>
    4640:	rscscc	pc, pc, pc, asr #32
    4644:	andcs	fp, r0, r0, ror sp
    4648:	andcs	fp, r0, r0, ror sp
    464c:	svclt	0x00004770
    4650:	svcmi	0x00f0e92d
    4654:			; <UNDEFINED> instruction: 0xf8dfba44
    4658:	addlt	sl, r7, r4, ror r0
    465c:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4660:	ldrbtmi	fp, [sl], #676	; 0x2a4
    4664:	ldrbtmi	sl, [r9], #3588	; 0xe04
    4668:	bleq	5c0aa4 <__assert_fail@plt+0x5bee70>
    466c:			; <UNDEFINED> instruction: 0x46984617
    4670:	stmib	sp, {r8, sl, sp}^
    4674:	bl	fea04a8c <__assert_fail@plt+0xfea02e58>
    4678:	ldmdbne	r8!, {r0, r2, r8}^
    467c:	mvnscc	pc, #79	; 0x4f
    4680:			; <UNDEFINED> instruction: 0xf8cd2201
    4684:	strls	sl, [r1], #-8
    4688:	andls	pc, r0, sp, asr #17
    468c:	b	ff1c2688 <__assert_fail@plt+0xff1c0a54>
    4690:	strmi	r2, [r5], #-2048	; 0xfffff800
    4694:			; <UNDEFINED> instruction: 0xf836db16
    4698:	blt	19182a8 <__assert_fail@plt+0x1916674>
    469c:	adclt	r4, r4, #750780416	; 0x2cc00000
    46a0:	bmi	338e4c <__assert_fail@plt+0x337218>
    46a4:	smlatbeq	r5, r8, fp, lr
    46a8:			; <UNDEFINED> instruction: 0xf04f1978
    46ac:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    46b0:	andls	r9, r2, #16777216	; 0x1000000
    46b4:			; <UNDEFINED> instruction: 0xf8cd2201
    46b8:			; <UNDEFINED> instruction: 0xf7fd9000
    46bc:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
    46c0:	stmdbne	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    46c4:	pop	{r0, r1, r2, ip, sp, pc}
    46c8:	svclt	0x00008ff0
    46cc:	andeq	r5, r0, lr, ror #2
    46d0:	andeq	r5, r0, lr, ror #2
    46d4:	muleq	r0, lr, r6
    46d8:	mvnsmi	lr, #737280	; 0xb4000
    46dc:	andls	fp, r1, #131	; 0x83
    46e0:			; <UNDEFINED> instruction: 0x4605b359
    46e4:	ldrmi	r4, [r7], -lr, lsl #12
    46e8:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46ec:	ldrsbls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    46f0:	cdpcc	4, 0, cr4, cr1, cr14, {1}
    46f4:	ldrbtmi	r3, [r9], #3329	; 0xd01
    46f8:	and	r4, r6, r0, lsl #13
    46fc:	strbmi	r4, [r9], -r2, lsr #12
    4700:			; <UNDEFINED> instruction: 0xf7fd2001
    4704:	adcmi	lr, lr, #188, 18	; 0x2f0000
    4708:			; <UNDEFINED> instruction: 0xf815d017
    470c:	ldrtmi	r4, [r8], -r1, lsl #30
    4710:	ldrdcs	pc, [r0], -r8
    4714:	cmpeq	ip, #180, 2	; 0x2d	; <UNPREDICTABLE>
    4718:			; <UNDEFINED> instruction: 0xf8324621
    471c:	svclt	0x00182014
    4720:	b	4cd32c <__assert_fail@plt+0x4cb6f8>
    4724:	smlalle	r3, r9, r2, r3
    4728:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    472c:	mvnle	r2, r0, lsl #16
    4730:			; <UNDEFINED> instruction: 0xf7fd4620
    4734:	adcmi	lr, lr, #2260992	; 0x228000
    4738:	andlt	sp, r3, r7, ror #3
    473c:	mvnshi	lr, #12386304	; 0xbd0000
    4740:	andeq	r5, r0, r6, ror #1
    4744:	tstcs	r0, r4, lsr #20
    4748:	ldrblt	r4, [r0, #-2852]!	; 0xfffff4dc
    474c:	addslt	r4, r0, sl, ror r4
    4750:	stcge	6, cr4, [r3], {5}
    4754:			; <UNDEFINED> instruction: 0x462058d3
    4758:	movwls	r6, #63515	; 0xf81b
    475c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4760:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4764:			; <UNDEFINED> instruction: 0xf7fd4620
    4768:	bmi	77eb80 <__assert_fail@plt+0x77cf4c>
    476c:	ldrbtmi	r4, [sl], #-2333	; 0xfffff6e3
    4770:	ldmdavs	r4, {r1, r4, r6, fp, ip, lr}
    4774:	stfged	f3, [r5], {220}	; 0xdc
    4778:			; <UNDEFINED> instruction: 0x46034a1b
    477c:	ldrbtmi	r2, [sl], #-296	; 0xfffffed8
    4780:			; <UNDEFINED> instruction: 0xf7fd4620
    4784:	cdpls	8, 0, cr14, cr4, cr10, {7}
    4788:			; <UNDEFINED> instruction: 0x46234a18
    478c:	tstcs	r1, r8, lsr #12
    4790:			; <UNDEFINED> instruction: 0x9600447a
    4794:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4798:	blmi	416ff4 <__assert_fail@plt+0x4153c0>
    479c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47a0:	blls	3de810 <__assert_fail@plt+0x3dcbdc>
    47a4:	tstle	r4, sl, asr r0
    47a8:	andslt	r2, r0, r0
    47ac:			; <UNDEFINED> instruction: 0xf7fdbd70
    47b0:	strmi	lr, [r6], -r0, lsl #17
    47b4:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47b8:	tstcs	r1, r3, lsr r6
    47bc:			; <UNDEFINED> instruction: 0x46281832
    47c0:	stcmi	8, cr15, [r1], {2}
    47c4:	bmi	2eb7dc <__assert_fail@plt+0x2e9ba8>
    47c8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    47cc:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47d0:			; <UNDEFINED> instruction: 0xf7fde7e2
    47d4:	svclt	0x0000e80c
    47d8:	andeq	r6, r1, r4, asr #12
    47dc:	strdeq	r0, [r0], -r8
    47e0:	andeq	r6, r1, r2, lsr #12
    47e4:	andeq	r0, r0, ip, lsl r2
    47e8:	andeq	r5, r0, r6, rrx
    47ec:	andeq	r5, r0, r8, rrx
    47f0:	strdeq	r6, [r1], -r4
    47f4:	andeq	r5, r0, sl, lsr r0
    47f8:	mvnsmi	lr, sp, lsr #18
    47fc:	blmi	f70a64 <__assert_fail@plt+0xf6ee30>
    4800:	stmib	sp, {r1, r2, r9, sl, lr}^
    4804:	ldmdbmi	ip!, {r2, r8}
    4808:	ldrbtmi	r6, [r9], #-2388	; 0xfffff6ac
    480c:	stmiapl	fp, {r0, r2, r8, sl, fp, ip, pc}^
    4810:	tstls	r7, #1769472	; 0x1b0000
    4814:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4818:	stmdavs	r7!, {r2, r4, r7, r8, ip, sp, pc}^
    481c:			; <UNDEFINED> instruction: 0xf8d2b327
    4820:	stccs	0, cr4, [r0], {148}	; 0x94
    4824:			; <UNDEFINED> instruction: 0xf001d046
    4828:			; <UNDEFINED> instruction: 0x4604fc1f
    482c:	bmi	cf14b4 <__assert_fail@plt+0xcef880>
    4830:	mrscs	r2, LR_und
    4834:	ldrbtmi	r2, [sl], #-2
    4838:	ldrmi	r9, [ip], -r0, lsl #14
    483c:	ldc2l	0, cr15, [lr], #-4
    4840:	ldrtmi	r4, [r3], -pc, lsr #20
    4844:	andcs	r2, r4, r0, lsl #2
    4848:	strls	r4, [r0, #-1146]	; 0xfffffb86
    484c:	cdp2	0, 4, cr15, cr14, cr1, {0}
    4850:	blmi	a17108 <__assert_fail@plt+0xa154d4>
    4854:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4858:	blls	5de8c8 <__assert_fail@plt+0x5dcc94>
    485c:	qdaddle	r4, sl, r7
    4860:	andslt	r4, r8, r0, lsr #12
    4864:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4868:	blx	fffc0876 <__assert_fail@plt+0xfffbec42>
    486c:			; <UNDEFINED> instruction: 0xf8dfb9c0
    4870:			; <UNDEFINED> instruction: 0x46048098
    4874:	strd	r4, [r6], -r8
    4878:			; <UNDEFINED> instruction: 0xf0004638
    487c:	pkhtbmi	pc, r0, r1, asr #29	; <UNPREDICTABLE>
    4880:	svceq	0x0000f1b8
    4884:	bmi	878bfc <__assert_fail@plt+0x876fc8>
    4888:	movtcs	sl, #2055	; 0x807
    488c:	stmdapl	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4890:			; <UNDEFINED> instruction: 0x4619447a
    4894:	andcs	r9, r1, #0, 4
    4898:			; <UNDEFINED> instruction: 0xf7fd4605
    489c:	strb	lr, [pc, r0, asr #19]
    48a0:			; <UNDEFINED> instruction: 0x463b4a1b
    48a4:	andcs	r2, r2, r6, lsl #2
    48a8:	smlsdxls	r0, sl, r4, r4
    48ac:			; <UNDEFINED> instruction: 0xf001463c
    48b0:			; <UNDEFINED> instruction: 0xe7c5ff75
    48b4:			; <UNDEFINED> instruction: 0xf0004638
    48b8:	strmi	pc, [r0], r9, asr #29
    48bc:	blx	ff5408ca <__assert_fail@plt+0xff53ec96>
    48c0:			; <UNDEFINED> instruction: 0x4638b930
    48c4:			; <UNDEFINED> instruction: 0xff22f000
    48c8:			; <UNDEFINED> instruction: 0xf00443c4
    48cc:	ldrb	r0, [r7, r1, lsl #8]
    48d0:			; <UNDEFINED> instruction: 0x46234a10
    48d4:	andcs	r2, r2, r6, lsl #2
    48d8:			; <UNDEFINED> instruction: 0xf8cd447a
    48dc:			; <UNDEFINED> instruction: 0xf0018000
    48e0:	ldrtmi	pc, [r8], -r5, lsl #28	; <UNPREDICTABLE>
    48e4:			; <UNDEFINED> instruction: 0xff12f000
    48e8:			; <UNDEFINED> instruction: 0xf00043c0
    48ec:	str	r0, [r7, r1, lsl #8]!
    48f0:	svc	0x007cf7fc
    48f4:	strdeq	r0, [r0], -r8
    48f8:	andeq	r6, r1, r6, lsl #11
    48fc:	andeq	r4, r0, lr, ror #31
    4900:	strdeq	r4, [r0], -r0
    4904:	andeq	r6, r1, ip, lsr r5
    4908:	andeq	r4, r0, r8, lsr #31
    490c:	andeq	r4, r0, r0, lsr #31
    4910:	andeq	r5, r0, r8, lsl #8
    4914:	ldrdeq	r5, [r0], -r8
    4918:	svcmi	0x00f0e92d
    491c:	stc	6, cr4, [sp, #-76]!	; 0xffffffb4
    4920:	ldrmi	r8, [r2], r2, lsl #22
    4924:	andcs	r4, sl, #4800	; 0x12c0
    4928:	strmi	r4, [r7], -fp, asr #24
    492c:	addlt	r4, r9, sp, ror r4
    4930:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    4934:			; <UNDEFINED> instruction: 0xf04f9407
    4938:	tstls	r2, r0, lsl #8
    493c:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    4940:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    4944:	ldrmi	r9, [sl], -r3, lsl #6
    4948:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    494c:	blmi	113b6ac <__assert_fail@plt+0x1139a78>
    4950:	ldmdavs	ip!, {r0, r1, r5, r8, sp}
    4954:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4958:			; <UNDEFINED> instruction: 0xf8d94620
    495c:	movwcc	r3, #4096	; 0x1000
    4960:	andcc	pc, r0, r9, asr #17
    4964:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4968:	movwcs	fp, #272	; 0x110
    496c:	ldmdavs	ip!, {r0, r1, ip, sp, lr}
    4970:	ldrsbtlt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    4974:	strcs	sl, [r0], -r6, lsl #22
    4978:	ldrbtmi	r4, [fp], #1568	; 0x620
    497c:	bcc	4401a4 <__assert_fail@plt+0x43e570>
    4980:	mrc	0, 0, lr, cr8, cr6, {1}
    4984:	stmdage	r5, {r4, r9, fp, ip}
    4988:	andcs	r4, sl, #87031808	; 0x5300000
    498c:	strvs	lr, [r5], -sp, asr #19
    4990:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4994:	blle	fcc1ac <__assert_fail@plt+0xfca578>
    4998:	ldrdcc	pc, [r0], -r9
    499c:	movwcc	r2, #4387	; 0x1123
    49a0:	andcc	pc, r0, r9, asr #17
    49a4:	stcls	0, cr7, [r5, #-184]	; 0xffffff48
    49a8:			; <UNDEFINED> instruction: 0xf7fd4628
    49ac:	tstlt	r8, lr, lsl r8
    49b0:	stcls	0, cr7, [r5, #-24]	; 0xffffffe8
    49b4:			; <UNDEFINED> instruction: 0x4618683b
    49b8:			; <UNDEFINED> instruction: 0xf7fd9301
    49bc:			; <UNDEFINED> instruction: 0x4601e810
    49c0:	strmi	r4, [sp], -r8, lsr #12
    49c4:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49c8:	stmdane	r9!, {r0, r8, r9, fp, ip, pc}
    49cc:	blls	96234 <__assert_fail@plt+0x94600>
    49d0:	andsvs	r3, r9, r1, lsl #2
    49d4:	svc	0x0024f7fc
    49d8:	eorsvs	r4, r8, r5, lsl #12
    49dc:	stmdbls	r5, {r6, r8, r9, ip, sp, pc}
    49e0:			; <UNDEFINED> instruction: 0xf7fc3c02
    49e4:	stmdals	r5, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    49e8:	mcr	7, 5, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    49ec:	strtmi	r6, [r0], #2104	; 0x838
    49f0:			; <UNDEFINED> instruction: 0xf7fc4659
    49f4:			; <UNDEFINED> instruction: 0x4605ee58
    49f8:	bicle	r2, r2, r0, lsl #16
    49fc:	blmi	59726c <__assert_fail@plt+0x595638>
    4a00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a04:	blls	1dea74 <__assert_fail@plt+0x1dce40>
    4a08:	qsuble	r4, sl, r0
    4a0c:	andlt	r4, r9, r0, asr #12
    4a10:	blhi	bfd0c <__assert_fail@plt+0xbe0d8>
    4a14:	svchi	0x00f0e8bd
    4a18:	blmi	5164a0 <__assert_fail@plt+0x51486c>
    4a1c:	andscs	r9, sl, #768	; 0x300
    4a20:	tstcs	r1, r3, lsl r8
    4a24:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    4a28:			; <UNDEFINED> instruction: 0xf7fc681b
    4a2c:			; <UNDEFINED> instruction: 0xe7e5ef30
    4a30:	andcs	r9, lr, #768	; 0x300
    4a34:	tstcs	r1, sp, lsl #22
    4a38:			; <UNDEFINED> instruction: 0xf04f480e
    4a3c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    4a40:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4a44:	svc	0x0022f7fc
    4a48:	andsvs	r9, sp, r2, lsl #22
    4a4c:			; <UNDEFINED> instruction: 0xf7fce7d6
    4a50:	svclt	0x0000eece
    4a54:	andeq	r6, r1, r4, ror #8
    4a58:	strdeq	r0, [r0], -r8
    4a5c:	andeq	r6, r1, lr, asr #8
    4a60:	andeq	r0, r0, r0, lsl #4
    4a64:	strdeq	r4, [r0], -r2
    4a68:	muleq	r1, r0, r3
    4a6c:	andeq	r0, r0, r0, lsl r2
    4a70:	andeq	r4, r0, sl, lsl lr
    4a74:	andeq	r4, r0, ip, lsl lr
    4a78:	svcmi	0x00f0e92d
    4a7c:	stmdavc	r3, {r0, r3, r7, r9, sl, lr}
    4a80:	stmdbmi	fp!, {r0, r1, r7, ip, sp, pc}
    4a84:	tstls	r1, r9, ror r4
    4a88:	eorsle	r2, ip, r0, lsl #22
    4a8c:			; <UNDEFINED> instruction: 0xf04f4d29
    4a90:	vnmlsne.f64	d16, d6, d0
    4a94:	streq	pc, [r4, -r9, lsr #3]
    4a98:			; <UNDEFINED> instruction: 0x4604447d
    4a9c:	ldrbmi	r3, [r8], ip, ror #10
    4aa0:			; <UNDEFINED> instruction: 0xf10ae00c
    4aa4:			; <UNDEFINED> instruction: 0xf8470001
    4aa8:			; <UNDEFINED> instruction: 0xf7fc002b
    4aac:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4ab0:			; <UNDEFINED> instruction: 0x4604d038
    4ab4:	blhi	82acc <__assert_fail@plt+0x80e98>
    4ab8:	bicslt	r7, fp, r3, asr #16
    4abc:	strtmi	r4, [r0], -r9, lsr #12
    4ac0:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ac4:	bl	11bb50 <__assert_fail@plt+0x119f1c>
    4ac8:	orrslt	r0, r9, r0, lsl #20
    4acc:	cfldr32le	mvfx4, [ip, #-376]	; 0xfffffe88
    4ad0:	svclt	0x00182922
    4ad4:			; <UNDEFINED> instruction: 0xf10b2927
    4ad8:	rscle	r0, r2, r1, lsl #22
    4adc:	ldrbmi	r4, [r0], -r9, lsr #12
    4ae0:	eorge	pc, fp, r7, asr #16
    4ae4:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4ae8:	ldrbmi	r4, [r0], #-1538	; 0xfffff9fe
    4aec:	andcc	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
    4af0:	bicsle	r2, lr, r0, lsl #22
    4af4:	stmibeq	fp, {r0, r3, r8, r9, fp, sp, lr, pc}
    4af8:	movwcs	r4, #1624	; 0x658
    4afc:	andcc	pc, r0, r9, asr #17
    4b00:	pop	{r0, r1, ip, sp, pc}
    4b04:			; <UNDEFINED> instruction: 0x469b8ff0
    4b08:	stmdami	fp, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4b0c:	blmi	2cd38c <__assert_fail@plt+0x2cb758>
    4b10:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4b14:	stmiapl	r3!, {r0, sl, fp, ip, pc}^
    4b18:			; <UNDEFINED> instruction: 0xf7fc681b
    4b1c:			; <UNDEFINED> instruction: 0x2001eeb8
    4b20:	svc	0x0044f7fc
    4b24:	andscs	r4, fp, #393216	; 0x60000
    4b28:	tstcs	r1, r4, lsl #22
    4b2c:			; <UNDEFINED> instruction: 0xe7f14478
    4b30:	andeq	r6, r1, ip, lsl #6
    4b34:	andeq	r4, r0, r4, lsl #29
    4b38:	andeq	r4, r0, lr, asr sp
    4b3c:	andeq	r0, r0, r0, lsl r2
    4b40:	andeq	r4, r0, r4, ror #26
    4b44:	addlt	fp, r4, r0, ror r5
    4b48:			; <UNDEFINED> instruction: 0x46054c15
    4b4c:	stmdage	r2, {r0, r2, r4, r9, fp, lr}
    4b50:	stmdbvs	fp, {r2, r3, r4, r5, r6, sl, lr}
    4b54:	stmiapl	r2!, {r1, r2, r3, r6, r8, fp, sp, lr}
    4b58:	andls	r6, r3, #1179648	; 0x120000
    4b5c:	andeq	pc, r0, #79	; 0x4f
    4b60:			; <UNDEFINED> instruction: 0xf7fc9302
    4b64:			; <UNDEFINED> instruction: 0xf7fcef06
    4b68:	strmi	lr, [r4], -r4, lsr #29
    4b6c:	svc	0x0036f7fc
    4b70:	strtmi	r2, [r3], -r0, lsl #2
    4b74:	strtmi	r1, [r8], -r2, lsr #16
    4b78:	stcne	8, cr15, [r1], {2}
    4b7c:	bmi	28cf88 <__assert_fail@plt+0x28b354>
    4b80:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    4b84:	svc	0x008cf7fc
    4b88:	blmi	1973b0 <__assert_fail@plt+0x19577c>
    4b8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b90:	blls	dec00 <__assert_fail@plt+0xdcfcc>
    4b94:	qaddle	r4, sl, r1
    4b98:	ldcllt	0, cr11, [r0, #-16]!
    4b9c:	mcr	7, 1, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4ba0:	andeq	r6, r1, r0, asr #4
    4ba4:	strdeq	r0, [r0], -r8
    4ba8:	andeq	r4, r0, sl, lsr #26
    4bac:	andeq	r6, r1, r4, lsl #4
    4bb0:	addlt	fp, r2, r0, lsl r5
    4bb4:	strmi	r4, [ip], -r6, lsl #22
    4bb8:			; <UNDEFINED> instruction: 0xf04f9000
    4bbc:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4bc0:	tstcs	r1, r8, lsl #12
    4bc4:	svc	0x0022f7fc
    4bc8:	andlt	r4, r2, r0, lsr #12
    4bcc:	svclt	0x0000bd10
    4bd0:	andeq	r4, r0, r2, ror r3
    4bd4:	blmi	95746c <__assert_fail@plt+0x955838>
    4bd8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4bdc:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    4be0:	strmi	fp, [r8], -r3, lsl #1
    4be4:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    4be8:			; <UNDEFINED> instruction: 0xf04f9301
    4bec:			; <UNDEFINED> instruction: 0xf7fc0300
    4bf0:	ldmdacs	r7, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4bf4:			; <UNDEFINED> instruction: 0xf104d12a
    4bf8:			; <UNDEFINED> instruction: 0x46230115
    4bfc:	bcs	ea2e6c <__assert_fail@plt+0xea1238>
    4c00:	movwcc	sp, #12580	; 0x3124
    4c04:	mvnsle	r4, fp, lsl #5
    4c08:	strbtmi	r3, [pc], -r2, lsl #8
    4c0c:	andcs	r2, r0, #56, 10	; 0xe000000
    4c10:	stmib	r6, {r8, r9, sp}^
    4c14:	andscs	r2, r0, #0, 6
    4c18:	ldrtmi	r1, [r9], -r0, lsr #29
    4c1c:	mrc	7, 6, APSR_nzcv, cr8, cr12, {7}
    4c20:	ldmcs	pc!, {r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    4c24:	adcmi	fp, r3, #152, 30	; 0x260
    4c28:	andcs	fp, r1, #20, 30	; 0x50
    4c2c:	mrsle	r2, SP_fiq
    4c30:	vpmax.u8	d15, d5, d0
    4c34:	ldmdavs	r1!, {r3, r8, sl, fp, ip, sp}
    4c38:	svceq	0x0008f115
    4c3c:	streq	pc, [r3], #-260	; 0xfffffefc
    4c40:	movweq	lr, #6723	; 0x1a43
    4c44:	mvnle	r6, r3, lsr r0
    4c48:	and	r4, r1, r0, lsl r6
    4c4c:	rscscc	pc, pc, pc, asr #32
    4c50:	blmi	197474 <__assert_fail@plt+0x195840>
    4c54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c58:	blls	5ecc8 <__assert_fail@plt+0x5d094>
    4c5c:	qaddle	r4, sl, r1
    4c60:	ldcllt	0, cr11, [r0, #12]!
    4c64:	stcl	7, cr15, [r2, #1008]	; 0x3f0
    4c68:			; <UNDEFINED> instruction: 0x000161b8
    4c6c:	strdeq	r0, [r0], -r8
    4c70:	andeq	r6, r1, ip, lsr r1
    4c74:	tstle	r4, r5, lsl #16
    4c78:	andle	r2, r4, r0, lsl #19
    4c7c:	svclt	0x00082981
    4c80:	strmi	r2, [r8], -sl, lsl #2
    4c84:	tstcs	r2, r0, ror r7
    4c88:	svclt	0x0000e7fb
    4c8c:	blmi	12d75bc <__assert_fail@plt+0x12d5988>
    4c90:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4c94:	lfmpl	f7, 1, [r4, #-692]	; 0xfffffd4c
    4c98:			; <UNDEFINED> instruction: 0x460458d3
    4c9c:			; <UNDEFINED> instruction: 0xf8cd681b
    4ca0:			; <UNDEFINED> instruction: 0xf04f350c
    4ca4:	stclvs	3, cr0, [fp]
    4ca8:			; <UNDEFINED> instruction: 0xf833b323
    4cac:	vstrcc	d5, [r4, #-16]
    4cb0:	stcle	13, cr2, [lr], {191}	; 0xbf
    4cb4:	sbceq	pc, r0, #1073741873	; 0x40000031
    4cb8:	strtmi	r2, [r8], #-256	; 0xffffff00
    4cbc:			; <UNDEFINED> instruction: 0xf7fc9301
    4cc0:	blls	807c0 <__assert_fail@plt+0x7eb8c>
    4cc4:	strtmi	r4, [r0], -sl, lsr #12
    4cc8:			; <UNDEFINED> instruction: 0xf7fc4619
    4ccc:	sbccs	lr, r0, r4, asr sp
    4cd0:	ldrmi	lr, [r9], -r4
    4cd4:			; <UNDEFINED> instruction: 0xf7fc22c0
    4cd8:	sbccs	lr, r0, lr, asr #26
    4cdc:	blmi	dd75c4 <__assert_fail@plt+0xdd5990>
    4ce0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ce4:			; <UNDEFINED> instruction: 0xf8dd681a
    4ce8:	subsmi	r3, sl, ip, lsl #10
    4cec:	vand	<illegal reg q6.5>, <illegal reg q6.5>, q2
    4cf0:	ldcllt	13, cr5, [r0, #80]!	; 0x50
    4cf4:	biclt	r6, r6, lr, asr #19
    4cf8:	blvc	142dd8 <__assert_fail@plt+0x1411a4>
    4cfc:	svccs	0x005f3f04
    4d00:	stcge	13, cr13, [r2, #-304]	; 0xfffffed0
    4d04:	rsbcs	r4, r0, #51380224	; 0x3100000
    4d08:			; <UNDEFINED> instruction: 0xf7fc4628
    4d0c:			; <UNDEFINED> instruction: 0xf104ed34
    4d10:	strtmi	r0, [r8], -r0, asr #3
    4d14:			; <UNDEFINED> instruction: 0xf8502200
    4d18:			; <UNDEFINED> instruction: 0xf8443b04
    4d1c:	addmi	r3, ip, #8, 22	; 0x2000
    4d20:	stccs	8, cr15, [r4], {68}	; 0x44
    4d24:	strdcs	sp, [r0], #-23	; 0xffffffe9	; <UNPREDICTABLE>
    4d28:	blvs	2bec90 <__assert_fail@plt+0x2bd05c>
    4d2c:			; <UNDEFINED> instruction: 0xf832b38a
    4d30:	vldrge	d3, [sl, #-16]
    4d34:	orrsvc	pc, r4, pc, asr #8
    4d38:	blcc	1165e0 <__assert_fail@plt+0x1149ac>
    4d3c:	cdp2	0, 1, cr15, cr2, cr3, {0}
    4d40:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    4d44:	sbccs	sp, r0, #195	; 0xc3
    4d48:			; <UNDEFINED> instruction: 0x46204631
    4d4c:	mrc	7, 3, APSR_nzcv, cr6, cr12, {7}
    4d50:	movwcs	lr, #14805	; 0x39d5
    4d54:	movwcs	lr, #2500	; 0x9c4
    4d58:	movwcs	lr, #22997	; 0x59d5
    4d5c:	movwcs	lr, #18884	; 0x49c4
    4d60:	movwcs	lr, #47573	; 0xb9d5
    4d64:	movwcs	lr, #10692	; 0x29c4
    4d68:	movwcs	lr, #55765	; 0xd9d5
    4d6c:	movwcs	lr, #27076	; 0x69c4
    4d70:	tstcs	fp, #3489792	; 0x354000
    4d74:	movwcs	lr, #35268	; 0x89c4
    4d78:	tstcs	sp, #3489792	; 0x354000
    4d7c:	movwcs	lr, #43460	; 0xa9c4
    4d80:			; <UNDEFINED> instruction: 0x232fe9d5
    4d84:	tstcs	r0, #196, 18	; 0x310000
    4d88:	teqcs	pc, #3489792	; 0x354000
    4d8c:	tstcs	sl, #196, 18	; 0x310000
    4d90:			; <UNDEFINED> instruction: 0xf04fe79d
    4d94:			; <UNDEFINED> instruction: 0xe7a130ff
    4d98:	stc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    4d9c:			; <UNDEFINED> instruction: 0xf1c7ad02
    4da0:	ldrmi	r0, [r9], -r0, ror #4
    4da4:			; <UNDEFINED> instruction: 0xf7fc19e8
    4da8:	ldrtmi	lr, [sl], -sl, asr #28
    4dac:			; <UNDEFINED> instruction: 0x46284631
    4db0:	stcl	7, cr15, [r0], #1008	; 0x3f0
    4db4:	svclt	0x0000e7ab
    4db8:	andeq	r6, r1, r0, lsl #2
    4dbc:	strdeq	r0, [r0], -r8
    4dc0:	strheq	r6, [r1], -r0
    4dc4:	blmi	717638 <__assert_fail@plt+0x715a04>
    4dc8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4dcc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    4dd0:	movwls	r6, #6171	; 0x181b
    4dd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4dd8:	stc	7, cr15, [r6], #1008	; 0x3f0
    4ddc:	bmi	5f3304 <__assert_fail@plt+0x5f16d0>
    4de0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    4de4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4de8:	subsmi	r9, sl, r1, lsl #22
    4dec:	andlt	sp, r2, sp, lsl r1
    4df0:			; <UNDEFINED> instruction: 0xf7fcbd10
    4df4:	stmdacs	r0, {r1, r5, r8, sl, fp, sp, lr, pc}
    4df8:			; <UNDEFINED> instruction: 0xf7fcd0f1
    4dfc:	strmi	lr, [r4], -r2, lsl #28
    4e00:	strbtmi	fp, [fp], -r8, lsr #3
    4e04:	tstcs	ip, r2, lsl #4
    4e08:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    4e0c:	blls	333f4 <__assert_fail@plt+0x317c0>
    4e10:			; <UNDEFINED> instruction: 0x4620b93b
    4e14:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4e18:	strtmi	fp, [r0], -r8, asr #18
    4e1c:	stc	7, cr15, [r4, #1008]	; 0x3f0
    4e20:	strtmi	fp, [r0], -r8, lsr #18
    4e24:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4e28:			; <UNDEFINED> instruction: 0xf7fce7d9
    4e2c:	andcs	lr, r1, r0, ror #25
    4e30:	ldc	7, cr15, [ip, #1008]!	; 0x3f0
    4e34:	andeq	r5, r1, r8, asr #31
    4e38:	strdeq	r0, [r0], -r8
    4e3c:	andeq	r5, r1, lr, lsr #31
    4e40:			; <UNDEFINED> instruction: 0x460cb570
    4e44:	blhi	c0300 <__assert_fail@plt+0xbe6cc>
    4e48:	bmi	ed6668 <__assert_fail@plt+0xed4a34>
    4e4c:	blmi	ed66d4 <__assert_fail@plt+0xed4aa0>
    4e50:	addlt	r4, r2, sl, ror r4
    4e54:			; <UNDEFINED> instruction: 0x466958d3
    4e58:	movwls	r6, #6171	; 0x181b
    4e5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e60:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    4e64:	adcmi	r9, r5, #0, 26
    4e68:	stmdavc	fp!, {r1, r2, r3, r6, ip, lr, pc}
    4e6c:	blhi	1040934 <__assert_fail@plt+0x103ed00>
    4e70:			; <UNDEFINED> instruction: 0xeebcb983
    4e74:	andcs	r8, r0, r8, asr #23
    4e78:	bhi	40498 <__assert_fail@plt+0x3e864>
    4e7c:	blmi	bd7744 <__assert_fail@plt+0xbd5b10>
    4e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e84:	blls	5eef4 <__assert_fail@plt+0x5d2c0>
    4e88:	qdaddle	r4, sl, sl
    4e8c:	ldc	0, cr11, [sp], #8
    4e90:	vldmdblt	r0!, {d24}
    4e94:	strtmi	r4, [r8], -fp, lsr #18
    4e98:			; <UNDEFINED> instruction: 0xf7fc4479
    4e9c:	stmdacs	r0, {r3, r6, r7, sl, fp, sp, lr, pc}
    4ea0:	stmdbmi	r9!, {r0, r2, r4, r5, ip, lr, pc}
    4ea4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4ea8:	stcl	7, cr15, [r0], {252}	; 0xfc
    4eac:	stmdbmi	r7!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    4eb0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4eb4:	ldc	7, cr15, [sl], #1008	; 0x3f0
    4eb8:	stmdbmi	r5!, {r3, r6, r8, r9, ip, sp, pc}
    4ebc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4ec0:	ldc	7, cr15, [r4], #1008	; 0x3f0
    4ec4:	stmdbmi	r3!, {r6, r8, r9, ip, sp, pc}
    4ec8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4ecc:	stc	7, cr15, [lr], #1008	; 0x3f0
    4ed0:	stmdbmi	r1!, {r4, r8, r9, ip, sp, pc}
    4ed4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4ed8:	stc	7, cr15, [r8], #1008	; 0x3f0
    4edc:	ldmdbmi	pc, {r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    4ee0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4ee4:	stc	7, cr15, [r2], #1008	; 0x3f0
    4ee8:	sbcle	r2, r2, r0, lsl #16
    4eec:			; <UNDEFINED> instruction: 0x4628491c
    4ef0:			; <UNDEFINED> instruction: 0xf7fc4479
    4ef4:	stmdacs	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    4ef8:	ldmdbmi	sl, {r0, r1, r3, r4, r5, r7, ip, lr, pc}
    4efc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4f00:	ldc	7, cr15, [r4], {252}	; 0xfc
    4f04:	adcsle	r2, r4, r0, lsl #16
    4f08:	rscscc	pc, pc, pc, asr #32
    4f0c:	ldc	7, cr14, [pc, #728]	; 51ec <__assert_fail@plt+0x35b8>
    4f10:	vmul.f64	d7, d8, d6
    4f14:	str	r8, [ip, r7, lsl #22]!
    4f18:	blvc	18059c <__assert_fail@plt+0x17e968>
    4f1c:	blhi	2007c4 <__assert_fail@plt+0x1feb90>
    4f20:			; <UNDEFINED> instruction: 0xf7fce7a7
    4f24:	svclt	0x0000ec64
    4f28:	andeq	r0, r0, r0
    4f2c:	smlawbmi	lr, r0, r4, r8
    4f30:	andeq	r0, r0, r0
    4f34:	addmi	r4, pc, r0
    4f38:	andeq	r5, r1, r0, asr #30
    4f3c:	strdeq	r0, [r0], -r8
    4f40:	andeq	r5, r1, r0, lsl pc
    4f44:	andeq	r4, r0, ip, asr r6
    4f48:	andeq	r4, r0, r6, ror #12
    4f4c:	andeq	r4, r0, lr, asr r6
    4f50:	andeq	r4, r0, r2, lsr #20
    4f54:	andeq	r4, r0, lr, asr #12
    4f58:	andeq	r4, r0, sl, asr #12
    4f5c:	andeq	r4, r0, lr, lsr #20
    4f60:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4f64:	andeq	r4, r0, lr, asr #19
    4f68:	teqcs	pc, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    4f6c:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    4f70:	beq	fe440794 <__assert_fail@plt+0xfe43eb60>
    4f74:	ldrlt	r4, [r0, #-664]!	; 0xfffffd68
    4f78:	blvc	1a00a60 <__assert_fail@plt+0x19fee2c>
    4f7c:	strmi	fp, [ip], -r5, lsl #1
    4f80:			; <UNDEFINED> instruction: 0xf5b0d823
    4f84:	tstle	r2, #488	; 0x1e8
    4f88:			; <UNDEFINED> instruction: 0xf04f4d17
    4f8c:	ldc	3, cr3, [pc, #1020]	; 5390 <__assert_fail@plt+0x375c>
    4f90:	ldrbtmi	r5, [sp], #-2834	; 0xfffff4ee
    4f94:	teqcs	pc, r1, lsl #4
    4f98:	blvs	1809bc <__assert_fail@plt+0x17ed88>
    4f9c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    4fa0:	blvs	c05dc <__assert_fail@plt+0xbe9a8>
    4fa4:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    4fa8:	andlt	r4, r5, r0, lsr #12
    4fac:	stcmi	13, cr11, [pc, #-192]	; 4ef4 <__assert_fail@plt+0x32c0>
    4fb0:	mvnscc	pc, #79	; 0x4f
    4fb4:	andcs	r9, r1, #1
    4fb8:	teqcs	pc, sp, ror r4	; <UNPREDICTABLE>
    4fbc:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    4fc0:	mcr	7, 1, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4fc4:	andlt	r4, r5, r0, lsr #12
    4fc8:	stcmi	13, cr11, [r9, #-192]	; 0xffffff40
    4fcc:	mvnscc	pc, #79	; 0x4f
    4fd0:	blpl	100654 <__assert_fail@plt+0xfea20>
    4fd4:			; <UNDEFINED> instruction: 0xe7dd447d
    4fd8:	andeq	r0, r0, r0
    4fdc:	addmi	r4, pc, r0
    4fe0:	andeq	r0, r0, r0
    4fe4:	smlawbmi	lr, r0, r4, r8
    4fe8:	andeq	r4, r0, sl, asr #18
    4fec:	andeq	r4, r0, ip, lsr #18
    4ff0:	andeq	r4, r0, r0, lsl #18
    4ff4:			; <UNDEFINED> instruction: 0x460cb570
    4ff8:	blhi	c04b4 <__assert_fail@plt+0xbe880>
    4ffc:	bmi	131681c <__assert_fail@plt+0x1314be8>
    5000:	blmi	1316888 <__assert_fail@plt+0x1314c54>
    5004:	addlt	r4, r2, sl, ror r4
    5008:			; <UNDEFINED> instruction: 0x466958d3
    500c:	movwls	r6, #6171	; 0x181b
    5010:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5014:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5018:	adcmi	r9, r5, #0, 26
    501c:	stmdavc	fp!, {r3, r5, r6, ip, lr, pc}
    5020:	blhi	1040ae8 <__assert_fail@plt+0x103eeb4>
    5024:	mrrc	9, 10, fp, r1, cr3
    5028:			; <UNDEFINED> instruction: 0xf0030b18
    502c:			; <UNDEFINED> instruction: 0x4602feb1
    5030:	strmi	r2, [fp], -r0
    5034:	movwcs	lr, #2502	; 0x9c6
    5038:	blmi	f9793c <__assert_fail@plt+0xf95d08>
    503c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5040:	blls	5f0b0 <__assert_fail@plt+0x5d47c>
    5044:	qdsuble	r4, sl, r5
    5048:	ldc	0, cr11, [sp], #8
    504c:	vldmdblt	r0!, {d24}
    5050:			; <UNDEFINED> instruction: 0x4628493a
    5054:			; <UNDEFINED> instruction: 0xf7fc4479
    5058:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    505c:	ldmdbmi	r8!, {r0, r1, r3, r6, ip, lr, pc}
    5060:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5064:	bl	ff8c305c <__assert_fail@plt+0xff8c1428>
    5068:	suble	r2, r4, r0, lsl #16
    506c:			; <UNDEFINED> instruction: 0x46284935
    5070:			; <UNDEFINED> instruction: 0xf7fc4479
    5074:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    5078:	ldmdbmi	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
    507c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5080:	bl	ff543078 <__assert_fail@plt+0xff541444>
    5084:	eorsle	r2, fp, r0, lsl #16
    5088:			; <UNDEFINED> instruction: 0x46284930
    508c:			; <UNDEFINED> instruction: 0xf7fc4479
    5090:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    5094:	stmdbmi	lr!, {r2, r4, r5, ip, lr, pc}
    5098:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    509c:	bl	ff1c3094 <__assert_fail@plt+0xff1c1460>
    50a0:	stmdbmi	ip!, {r4, r5, r6, r8, r9, ip, sp, pc}
    50a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    50a8:	bl	ff0430a0 <__assert_fail@plt+0xff04146c>
    50ac:	stmdbmi	sl!, {r3, r5, r6, r8, r9, ip, sp, pc}
    50b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    50b4:	bl	feec30ac <__assert_fail@plt+0xfeec1478>
    50b8:	stmdbmi	r8!, {r3, r4, r5, r8, r9, ip, sp, pc}
    50bc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    50c0:	bl	fed430b8 <__assert_fail@plt+0xfed41484>
    50c4:	stmdbmi	r6!, {r3, r8, r9, ip, sp, pc}
    50c8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    50cc:	bl	febc30c4 <__assert_fail@plt+0xfebc1490>
    50d0:	adcle	r2, r8, r0, lsl #16
    50d4:	strtmi	r4, [r8], -r3, lsr #18
    50d8:			; <UNDEFINED> instruction: 0xf7fc4479
    50dc:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    50e0:	stmdbmi	r1!, {r0, r5, r7, ip, lr, pc}
    50e4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    50e8:	bl	fe8430e0 <__assert_fail@plt+0xfe8414ac>
    50ec:	addsle	r2, sl, r0, lsl #16
    50f0:	rscscc	pc, pc, pc, asr #32
    50f4:	ldc	7, cr14, [pc, #640]	; 537c <__assert_fail@plt+0x3748>
    50f8:	vmul.f64	d7, d8, d8
    50fc:	ldr	r8, [r2, r7, lsl #22]
    5100:	blvc	200784 <__assert_fail@plt+0x1feb50>
    5104:	blhi	2009ac <__assert_fail@plt+0x1fed78>
    5108:	ldc	7, cr14, [pc, #564]	; 5344 <__assert_fail@plt+0x3710>
    510c:	vmul.f64	d7, d8, d7
    5110:	str	r8, [r8, r7, lsl #22]
    5114:	bl	1ac310c <__assert_fail@plt+0x1ac14d8>
    5118:	andeq	r0, r0, r0
    511c:	bicmi	ip, sp, r5, ror #26
    5120:	andeq	r0, r0, r0
    5124:	smlawbmi	lr, r0, r4, r8
    5128:	andeq	r0, r0, r0
    512c:	addmi	r4, pc, r0
    5130:	andeq	r5, r1, ip, lsl #27
    5134:	strdeq	r0, [r0], -r8
    5138:	andeq	r5, r1, r4, asr sp
    513c:	andeq	r4, r0, r0, lsr #9
    5140:	andeq	r4, r0, sl, lsr #9
    5144:	andeq	r4, r0, r0, lsr #9
    5148:	andeq	r4, r0, r2, ror #16
    514c:	andeq	r4, r0, ip, lsl #9
    5150:	andeq	r4, r0, r6, lsl #9
    5154:	andeq	r4, r0, sl, ror #16
    5158:	andeq	r4, r0, r2, lsl r8
    515c:	andeq	r4, r0, lr, lsl #16
    5160:	andeq	r4, r0, lr, asr #16
    5164:	andeq	r4, r0, r4, lsl r8
    5168:	andeq	r4, r0, lr, lsl #16
    516c:	strdlt	fp, [r5], r0
    5170:	ldrmi	r4, [r6], -r4, lsl #12
    5174:			; <UNDEFINED> instruction: 0xf003460d
    5178:	msrge	CPSR_fc, #14144	; 0x3740
    517c:	movwcs	lr, #2515	; 0x9d3
    5180:			; <UNDEFINED> instruction: 0x41ab42a2
    5184:	bleq	600290 <__assert_fail@plt+0x5fe65c>
    5188:	vqdmulh.s<illegal width 8>	d29, d4, d23
    518c:	vmvn.i32	d18, #3840	; 0x00000f00
    5190:	adcmi	r0, r2, #-268435456	; 0xf0000000
    5194:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5198:	blle	5d584c <__assert_fail@plt+0x5d3c18>
    519c:	svcvc	0x007af5b4
    51a0:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    51a4:			; <UNDEFINED> instruction: 0x4c20db20
    51a8:	mvnscc	pc, #79	; 0x4f
    51ac:	blpl	5c0830 <__assert_fail@plt+0x5bebfc>
    51b0:	andcs	r4, r1, #124, 8	; 0x7c000000
    51b4:	mcr	1, 4, r2, cr7, cr15, {1}
    51b8:	ldrtmi	r6, [r0], -r5, lsl #22
    51bc:	cfstrs	mvf9, [sp]
    51c0:			; <UNDEFINED> instruction: 0xf7fc6b02
    51c4:	ldrtmi	lr, [r0], -ip, lsr #26
    51c8:	ldcllt	0, cr11, [r0, #20]!
    51cc:			; <UNDEFINED> instruction: 0xf04f4c17
    51d0:	ldc	3, cr3, [pc, #1020]	; 55d4 <__assert_fail@plt+0x39a0>
    51d4:	ldrbtmi	r5, [ip], #-2831	; 0xfffff4f1
    51d8:	ldcmi	7, cr14, [r5], {235}	; 0xeb
    51dc:	mvnscc	pc, #79	; 0x4f
    51e0:	blpl	380864 <__assert_fail@plt+0x37ec30>
    51e4:			; <UNDEFINED> instruction: 0xe7e4447c
    51e8:			; <UNDEFINED> instruction: 0xf04f4f12
    51ec:	andcs	r3, r1, #-67108861	; 0xfc000003
    51f0:	ldrbtmi	r2, [pc], #-319	; 51f8 <__assert_fail@plt+0x35c4>
    51f4:	stmib	sp, {r4, r5, r9, sl, lr}^
    51f8:	strls	r4, [r0, -r2, lsl #10]
    51fc:	stc	7, cr15, [lr, #-1008]	; 0xfffffc10
    5200:	andlt	r4, r5, r0, lsr r6
    5204:	svclt	0x0000bdf0
    5208:	andeq	r0, r0, r0
    520c:	addmi	r4, pc, r0
    5210:	andeq	r0, r0, r0
    5214:	smlawbmi	lr, r0, r4, r8
    5218:	andeq	r0, r0, r0
    521c:	bicmi	ip, sp, r5, ror #26
    5220:	blcc	fe6b7a24 <__assert_fail@plt+0xfe6b5df0>
    5224:	andeq	r0, r0, r0
    5228:	andeq	r4, r0, ip, asr r7
    522c:	andeq	r4, r0, lr, lsr #14
    5230:	andeq	r4, r0, r8, lsl r7
    5234:	andeq	r4, r0, r2, lsr #14
    5238:			; <UNDEFINED> instruction: 0xf85369c3
    523c:	addsmi	r2, r8, #28, 18	; 0x70000
    5240:	ldrblt	sp, [r0, #-21]!	; 0xffffffeb
    5244:	ldreq	pc, [ip], #-418	; 0xfffffe5e
    5248:	ldmib	r3, {r1, r2, r9, sl, lr}^
    524c:	ldrmi	r1, [r8], -r2, lsl #10
    5250:	tstlt	r1, r9, lsr #32
    5254:	bvs	6dd390 <__assert_fail@plt+0x6db75c>
    5258:	andsvs	r6, sl, r3, asr r0
    525c:	b	1cc3254 <__assert_fail@plt+0x1cc1620>
    5260:	stmibvs	r2!, {r0, r1, r5, r9, sl, lr}^
    5264:			; <UNDEFINED> instruction: 0xf1a2429e
    5268:	mvnle	r0, ip, lsl r4
    526c:			; <UNDEFINED> instruction: 0x4770bd70
    5270:	strmi	r7, [r2], -r3, lsl #16
    5274:	andpl	pc, r5, r1, asr #4
    5278:	bl	f176c <__assert_fail@plt+0xefb38>
    527c:			; <UNDEFINED> instruction: 0xf8121140
    5280:	strmi	r3, [r8], #-3841	; 0xfffff0ff
    5284:	mvnsle	r2, r0, lsl #22
    5288:			; <UNDEFINED> instruction: 0x47704770
    528c:	mvnsmi	lr, #737280	; 0xb4000
    5290:	strmi	r4, [r8], -r7, lsl #12
    5294:	ldrmi	r4, [r5], -lr, lsl #12
    5298:	bl	fe843290 <__assert_fail@plt+0xfe84165c>
    529c:	eorcc	r4, r5, r0, lsl #13
    52a0:	bl	1243298 <__assert_fail@plt+0x1241664>
    52a4:	cmnlt	r0, #4, 12	; 0x400000
    52a8:	ldrdls	pc, [r4], -r7
    52ac:	andeq	pc, r1, #8, 2
    52b0:	eorcc	r4, r4, r1, lsr r6
    52b4:	andsls	pc, r4, r4, asr #17
    52b8:	b	17432b0 <__assert_fail@plt+0x174167c>
    52bc:	ldmvs	sl!, {r0, r3, r4, r5, r6, fp, pc}
    52c0:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
    52c4:			; <UNDEFINED> instruction: 0x61228321
    52c8:	bvs	ab1aa4 <__assert_fail@plt+0xaafe70>
    52cc:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    52d0:	stmib	r4, {r0, r1, r3, r5, r9, sp, lr}^
    52d4:	andsvs	r1, r3, r7, lsl #4
    52d8:			; <UNDEFINED> instruction: 0xf7ff4630
    52dc:	blmi	545208 <__assert_fail@plt+0x5435d4>
    52e0:	andeq	pc, r8, #4, 2
    52e4:	vmvn.i32	q10, #9109504	; 0x008b0000
    52e8:			; <UNDEFINED> instruction: 0xf8530009
    52ec:	adcvs	r3, r3, r0, lsr #32
    52f0:	subsvs	fp, sl, r3, lsl #2
    52f4:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    52f8:	orreq	lr, r0, r3, lsl #22
    52fc:			; <UNDEFINED> instruction: 0xf84360e1
    5300:	strtmi	r2, [r0], -r0, lsr #32
    5304:	mvnshi	lr, #12386304	; 0xbd0000
    5308:	vmlsl.u8	q10, d9, d11
    530c:	ldrbtmi	r0, [sl], #-2313	; 0xfffff6f7
    5310:	eorcs	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    5314:	tstlt	r2, r2, lsr #32
    5318:	bmi	21d470 <__assert_fail@plt+0x21b83c>
    531c:	movwcc	lr, #31172	; 0x79c4
    5320:			; <UNDEFINED> instruction: 0x4613447a
    5324:	addeq	lr, r9, #2048	; 0x800
    5328:	eormi	pc, r9, r3, asr #16
    532c:	ldrb	r6, [r3, r2, rrx]
    5330:	andeq	r6, r1, ip, asr r3
    5334:	andeq	r6, r1, sl, asr #6
    5338:	andeq	r7, r1, r2, lsr r3
    533c:	andeq	r7, r1, r0, lsr #6
    5340:	mvnsmi	lr, sp, lsr #18
    5344:	ldrsbmi	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    5348:			; <UNDEFINED> instruction: 0xf834b1e4
    534c:	strmi	r5, [r0], r4, lsl #22
    5350:	stccc	6, cr4, [r4, #-60]	; 0xffffffc4
    5354:	ldcle	13, cr2, [r2], {3}
    5358:	adcmi	lr, fp, #20
    535c:	stmdahi	r6!, {r1, r4, sl, fp, ip, lr, pc}^
    5360:	tstle	r5, r5, lsr lr
    5364:	strbmi	r1, [r2], -r1, lsr #26
    5368:			; <UNDEFINED> instruction: 0xf7ff4638
    536c:	stmdahi	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5370:			; <UNDEFINED> instruction: 0xf0233303
    5374:	bne	ffb45f88 <__assert_fail@plt+0xffb44354>
    5378:	cfstrscs	mvf4, [r3, #-112]	; 0xffffff90
    537c:	stmdahi	r3!, {r1, r8, sl, fp, ip, lr, pc}
    5380:	stmiale	sl!, {r0, r1, r8, r9, fp, sp}^
    5384:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5388:	blmi	1997d24 <__assert_fail@plt+0x19960f0>
    538c:	push	{r1, r3, r4, r5, r6, sl, lr}
    5390:			; <UNDEFINED> instruction: 0x460447f0
    5394:	ldrsbtlt	r5, [sl], r3
    5398:	ldmdavs	fp, {r7, fp, pc}
    539c:			; <UNDEFINED> instruction: 0xf04f9339
    53a0:			; <UNDEFINED> instruction: 0xf1a00300
    53a4:	blcs	45fec <__assert_fail@plt+0x443b8>
    53a8:	addshi	pc, r1, r0, lsl #4
    53ac:	blcs	7df440 <__assert_fail@plt+0x7dd80c>
    53b0:	adcshi	pc, r0, r0, asr #4
    53b4:			; <UNDEFINED> instruction: 0xf1046961
    53b8:	bmi	16c7400 <__assert_fail@plt+0x16c57cc>
    53bc:	streq	pc, [r9, #-961]	; 0xfffffc3f
    53c0:			; <UNDEFINED> instruction: 0xf852447a
    53c4:	ldmdblt	sp, {r0, r2, r5, ip, lr}
    53c8:	stmdavs	sp!, {r3, r5, r6, sp, lr, pc}
    53cc:	rsble	r2, r5, r0, lsl #26
    53d0:	addsmi	r6, r1, #1736704	; 0x1a8000
    53d4:	ldmdacs	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    53d8:	addhi	pc, r5, r0
    53dc:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    53e0:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    53e4:	tstls	r0, r0, lsr #22
    53e8:	eoreq	pc, r0, #4, 2
    53ec:			; <UNDEFINED> instruction: 0x46482135
    53f0:	blx	1b41404 <__assert_fail@plt+0x1b3f7d0>
    53f4:	tstlt	r1, #98304	; 0x18000
    53f8:	vstrne.16	s12, [ip, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    53fc:	eoreq	pc, r4, r5, lsl #2
    5400:			; <UNDEFINED> instruction: 0x612b4621
    5404:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5408:	ldmib	r5, {r3, r6, r7, r8, ip, sp, pc}^
    540c:	andsvs	r3, r3, r2, lsl #4
    5410:	subsvs	fp, sl, r3, lsl #2
    5414:			; <UNDEFINED> instruction: 0xf7ff4620
    5418:	blmi	11450cc <__assert_fail@plt+0x1143498>
    541c:	andeq	pc, r8, #1073741825	; 0x40000001
    5420:	vmvn.i32	q10, #9109504	; 0x008b0000
    5424:			; <UNDEFINED> instruction: 0xf8530009
    5428:	adcvs	r3, fp, r0, lsr #32
    542c:	subsvs	fp, sl, r3, lsl #2
    5430:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    5434:	orreq	lr, r0, r3, lsl #22
    5438:	eorcs	pc, r0, r3, asr #16
    543c:	cdpls	0, 3, cr6, cr7, cr9, {7}
    5440:	rsble	r2, r2, r0, lsl #28
    5444:	blvc	143524 <__assert_fail@plt+0x1418f0>
    5448:	svccc	0x000469eb
    544c:			; <UNDEFINED> instruction: 0xf1a32f03
    5450:			; <UNDEFINED> instruction: 0xdc160a1c
    5454:	adcsmi	lr, ip, #24
    5458:	ldmdahi	r3!, {r1, r2, r4, sl, fp, ip, lr, pc}^
    545c:	tstle	r9, r5, lsr fp
    5460:	msreq	CPSR_s, sl, lsl #2
    5464:			; <UNDEFINED> instruction: 0xf7fc1d30
    5468:	stmdblt	r8!, {r4, r5, r8, fp, sp, lr, pc}^
    546c:			; <UNDEFINED> instruction: 0x301cf8da
    5470:	beq	741b04 <__assert_fail@plt+0x73fed0>
    5474:			; <UNDEFINED> instruction: 0xf0243403
    5478:	blne	fc648c <__assert_fail@plt+0xfc4858>
    547c:	svccs	0x00034426
    5480:	ldmdahi	r4!, {r1, r8, sl, fp, ip, lr, pc}
    5484:	stmiale	r6!, {r0, r1, sl, fp, sp}^
    5488:			; <UNDEFINED> instruction: 0xf7ff4628
    548c:			; <UNDEFINED> instruction: 0x4628fed5
    5490:	strbmi	r4, [r1], -sl, asr #12
    5494:			; <UNDEFINED> instruction: 0xff54f7ff
    5498:	ands	r2, r9, r0
    549c:	andsle	r2, r6, r1, lsl r8
    54a0:			; <UNDEFINED> instruction: 0xf44fad03
    54a4:	blcc	8158ac <__assert_fail@plt+0x813c78>
    54a8:			; <UNDEFINED> instruction: 0xf1049100
    54ac:	teqcs	r5, r0, lsr #4
    54b0:			; <UNDEFINED> instruction: 0xf0034628
    54b4:	stmdbls	r6, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
    54b8:	tstcc	r4, r9, asr #2
    54bc:	strbmi	r2, [r0], -r0, lsl #4
    54c0:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    54c4:			; <UNDEFINED> instruction: 0x462ab118
    54c8:			; <UNDEFINED> instruction: 0xf7ff4641
    54cc:	andcs	pc, r0, r9, lsr pc	; <UNPREDICTABLE>
    54d0:	blmi	517d38 <__assert_fail@plt+0x516104>
    54d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    54d8:	blls	e5f548 <__assert_fail@plt+0xe5d914>
    54dc:	tstle	ip, sl, asr r0
    54e0:	pop	{r1, r3, r4, r5, ip, sp, pc}
    54e4:			; <UNDEFINED> instruction: 0x462887f0
    54e8:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    54ec:	andcc	lr, r2, #3489792	; 0x354000
    54f0:	tstlt	r3, r3, lsl r0
    54f4:	ldmib	r5, {r1, r3, r4, r6, sp, lr}^
    54f8:	andsvs	r3, r3, r0, lsl #4
    54fc:	subsvs	fp, sl, r3, lsl #2
    5500:			; <UNDEFINED> instruction: 0xf7fc4628
    5504:	andcs	lr, r0, r0, lsr #18
    5508:	strtmi	lr, [r8], -r2, ror #15
    550c:	mrc2	7, 4, pc, cr4, cr15, {7}
    5510:			; <UNDEFINED> instruction: 0xe7dd4630
    5514:	rscscc	pc, pc, pc, asr #32
    5518:			; <UNDEFINED> instruction: 0xf7fce7da
    551c:	svclt	0x0000e968
    5520:	andeq	r5, r1, r4, lsl #20
    5524:	strdeq	r0, [r0], -r8
    5528:	andeq	r7, r1, r0, lsl #5
    552c:	andeq	r6, r1, r0, lsr #4
    5530:	andeq	r6, r1, lr, lsl #4
    5534:			; <UNDEFINED> instruction: 0x000158bc
    5538:	ldrsbgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    553c:	addvs	pc, r4, #1325400064	; 0x4f000000
    5540:	ldrblt	r4, [r0, #2869]!	; 0xb35
    5544:			; <UNDEFINED> instruction: 0xf2ad44fc
    5548:	strmi	r4, [pc], -ip, ror #26
    554c:			; <UNDEFINED> instruction: 0xf85cac11
    5550:	cdpge	0, 0, cr3, cr5, cr3, {0}
    5554:	strmi	r2, [r5], -r0, lsl #2
    5558:	ldmdavs	fp, {r5, r9, sl, lr}
    555c:	strbtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    5560:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5564:	b	1ac355c <__assert_fail@plt+0x1ac1928>
    5568:	tstcs	r0, r0, lsr r2
    556c:	ldrtmi	r2, [r0], -r0, lsr #6
    5570:	tstcs	r2, #35	; 0x23
    5574:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    5578:	cmnvs	r7, r3, rrx
    557c:	b	17c3574 <__assert_fail@plt+0x17c1940>
    5580:	tstcs	r0, r0, lsr r6
    5584:			; <UNDEFINED> instruction: 0xff92f001
    5588:	svclt	0x00b82800
    558c:	blle	c8e594 <__assert_fail@plt+0xc8c960>
    5590:	andscs	r2, sp, #603979776	; 0x24000000
    5594:	orrvs	pc, r4, pc, asr #8
    5598:			; <UNDEFINED> instruction: 0xf0034620
    559c:	orrslt	pc, sp, r5, asr #16
    55a0:			; <UNDEFINED> instruction: 0xf7fe4628
    55a4:	stmdacs	r0, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
    55a8:	svclt	0x000c4628
    55ac:	eorscs	r2, r5, #805306368	; 0x30000000
    55b0:			; <UNDEFINED> instruction: 0xf7fc9203
    55b4:	bls	ffe0c <__assert_fail@plt+0xfe1d8>
    55b8:	vst1.8	{d20-d22}, [pc :128], fp
    55bc:	andcc	r6, r1, r4, lsl #3
    55c0:	strtmi	r9, [r0], -r0
    55c4:			; <UNDEFINED> instruction: 0xffd0f002
    55c8:	strtmi	sl, [r1], -r4, lsl #26
    55cc:			; <UNDEFINED> instruction: 0x462a4630
    55d0:	ldc2l	0, cr15, [r4, #-8]
    55d4:	svclt	0x00b82800
    55d8:	blle	24e5e0 <__assert_fail@plt+0x24c9ac>
    55dc:	tstcs	r0, r8, lsr #16
    55e0:	mrc2	7, 6, pc, cr2, cr15, {7}
    55e4:	stmdavs	r8!, {r2, r9, sl, lr}
    55e8:	stmdbvs	r4, {r2, r8, fp, ip, sp, pc}^
    55ec:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55f0:			; <UNDEFINED> instruction: 0xf0014630
    55f4:	bmi	285018 <__assert_fail@plt+0x2833e4>
    55f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    55fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5600:	strbtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    5604:	qaddle	r4, sl, r3
    5608:	vmax.s8	d4, d13, d16
    560c:	ldcllt	13, cr4, [r0, #432]!	; 0x1b0
    5610:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5614:	andeq	r5, r1, ip, asr #16
    5618:	strdeq	r0, [r0], -r8
    561c:	muleq	r1, r6, r7
    5620:	addlt	fp, r3, r0, lsr r5
    5624:	tstcs	r0, #1792	; 0x700
    5628:	ldrmi	r4, [r9], -r7, lsl #26
    562c:	andls	r4, r1, ip, ror r4
    5630:	andcs	r4, r1, #2097152000	; 0x7d000000
    5634:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    5638:	b	ffc43630 <__assert_fail@plt+0xffc419fc>
    563c:	andlt	r4, r3, r0, lsr #12
    5640:	svclt	0x0000bd30
    5644:	strdeq	r5, [r1], -r0
    5648:	andeq	r4, r0, r0, ror #6
    564c:	blmi	7f1c94 <__assert_fail@plt+0x7f0060>
    5650:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    5654:	streq	pc, [r9], #-960	; 0xfffffc40
    5658:	addlt	r4, r2, r5, lsl #12
    565c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    5660:	and	fp, sl, r0, lsl r9
    5664:	cmplt	r0, r0, lsl #16
    5668:	addsmi	r6, r5, #1081344	; 0x108000
    566c:	strdcc	sp, [r4], -sl	; <UNPREDICTABLE>
    5670:	ldcllt	0, cr11, [r0, #-8]!
    5674:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5678:			; <UNDEFINED> instruction: 0x46294770
    567c:			; <UNDEFINED> instruction: 0xf7ff2000
    5680:	adcmi	pc, r8, #364	; 0x16c
    5684:	blmi	4f9ab8 <__assert_fail@plt+0x4f7e84>
    5688:			; <UNDEFINED> instruction: 0xf853447b
    568c:	ldmdblt	r0, {r2, r5}
    5690:	stmdavs	r0, {r0, r2, sp, lr, pc}
    5694:	stmdbvs	r2, {r3, r4, r8, ip, sp, pc}^
    5698:			; <UNDEFINED> instruction: 0xd1fa4295
    569c:	stcmi	7, cr14, [lr], {231}	; 0xe7
    56a0:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    56a4:			; <UNDEFINED> instruction: 0x46213410
    56a8:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56ac:			; <UNDEFINED> instruction: 0x4620b110
    56b0:	ldcllt	0, cr11, [r0, #-8]!
    56b4:	tstcs	r0, #9, 28	; 0x90
    56b8:	andcs	r4, r1, #26214400	; 0x1900000
    56bc:			; <UNDEFINED> instruction: 0x4620447e
    56c0:	strls	r9, [r0], -r1, lsl #10
    56c4:	b	feac36bc <__assert_fail@plt+0xfeac1a88>
    56c8:	ldrb	r4, [r1, r0, lsr #12]
    56cc:	andeq	r6, r1, lr, ror #31
    56d0:	andeq	r4, r0, r2, lsr #6
    56d4:			; <UNDEFINED> instruction: 0x00016fb8
    56d8:	andeq	r5, r1, sl, ror pc
    56dc:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    56e0:	blmi	271ca8 <__assert_fail@plt+0x270074>
    56e4:	andeq	pc, r9, #192, 6
    56e8:			; <UNDEFINED> instruction: 0xf853447b
    56ec:	ldmdblt	r3, {r1, r5, ip, sp}
    56f0:	ldmdavs	fp, {r1, r2, sp, lr, pc}
    56f4:	ldmdbvs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    56f8:			; <UNDEFINED> instruction: 0xd1fa4290
    56fc:			; <UNDEFINED> instruction: 0x47708b18
    5700:	rscscc	pc, pc, pc, asr #32
    5704:	svclt	0x00004770
    5708:	andeq	r6, r1, r8, asr pc
    570c:	blmi	271cb4 <__assert_fail@plt+0x270080>
    5710:	andeq	pc, r9, #192, 6
    5714:			; <UNDEFINED> instruction: 0xf853447b
    5718:	ldmdblt	r3, {r1, r5, ip, sp}
    571c:	ldmdavs	fp, {r1, r2, sp, lr, pc}
    5720:	ldmdbvs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    5724:			; <UNDEFINED> instruction: 0xd1fa4290
    5728:			; <UNDEFINED> instruction: 0x47706918
    572c:	rscscc	pc, pc, pc, asr #32
    5730:	svclt	0x00004770
    5734:	andeq	r6, r1, ip, lsr #30
    5738:	blmi	8d7fc8 <__assert_fail@plt+0x8d6394>
    573c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    5740:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    5744:	strmi	r4, [r4], -r5, lsl #12
    5748:	movwls	r6, #6171	; 0x181b
    574c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5750:			; <UNDEFINED> instruction: 0xf7ffb198
    5754:	blmi	784d90 <__assert_fail@plt+0x78315c>
    5758:	vmvn.i32	q10, #9109504	; 0x008b0000
    575c:			; <UNDEFINED> instruction: 0xf8530009
    5760:	ldmdblt	r4, {r5, lr}
    5764:	stmdavs	r4!, {r2, r4, sp, lr, pc}
    5768:			; <UNDEFINED> instruction: 0xf104b194
    576c:			; <UNDEFINED> instruction: 0x4629001c
    5770:	svc	0x00aaf7fb
    5774:	mvnsle	r2, r0, lsl #16
    5778:	bmi	55fb10 <__assert_fail@plt+0x55dedc>
    577c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    5780:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5784:	subsmi	r9, sl, r1, lsl #22
    5788:			; <UNDEFINED> instruction: 0x4620d119
    578c:	ldclt	0, cr11, [r0, #-12]!
    5790:	strtmi	r2, [r8], -r0, lsl #2
    5794:	mrc2	7, 6, pc, cr0, cr15, {7}
    5798:	stmdacs	r0, {r2, r9, sl, lr}
    579c:	strtmi	sp, [r8], -sp, ror #3
    57a0:	b	2c3798 <__assert_fail@plt+0x2c1b64>
    57a4:	stmdacs	r0, {r2, r9, sl, lr}
    57a8:	stmdbmi	sl, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    57ac:	strbtmi	r4, [sl], -r8, lsr #12
    57b0:			; <UNDEFINED> instruction: 0xf7fc4479
    57b4:	stmdacs	r1, {r3, r4, r5, r8, fp, sp, lr, pc}
    57b8:	stcls	15, cr11, [r0], {8}
    57bc:			; <UNDEFINED> instruction: 0xf7fce7dd
    57c0:	svclt	0x0000e816
    57c4:	andeq	r5, r1, r4, asr r6
    57c8:	strdeq	r0, [r0], -r8
    57cc:	andeq	r5, r1, r8, ror #29
    57d0:	andeq	r5, r1, r2, lsl r6
    57d4:	andeq	r4, r0, r0, ror #3
    57d8:			; <UNDEFINED> instruction: 0xf3c04b0d
    57dc:	ldrbtmi	r0, [fp], #-521	; 0xfffffdf7
    57e0:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    57e4:	ands	fp, r2, fp, lsl #18
    57e8:	ldmdbvs	sl, {r0, r1, r7, r8, ip, sp, pc}^
    57ec:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    57f0:			; <UNDEFINED> instruction: 0xd1f94290
    57f4:	andsvs	r6, r3, sl, asr #16
    57f8:	subsvs	fp, sl, r3, lsl #2
    57fc:	andcc	lr, r2, #3424256	; 0x344000
    5800:	tstlt	r3, r3, lsl r0
    5804:			; <UNDEFINED> instruction: 0x4608605a
    5808:	svclt	0x009af7fb
    580c:			; <UNDEFINED> instruction: 0x47704770
    5810:	andeq	r6, r1, r2, ror #28
    5814:	svcmi	0x0016b5f8
    5818:	ldrbtmi	r4, [pc], #-3606	; 5820 <__assert_fail@plt+0x3bec>
    581c:	bvs	f56a1c <__assert_fail@plt+0xf54de8>
    5820:	ldfltp	f3, [r8, #20]!
    5824:	strmi	r4, [r4], -r9, lsr #12
    5828:			; <UNDEFINED> instruction: 0xf8cef002
    582c:	blle	5cf834 <__assert_fail@plt+0x5cdc00>
    5830:			; <UNDEFINED> instruction: 0x462b4911
    5834:	strtmi	r4, [sl], -r0, lsr #12
    5838:			; <UNDEFINED> instruction: 0xf0025871
    583c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    5840:	movwcs	fp, #8100	; 0x1fa4
    5844:	ble	ffb1e138 <__assert_fail@plt+0xffb1c504>
    5848:	andscs	r4, r0, #12, 22	; 0x3000
    584c:	tstcs	r1, ip, lsl #16
    5850:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    5854:			; <UNDEFINED> instruction: 0xf7fc681b
    5858:	andcs	lr, r1, sl, lsl r8
    585c:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5860:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    5864:	svc	0x00eef7fb
    5868:			; <UNDEFINED> instruction: 0xf7fc2001
    586c:	svclt	0x0000e8a0
    5870:	andeq	r5, r1, r2, lsl #28
    5874:	andeq	r5, r1, r4, ror r5
    5878:	andeq	r0, r0, r8, lsl #4
    587c:	andeq	r0, r0, r0, lsl r2
    5880:	andeq	r4, r0, r6, ror #2
    5884:	andeq	r4, r0, sl, lsr r1
    5888:	svcmi	0x00f0e92d
    588c:	addlt	r2, r3, r4, lsl #18
    5890:	strmi	r4, [r8], r2, lsl #13
    5894:	svcls	0x000c4699
    5898:	ldmdbcs	r0, {r6, ip, lr, pc}
    589c:	vrhadd.s8	d29, d0, d7
    58a0:	vrhadd.s8	d19, d0, d1
    58a4:	addsmi	r3, sl, #-603979776	; 0xdc000000
    58a8:	addmi	fp, sl, #24, 30	; 0x60
    58ac:			; <UNDEFINED> instruction: 0xf89ad048
    58b0:			; <UNDEFINED> instruction: 0xf04f0000
    58b4:	stcmi	3, cr3, [r5], #-1020	; 0xfffffc04
    58b8:	ldrtmi	r2, [r9], -r1, lsl #4
    58bc:	ldrbtmi	r9, [ip], #-1
    58c0:	strls	r4, [r0], #-1608	; 0xfffff9b8
    58c4:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58c8:	svclt	0x00c82f02
    58cc:	svceq	0x0001f1b8
    58d0:			; <UNDEFINED> instruction: 0xf8dfdd20
    58d4:			; <UNDEFINED> instruction: 0x4656b07c
    58d8:	ldrbtmi	r2, [fp], #1282	; 0x502
    58dc:			; <UNDEFINED> instruction: 0xf8164634
    58e0:	strcc	r0, [r2], #-3841	; 0xfffff0ff
    58e4:	bl	fe90c6d0 <__assert_fail@plt+0xfe90aa9c>
    58e8:			; <UNDEFINED> instruction: 0xf04f040a
    58ec:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    58f0:	bl	24e0fc <__assert_fail@plt+0x24c4c8>
    58f4:			; <UNDEFINED> instruction: 0xf8cd0005
    58f8:			; <UNDEFINED> instruction: 0xf7fcb000
    58fc:	strbmi	lr, [r4, #-2448]	; 0xfffff670
    5900:	streq	pc, [r3, #-261]	; 0xfffffefb
    5904:	strcs	fp, [r0], #-4012	; 0xfffff054
    5908:	adcmi	r2, pc, #16777216	; 0x1000000
    590c:	strcs	fp, [r0], #-4056	; 0xfffff028
    5910:	mvnle	r2, r0, lsl #24
    5914:	andlt	r4, r3, r8, asr #12
    5918:	svchi	0x00f0e8bd
    591c:	tsteq	r8, r2, lsr #32	; <UNPREDICTABLE>
    5920:	movwcc	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    5924:	svclt	0x0018429a
    5928:	svcvc	0x0040f5b1
    592c:			; <UNDEFINED> instruction: 0x4601d1bf
    5930:			; <UNDEFINED> instruction: 0x464a463b
    5934:	andlt	r2, r3, r2
    5938:	svcmi	0x00f0e8bd
    593c:	stmdblt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5940:	ldrtmi	r4, [fp], -r1, lsl #12
    5944:	andcs	r4, sl, sl, asr #12
    5948:	svclt	0x0000e7f5
    594c:	andeq	r3, r0, sl, lsl #30
    5950:	strdeq	r4, [r0], -r2
    5954:	svcmi	0x00f0e92d
    5958:	ldrmi	r4, [r3], r1, lsl #13
    595c:	bmi	f971a4 <__assert_fail@plt+0xf95570>
    5960:	blmi	fb1c84 <__assert_fail@plt+0xfb0050>
    5964:	ldrbtmi	r4, [sl], #-1551	; 0xfffff9f1
    5968:	ldmpl	r3, {r1, r2, r3, r5, r8, sp}^
    596c:	movtls	r6, #22555	; 0x581b
    5970:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5974:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5978:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    597c:	lslslt	r9, r1, #6
    5980:	andcs	sl, r2, #768	; 0x300
    5984:			; <UNDEFINED> instruction: 0x46204659
    5988:			; <UNDEFINED> instruction: 0xffc4f7fd
    598c:	cmple	r0, r0, lsl #16
    5990:	mcrrle	15, 0, r2, fp, cr3
    5994:	rscscc	pc, pc, pc, asr #32
    5998:	blmi	c18268 <__assert_fail@plt+0xc16634>
    599c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59a0:	blls	115fa10 <__assert_fail@plt+0x115dddc>
    59a4:	cmple	r5, sl, asr r0
    59a8:	pop	{r0, r1, r2, r6, ip, sp, pc}
    59ac:	svccs	0x00008ff0
    59b0:			; <UNDEFINED> instruction: 0xf8dfdd4e
    59b4:			; <UNDEFINED> instruction: 0xf109a0b4
    59b8:	strtmi	r3, [pc], #-1535	; 59c0 <__assert_fail@plt+0x3d8c>
    59bc:	ldrbtmi	sl, [sl], #3586	; 0xe02
    59c0:	and	r4, ip, r0, lsl #13
    59c4:	bcs	fffdfa94 <__assert_fail@plt+0xfffdde60>
    59c8:	stcne	8, cr13, [r8], #212	; 0xd4
    59cc:	bl	fe821b7c <__assert_fail@plt+0xfe81ff48>
    59d0:	strcc	r0, [r1, #-9]
    59d4:	sbcsle	r2, pc, r0, lsl #24
    59d8:	ldrhtle	r4, [r7], -sp
    59dc:	teqcs	sl, r3, lsr #13
    59e0:			; <UNDEFINED> instruction: 0xf7fc4658
    59e4:	strmi	lr, [r4], -r2, lsl #16
    59e8:			; <UNDEFINED> instruction: 0xf804b108
    59ec:	ldrtmi	r8, [r2], -r1, lsl #22
    59f0:			; <UNDEFINED> instruction: 0x46584651
    59f4:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59f8:	rscle	r2, r3, r1, lsl #16
    59fc:	ldrbmi	r9, [fp], -r1, lsl #24
    5a00:	tstcs	r1, sl, lsl r8
    5a04:	stmdapl	r0!, {r1, r3, r4, r9, fp, lr}
    5a08:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5a0c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a10:	stcls	7, cr14, [r1], {192}	; 0xc0
    5a14:	ldmdami	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
    5a18:	bmi	58de24 <__assert_fail@plt+0x58c1f0>
    5a1c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    5a20:			; <UNDEFINED> instruction: 0xf7fc6800
    5a24:			; <UNDEFINED> instruction: 0xf04fe83e
    5a28:			; <UNDEFINED> instruction: 0xe7b530ff
    5a2c:	andcs	r6, r4, r3, lsr #17
    5a30:	andcc	pc, r0, r9, asr #17
    5a34:	stcmi	7, cr14, [sp], {176}	; 0xb0
    5a38:	stmdals	r1, {r0, r9, sl, lr}
    5a3c:	bmi	3973b0 <__assert_fail@plt+0x39577c>
    5a40:	ldrbtmi	r5, [sl], #-2304	; 0xfffff700
    5a44:			; <UNDEFINED> instruction: 0xf7fc6800
    5a48:	str	lr, [r3, ip, lsr #16]!
    5a4c:	str	r3, [r3, r1]!
    5a50:	str	r2, [r1, r1]!
    5a54:	mcr	7, 6, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5a58:	andeq	r5, r1, sl, lsr #8
    5a5c:	strdeq	r0, [r0], -r8
    5a60:	andeq	r5, r1, r6, lsl r4
    5a64:	strdeq	r5, [r1], -r4
    5a68:	andeq	r4, r0, r2, lsr r0
    5a6c:	andeq	r0, r0, r0, lsl r2
    5a70:	andeq	r3, r0, ip, asr #31
    5a74:			; <UNDEFINED> instruction: 0x00003fb6
    5a78:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    5a7c:			; <UNDEFINED> instruction: 0x4604b538
    5a80:	strmi	r7, [sp], -r0, asr #20
    5a84:	ldmdblt	r0, {r0, r5, fp, sp, lr}^
    5a88:	strtmi	r2, [r8], -ip, lsr #6
    5a8c:			; <UNDEFINED> instruction: 0xf7fc7263
    5a90:	stmdavs	r3!, {r3, r5, r6, fp, sp, lr, pc}^
    5a94:	rsbvc	r2, r2, #0, 4
    5a98:	rsbvs	r3, r3, r1, lsl #6
    5a9c:			; <UNDEFINED> instruction: 0xf7fcbd38
    5aa0:	stmdavs	r1!, {r5, r6, fp, sp, lr, pc}
    5aa4:	svclt	0x0000e7f0
    5aa8:			; <UNDEFINED> instruction: 0x4605b570
    5aac:	andcs	r6, sl, r9, lsr #16
    5ab0:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ab4:	cmnlt	r3, fp, ror #16
    5ab8:	strcs	r4, [r0], #-3590	; 0xfffff1fa
    5abc:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}
    5ac0:	tstcs	r1, r4, lsl #4
    5ac4:			; <UNDEFINED> instruction: 0xf7fb4630
    5ac8:	stmdavs	fp!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    5acc:	addsmi	r3, ip, #16777216	; 0x1000000
    5ad0:	ldcllt	3, cr13, [r0, #-980]!	; 0xfffffc2c
    5ad4:	andeq	r3, r0, r8, lsr pc
    5ad8:	addcs	r4, r5, #4, 18	; 0x10000
    5adc:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    5ae0:	blmi	116ccc <__assert_fail@plt+0x115098>
    5ae4:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    5ae8:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aec:	andeq	r3, r0, ip, lsl pc
    5af0:	andeq	r3, r0, r8, lsr #30
    5af4:	andeq	r3, r0, r6, lsr #31
    5af8:	mvnsmi	lr, #737280	; 0xb4000
    5afc:	strmi	r4, [r6], -sp, lsl #12
    5b00:	eorcs	r6, r2, r1, lsl #16
    5b04:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b08:	cmplt	r8, #40, 16	; 0x280000
    5b0c:	ldrdls	pc, [ip], #143	; 0x8f
    5b10:	ldrdhi	pc, [ip], #143	; 0x8f
    5b14:	ldrbtmi	r4, [r9], #3891	; 0xf33
    5b18:	ldrbtmi	r4, [pc], #-1272	; 5b20 <__assert_fail@plt+0x3eec>
    5b1c:	ldmdavs	r3!, {r0, r1, r2, r5, fp, sp}
    5b20:	stmdacs	r7, {r0, r1, r4, r6, fp, ip, lr, pc}
    5b24:			; <UNDEFINED> instruction: 0xf1a0d94d
    5b28:	cfldrscs	mvf0, [pc], {8}
    5b2c:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5b30:	bcc	1081b48 <__assert_fail@plt+0x107ff14>
    5b34:	strcs	r4, [ip, #-2099]!	; 0xfffff7cd
    5b38:	stmdami	r8, {r3, r6, fp, lr}^
    5b3c:	stmdami	r8, {r3, r6, fp, lr}^
    5b40:	stmdami	r8, {r3, r6, fp, lr}^
    5b44:	stmdami	r8, {r3, r6, fp, lr}^
    5b48:	stmdami	r8, {r3, r6, fp, lr}^
    5b4c:	stmdami	r8, {r0, r1, r2, r3, r4, fp, lr}^
    5b50:	andcs	r1, r2, #72	; 0x48
    5b54:	strbmi	r2, [r0], -r1, lsl #2
    5b58:	mrc	7, 4, APSR_nzcv, cr8, cr11, {7}
    5b5c:	svceq	0x0001f815
    5b60:	bicsle	r2, fp, r0, lsl #16
    5b64:	eorcs	r6, r2, r1, lsr r8
    5b68:	mvnsmi	lr, #12386304	; 0xbd0000
    5b6c:	svclt	0x00f6f7fb
    5b70:	tstcs	r1, r2, lsl #4
    5b74:			; <UNDEFINED> instruction: 0xf7fb4638
    5b78:	strb	lr, [pc, sl, lsl #29]!
    5b7c:	andcs	r4, r2, #1703936	; 0x1a0000
    5b80:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5b84:	mcr	7, 4, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5b88:	ldmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5b8c:	tstcs	r1, r2, lsl #4
    5b90:			; <UNDEFINED> instruction: 0xf7fb4478
    5b94:			; <UNDEFINED> instruction: 0xe7e1ee7c
    5b98:	andcs	r4, r2, #1376256	; 0x150000
    5b9c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5ba0:	mrc	7, 3, APSR_nzcv, cr4, cr11, {7}
    5ba4:	ldmdami	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5ba8:	tstcs	r1, r2, lsl #4
    5bac:			; <UNDEFINED> instruction: 0xf7fb4478
    5bb0:	ldrb	lr, [r3, lr, ror #28]
    5bb4:	andcs	r4, r2, #16, 16	; 0x100000
    5bb8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5bbc:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5bc0:	ldrmi	lr, [r9], -ip, asr #15
    5bc4:	svc	0x00ccf7fb
    5bc8:	ldmdacs	ip, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    5bcc:	andcs	sp, r2, #1073741886	; 0x4000003e
    5bd0:	strbmi	r2, [r8], -r1, lsl #2
    5bd4:	mrc	7, 2, APSR_nzcv, cr10, cr11, {7}
    5bd8:	svclt	0x0000e7c0
    5bdc:	andeq	r3, r0, sl, lsl pc
    5be0:	andeq	r3, r0, r0, lsr #30
    5be4:	andeq	r3, r0, sl, lsl pc
    5be8:	andeq	r3, r0, r2, lsr #29
    5bec:	muleq	r0, r8, lr
    5bf0:	andeq	r3, r0, r2, lsl #29
    5bf4:	andeq	r3, r0, r0, ror lr
    5bf8:	andeq	r3, r0, r2, ror lr
    5bfc:			; <UNDEFINED> instruction: 0x4604b510
    5c00:			; <UNDEFINED> instruction: 0xf7fb200c
    5c04:			; <UNDEFINED> instruction: 0xb118ee98
    5c08:	andvs	r2, r4, r0, lsl #6
    5c0c:	tsthi	r3, r3, asr #32
    5c10:	svclt	0x0000bd10
    5c14:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    5c18:	stmdblt	r6!, {r1, r2, r3, r5, r6, fp, sp, lr}^
    5c1c:	strmi	r6, [r4], -r9, lsr #16
    5c20:			; <UNDEFINED> instruction: 0xf7fb200a
    5c24:	stmdavs	r8!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    5c28:	ldcl	7, cr15, [r2, #-1004]!	; 0xfffffc14
    5c2c:			; <UNDEFINED> instruction: 0xf7fb4628
    5c30:	eorvs	lr, r6, sl, lsl #27
    5c34:	blmi	1751fc <__assert_fail@plt+0x1735c8>
    5c38:	stmdbmi	r5, {r1, r2, r3, r5, r6, r9, sp}
    5c3c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    5c40:	movwcc	r4, #50297	; 0xc479
    5c44:			; <UNDEFINED> instruction: 0xf7fb4478
    5c48:	svclt	0x0000eff6
    5c4c:	andeq	r3, r0, lr, asr #28
    5c50:			; <UNDEFINED> instruction: 0x00003dbc
    5c54:	strdeq	r3, [r0], -r8
    5c58:	ldrbmi	r7, [r0, -r1, lsl #4]!
    5c5c:			; <UNDEFINED> instruction: 0x4604b538
    5c60:	strmi	r7, [sp], -r0, asr #20
    5c64:	bvc	8f42cc <__assert_fail@plt+0x8f2698>
    5c68:	rsbvc	r2, r2, #44, 4	; 0xc0000002
    5c6c:			; <UNDEFINED> instruction: 0x4620b113
    5c70:			; <UNDEFINED> instruction: 0xff1af7ff
    5c74:	strtmi	r2, [r9], -r0, lsl #6
    5c78:	strtmi	r7, [r0], -r3, ror #4
    5c7c:			; <UNDEFINED> instruction: 0xff3cf7ff
    5c80:	eorscs	r6, sl, r1, lsr #16
    5c84:	svc	0x006cf7fb
    5c88:	stmdblt	r3!, {r0, r1, r5, r9, fp, ip, sp, lr}
    5c8c:	stmdavs	r1!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5c90:	svc	0x0066f7fb
    5c94:	stmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5c98:	pop	{r5, sp}
    5c9c:			; <UNDEFINED> instruction: 0xf7fb4038
    5ca0:	svclt	0x0000bf5d
    5ca4:	ldrlt	fp, [r0, #-1038]!	; 0xfffffbf2
    5ca8:	addlt	r4, r4, r4, lsl #12
    5cac:	ldmdami	r5, {r0, r2, r6, r9, fp, ip, sp, lr}
    5cb0:	ldmdbmi	r5, {r0, r1, r2, r8, r9, fp, sp, pc}
    5cb4:			; <UNDEFINED> instruction: 0xf8534478
    5cb8:	stmdapl	r1, {r2, r8, r9, fp, sp}^
    5cbc:	stmdavs	r9, {r5, fp, sp, lr}
    5cc0:			; <UNDEFINED> instruction: 0xf04f9103
    5cc4:	movwls	r0, #8448	; 0x2100
    5cc8:	blls	b4324 <__assert_fail@plt+0xb26f0>
    5ccc:	rsbvc	r2, r1, #44, 2
    5cd0:			; <UNDEFINED> instruction: 0xf7fb2101
    5cd4:	bmi	3815fc <__assert_fail@plt+0x37f9c8>
    5cd8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    5cdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ce0:	subsmi	r9, sl, r3, lsl #22
    5ce4:	andlt	sp, r4, ip, lsl #2
    5ce8:	ldrhtmi	lr, [r0], -sp
    5cec:	ldrbmi	fp, [r0, -r3]!
    5cf0:	strtmi	r4, [r8], -r1, lsl #12
    5cf4:			; <UNDEFINED> instruction: 0xf7fb9201
    5cf8:	stmdavs	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    5cfc:	strb	r9, [r4, r1, lsl #20]!
    5d00:	ldcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    5d04:	ldrdeq	r5, [r1], -ip
    5d08:	strdeq	r0, [r0], -r8
    5d0c:	strheq	r5, [r1], -r6
    5d10:			; <UNDEFINED> instruction: 0xe6b3217b
    5d14:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    5d18:	bvc	10b230c <__assert_fail@plt+0x10b06d8>
    5d1c:	strmi	r3, [r4], -r1, lsl #22
    5d20:	tstlt	sl, r3, asr #32
    5d24:	tstlt	fp, r3, lsl #20
    5d28:	mrc2	7, 5, pc, cr14, cr15, {7}
    5d2c:	rsbscs	r6, sp, r1, lsr #16
    5d30:	svc	0x0016f7fb
    5d34:	rsbvc	r2, r3, #44, 6	; 0xb0000000
    5d38:			; <UNDEFINED> instruction: 0xf7ffbd10
    5d3c:	svclt	0x0000fecd
    5d40:	cmpcs	fp, r0, lsl r5
    5d44:			; <UNDEFINED> instruction: 0xf7ff4604
    5d48:	bvc	9057b4 <__assert_fail@plt+0x903b80>
    5d4c:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    5d50:	eorcs	r6, r0, r1, lsr #16
    5d54:			; <UNDEFINED> instruction: 0x4010e8bd
    5d58:	svclt	0x0000f7fb
    5d5c:	ldrlt	r7, [r0, #-2563]	; 0xfffff5fd
    5d60:	tstlt	fp, r4, lsl #12
    5d64:	stmdblt	r3!, {r0, r1, r6, r9, fp, ip, sp, lr}^
    5d68:	andcs	r6, r0, #6488064	; 0x630000
    5d6c:	cmnlt	fp, r2, ror #4
    5d70:	stmdavs	r1!, {r0, r8, r9, fp, ip, sp}
    5d74:	subscs	r6, sp, r3, rrx
    5d78:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    5d7c:	rsbvc	r2, r3, #44, 6	; 0xb0000000
    5d80:	stmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}
    5d84:			; <UNDEFINED> instruction: 0xf7fb2020
    5d88:	strb	lr, [sp, ip, ror #29]!
    5d8c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    5d90:			; <UNDEFINED> instruction: 0x4604b538
    5d94:	strmi	r7, [sp], -r0, asr #20
    5d98:			; <UNDEFINED> instruction: 0x232cb930
    5d9c:	strtmi	r4, [r0], -r9, lsr #12
    5da0:	pop	{r0, r1, r5, r6, r9, ip, sp, lr}
    5da4:			; <UNDEFINED> instruction: 0xe6a74038
    5da8:			; <UNDEFINED> instruction: 0xf7fb6821
    5dac:	ubfx	lr, sl, #29, #21
    5db0:	bmi	13425c <__assert_fail@plt+0x132628>
    5db4:	stmdbmi	r4, {r1, r3, r4, r5, r6, sl, lr}
    5db8:			; <UNDEFINED> instruction: 0xf7ff4479
    5dbc:	bmi	f5b90 <__assert_fail@plt+0xf3f5c>
    5dc0:			; <UNDEFINED> instruction: 0xe7f8447a
    5dc4:	andeq	r3, r0, r4, lsr #25
    5dc8:	andeq	r3, r0, r0, lsr #28
    5dcc:	muleq	r0, r0, ip
    5dd0:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    5dd4:	svclt	0x0066f7ff
    5dd8:	andeq	r3, r0, lr, lsl #25
    5ddc:	mrrc	9, 0, r4, r3, cr2
    5de0:	ldrbtmi	r2, [r9], #-2832	; 0xfffff4f0
    5de4:	svclt	0x005ef7ff
    5de8:	andeq	r3, r0, r6, lsl #25
    5dec:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    5df0:			; <UNDEFINED> instruction: 0xf7ff4479
    5df4:	svclt	0x0000bf57
    5df8:	andeq	r3, r0, ip, ror ip
    5dfc:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    5e00:			; <UNDEFINED> instruction: 0xf7ff4479
    5e04:	svclt	0x0000bf4f
    5e08:	andeq	r3, r0, r4, ror ip
    5e0c:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    5e10:			; <UNDEFINED> instruction: 0xf7ff4479
    5e14:	svclt	0x0000bf47
    5e18:	andeq	r3, r0, r8, lsr #25
    5e1c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    5e20:	svclt	0x0040f7ff
    5e24:	andeq	r3, r0, r6, lsr #1
    5e28:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    5e2c:	svclt	0x003af7ff
    5e30:	andeq	r3, r0, lr, asr #24
    5e34:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    5e38:			; <UNDEFINED> instruction: 0xf7ff4479
    5e3c:	svclt	0x0000bf33
    5e40:	andeq	r3, r0, r8, asr #24
    5e44:	svclt	0x0000e7ea
    5e48:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    5e4c:			; <UNDEFINED> instruction: 0xf7ff4479
    5e50:	svclt	0x0000bf29
    5e54:	andeq	r3, r0, r4, ror #1
    5e58:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    5e5c:	svclt	0x0022f7ff
    5e60:	andeq	r3, r0, sl, lsr #24
    5e64:			; <UNDEFINED> instruction: 0x4615b538
    5e68:			; <UNDEFINED> instruction: 0xf7ff4604
    5e6c:			; <UNDEFINED> instruction: 0x4629fef7
    5e70:	pop	{r5, r9, sl, lr}
    5e74:			; <UNDEFINED> instruction: 0xf7ff4038
    5e78:	svclt	0x0000bf8b
    5e7c:			; <UNDEFINED> instruction: 0x4615b538
    5e80:			; <UNDEFINED> instruction: 0xf7ff4604
    5e84:	strtmi	pc, [r9], -fp, ror #29
    5e88:	pop	{r5, r9, sl, lr}
    5e8c:			; <UNDEFINED> instruction: 0xf7ff4038
    5e90:	svclt	0x0000bf8f
    5e94:	addlt	fp, r2, r0, lsl r5
    5e98:	stc	6, cr4, [sp, #16]
    5e9c:			; <UNDEFINED> instruction: 0xf7ff0b00
    5ea0:			; <UNDEFINED> instruction: 0x4620fedd
    5ea4:	bleq	41520 <__assert_fail@plt+0x3f8ec>
    5ea8:	pop	{r1, ip, sp, pc}
    5eac:			; <UNDEFINED> instruction: 0xf7ff4010
    5eb0:	svclt	0x0000bf95
    5eb4:			; <UNDEFINED> instruction: 0x4615b538
    5eb8:			; <UNDEFINED> instruction: 0xf7ff4604
    5ebc:	strtmi	pc, [r9], -pc, asr #29
    5ec0:	pop	{r5, r9, sl, lr}
    5ec4:			; <UNDEFINED> instruction: 0xf7ff4038
    5ec8:	svclt	0x0000bfa1
    5ecc:	addlt	fp, r2, r0, lsl r5
    5ed0:	stmib	sp, {r2, r9, sl, lr}^
    5ed4:			; <UNDEFINED> instruction: 0xf7ff3200
    5ed8:	ldmib	sp, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    5edc:	strtmi	r3, [r0], -r0, lsl #4
    5ee0:	pop	{r1, ip, sp, pc}
    5ee4:			; <UNDEFINED> instruction: 0xf7ff4010
    5ee8:	svclt	0x0000bf99
    5eec:	addlt	fp, r2, r0, lsl r5
    5ef0:	stmib	sp, {r2, r9, sl, lr}^
    5ef4:			; <UNDEFINED> instruction: 0xf7ff3200
    5ef8:	ldmib	sp, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    5efc:	strtmi	r3, [r0], -r0, lsl #4
    5f00:	pop	{r1, ip, sp, pc}
    5f04:			; <UNDEFINED> instruction: 0xf7ff4010
    5f08:	svclt	0x0000bf8f
    5f0c:			; <UNDEFINED> instruction: 0x4615b538
    5f10:			; <UNDEFINED> instruction: 0xf7ff4604
    5f14:	strtmi	pc, [r9], -r3, lsr #29
    5f18:	pop	{r5, r9, sl, lr}
    5f1c:			; <UNDEFINED> instruction: 0xf7ff4038
    5f20:	svclt	0x0000bf65
    5f24:			; <UNDEFINED> instruction: 0x4615b538
    5f28:			; <UNDEFINED> instruction: 0xf7ff4604
    5f2c:			; <UNDEFINED> instruction: 0x4629fe97
    5f30:	pop	{r5, r9, sl, lr}
    5f34:			; <UNDEFINED> instruction: 0xf7ff4038
    5f38:	svclt	0x0000bf61
    5f3c:			; <UNDEFINED> instruction: 0x4615b538
    5f40:			; <UNDEFINED> instruction: 0xf7ff4604
    5f44:	strtmi	pc, [r9], -fp, lsl #29
    5f48:	pop	{r5, r9, sl, lr}
    5f4c:			; <UNDEFINED> instruction: 0xf7ff4038
    5f50:	svclt	0x0000bf71
    5f54:	addlt	fp, r2, r0, lsl r5
    5f58:	stmib	sp, {r2, r9, sl, lr}^
    5f5c:			; <UNDEFINED> instruction: 0xf7ff3200
    5f60:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    5f64:	strtmi	r3, [r0], -r0, lsl #4
    5f68:	pop	{r1, ip, sp, pc}
    5f6c:			; <UNDEFINED> instruction: 0xf7ff4010
    5f70:	svclt	0x0000bf69
    5f74:			; <UNDEFINED> instruction: 0x4615b538
    5f78:			; <UNDEFINED> instruction: 0xf7ff4604
    5f7c:	strtmi	pc, [r9], -pc, ror #28
    5f80:	pop	{r5, r9, sl, lr}
    5f84:			; <UNDEFINED> instruction: 0xf7ff4038
    5f88:	svclt	0x0000bf5f
    5f8c:	addlt	fp, r2, r0, lsl r5
    5f90:	stmib	sp, {r2, r9, sl, lr}^
    5f94:			; <UNDEFINED> instruction: 0xf7ff3200
    5f98:	ldmib	sp, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    5f9c:	strtmi	r3, [r0], -r0, lsl #4
    5fa0:	pop	{r1, ip, sp, pc}
    5fa4:			; <UNDEFINED> instruction: 0xf7ff4010
    5fa8:	svclt	0x0000bf57
    5fac:			; <UNDEFINED> instruction: 0x4604b510
    5fb0:	mrc2	7, 2, pc, cr4, cr15, {7}
    5fb4:	pop	{r5, r9, sl, lr}
    5fb8:			; <UNDEFINED> instruction: 0xf7ff4010
    5fbc:	svclt	0x0000bf09
    5fc0:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    5fc4:	stmdblt	r0, {r2, r3, r4, r5, r6, sl, lr}
    5fc8:	blmi	4f54b0 <__assert_fail@plt+0x4f387c>
    5fcc:	stmiapl	r3!, {r0, r2, r3, r9, sl, lr}^
    5fd0:			; <UNDEFINED> instruction: 0xf7ff6818
    5fd4:	bmi	485828 <__assert_fail@plt+0x483bf4>
    5fd8:	andsvs	r4, r0, sl, ror r4
    5fdc:	blmi	432624 <__assert_fail@plt+0x4309f0>
    5fe0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5fe4:	vstrcs.16	s22, [r0, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    5fe8:	blmi	3ba3a8 <__assert_fail@plt+0x3b8774>
    5fec:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    5ff0:	ldrhtmi	lr, [r8], -sp
    5ff4:	mcrlt	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    5ff8:			; <UNDEFINED> instruction: 0xf7ff2101
    5ffc:	stccs	14, cr15, [r0, #-180]	; 0xffffff4c
    6000:	ldrb	sp, [r2, r2, ror #1]!
    6004:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    6008:	ldc	7, cr15, [ip], {251}	; 0xfb
    600c:			; <UNDEFINED> instruction: 0xf7fb2001
    6010:	svclt	0x0000ecce
    6014:	andeq	r4, r1, ip, asr #27
    6018:	andeq	r0, r0, ip, asr #4
    601c:	andeq	r7, r1, r8, ror #12
    6020:	andeq	r0, r0, r4, asr r2
    6024:	andeq	r7, r1, r4, asr r6
    6028:	andeq	r3, r0, r2, lsr #21
    602c:	strb	r2, [r7, r1, lsl #2]
    6030:	cfstr32mi	mvfx11, [r6], {16}
    6034:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    6038:			; <UNDEFINED> instruction: 0xf7ffb130
    603c:	strtmi	pc, [r0], -pc, lsl #29
    6040:			; <UNDEFINED> instruction: 0x4010e8bd
    6044:	stcllt	7, cr15, [r6, #1020]!	; 0x3fc
    6048:	svclt	0x0000bd10
    604c:	andeq	r7, r1, ip, lsl #12
    6050:	ldr	r2, [r5, r0, lsl #2]!
    6054:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    6058:	tstlt	fp, r3, lsl #16
    605c:	ldcllt	7, cr15, [sl, #1020]	; 0x3fc
    6060:	svclt	0x00004770
    6064:	andeq	r7, r1, sl, ror #11
    6068:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    606c:	stmdacc	r0, {r3, r4, fp, sp, lr}
    6070:	andcs	fp, r1, r8, lsl pc
    6074:	svclt	0x00004770
    6078:	ldrdeq	r7, [r1], -r6
    607c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    6080:			; <UNDEFINED> instruction: 0x47706818
    6084:	andeq	r7, r1, r2, asr #11
    6088:			; <UNDEFINED> instruction: 0x4601b510
    608c:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    6090:	teqlt	r8, r0, lsr #16
    6094:			; <UNDEFINED> instruction: 0xf7ffb111
    6098:	stmdavs	r0!, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    609c:			; <UNDEFINED> instruction: 0x4010e8bd
    60a0:	mrclt	7, 1, APSR_nzcv, cr6, cr15, {7}
    60a4:	svclt	0x0000bd10
    60a8:			; <UNDEFINED> instruction: 0x000175b2
    60ac:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    60b0:	tstlt	r8, r8, lsl r8
    60b4:	mcrlt	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    60b8:	svclt	0x00004770
    60bc:	muleq	r1, r2, r5
    60c0:			; <UNDEFINED> instruction: 0xf010b510
    60c4:	stcmi	15, cr0, [lr], {6}
    60c8:	ldrbtmi	r4, [ip], #-1546	; 0xfffff9f6
    60cc:	andle	r6, sl, r3, lsr #16
    60d0:	tstlt	r9, fp, asr r1
    60d4:			; <UNDEFINED> instruction: 0xf7ff4618
    60d8:	stmdavs	r3!, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    60dc:			; <UNDEFINED> instruction: 0x4010e8bd
    60e0:			; <UNDEFINED> instruction: 0xf7ff4618
    60e4:	tstlt	r3, sp, lsr #28
    60e8:			; <UNDEFINED> instruction: 0xf010bd10
    60ec:	rscsle	r0, fp, r5, lsl #30
    60f0:	andcs	r4, r1, r4, lsl #18
    60f4:			; <UNDEFINED> instruction: 0x4010e8bd
    60f8:			; <UNDEFINED> instruction: 0xf7fb4479
    60fc:	svclt	0x0000bcbd
    6100:	andeq	r7, r1, r6, ror r5
    6104:	andeq	r3, r0, r0, ror #21
    6108:			; <UNDEFINED> instruction: 0xf0104b0a
    610c:	ldrbtmi	r0, [fp], #-3846	; 0xfffff0fa
    6110:	andle	r6, r3, fp, lsl r8
    6114:	ldrmi	fp, [r8], -r3, lsr #2
    6118:	mcrlt	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    611c:	ldrbmi	fp, [r0, -r3, lsl #2]!
    6120:	svceq	0x0005f010
    6124:			; <UNDEFINED> instruction: 0x460ad0fb
    6128:	andcs	r4, r1, r3, lsl #18
    612c:			; <UNDEFINED> instruction: 0xf7fb4479
    6130:	svclt	0x0000bca3
    6134:	andeq	r7, r1, r2, lsr r5
    6138:	andeq	r3, r0, ip, lsr #21
    613c:			; <UNDEFINED> instruction: 0xf010b4f0
    6140:	ldcmi	15, cr0, [r1], {6}
    6144:	svcmi	0x00114615
    6148:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    614c:	ldrbtmi	r9, [pc], #-2564	; 6154 <__assert_fail@plt+0x4520>
    6150:	andle	r6, r6, r4, lsr #16
    6154:	orrslt	fp, r5, r4, asr #2
    6158:	strtmi	r4, [r0], -r9, lsr #12
    615c:			; <UNDEFINED> instruction: 0xf7ffbcf0
    6160:	tstlt	ip, r9, lsl #30
    6164:			; <UNDEFINED> instruction: 0x4770bcf0
    6168:	svceq	0x0005f010
    616c:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    6170:			; <UNDEFINED> instruction: 0x46324613
    6174:	ldcllt	8, cr5, [r0], #224	; 0xe0
    6178:			; <UNDEFINED> instruction: 0xf0006800
    617c:			; <UNDEFINED> instruction: 0x4620bbf5
    6180:	ldcllt	6, cr4, [r0], #68	; 0x44
    6184:	mcrlt	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    6188:	strdeq	r7, [r1], -r6
    618c:	andeq	r4, r1, r2, asr #24
    6190:	andeq	r0, r0, ip, asr #4
    6194:			; <UNDEFINED> instruction: 0xf010b4f0
    6198:	ldcmi	15, cr0, [r3], {6}
    619c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    61a0:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    61a4:	ldrbtmi	r6, [ip], #1796	; 0x704
    61a8:	andle	r6, r9, r4, lsr #16
    61ac:			; <UNDEFINED> instruction: 0x4615b15c
    61b0:			; <UNDEFINED> instruction: 0x4632463b
    61b4:	strtmi	fp, [r9], -r5, lsr #3
    61b8:	ldcllt	6, cr4, [r0], #128	; 0x80
    61bc:	mcrlt	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    61c0:	ldfltp	f3, [r0], #48	; 0x30
    61c4:			; <UNDEFINED> instruction: 0xf0104770
    61c8:	rscsle	r0, sl, r5, lsl #30
    61cc:	ldrmi	r4, [sl], -r8, lsl #16
    61d0:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    61d4:	strvs	lr, [r4, -sp, asr #19]
    61d8:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    61dc:	bllt	ff1421e4 <__assert_fail@plt+0xff1405b0>
    61e0:	ldcllt	6, cr4, [r0], #128	; 0x80
    61e4:	mrclt	7, 1, APSR_nzcv, cr8, cr15, {7}
    61e8:	andeq	r7, r1, r0, lsr #9
    61ec:	andeq	r4, r1, sl, ror #23
    61f0:	andeq	r0, r0, ip, asr #4
    61f4:			; <UNDEFINED> instruction: 0xf010b4f0
    61f8:	ldcmi	15, cr0, [r2], {6}
    61fc:	svcmi	0x00124615
    6200:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    6204:	mulscs	r0, sp, r8
    6208:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    620c:	cmplt	r4, r6
    6210:			; <UNDEFINED> instruction: 0x4629b195
    6214:	ldcllt	6, cr4, [r0], #128	; 0x80
    6218:	mrclt	7, 3, APSR_nzcv, cr8, cr15, {7}
    621c:	ldfltp	f3, [r0], #48	; 0x30
    6220:			; <UNDEFINED> instruction: 0xf0104770
    6224:	rscsle	r0, sl, r5, lsl #30
    6228:	ldrmi	r4, [r3], -r8, lsl #16
    622c:	ldmdapl	r8!, {r1, r4, r5, r9, sl, lr}
    6230:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    6234:	bllt	fe64223c <__assert_fail@plt+0xfe640608>
    6238:	ldrmi	r4, [r1], -r0, lsr #12
    623c:			; <UNDEFINED> instruction: 0xf7ffbcf0
    6240:	svclt	0x0000bdd5
    6244:	andeq	r7, r1, lr, lsr r4
    6248:	andeq	r4, r1, r8, lsl #23
    624c:	andeq	r0, r0, ip, asr #4
    6250:			; <UNDEFINED> instruction: 0xf010b4f0
    6254:	ldcmi	15, cr0, [r2], {6}
    6258:	svcmi	0x00124615
    625c:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    6260:			; <UNDEFINED> instruction: 0x2010f8bd
    6264:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6268:	cmplt	r4, r6
    626c:			; <UNDEFINED> instruction: 0x4629b195
    6270:	ldcllt	6, cr4, [r0], #128	; 0x80
    6274:	mrclt	7, 2, APSR_nzcv, cr6, cr15, {7}
    6278:	ldfltp	f3, [r0], #48	; 0x30
    627c:			; <UNDEFINED> instruction: 0xf0104770
    6280:	rscsle	r0, sl, r5, lsl #30
    6284:	ldrmi	r4, [r3], -r8, lsl #16
    6288:	ldmdapl	r8!, {r1, r4, r5, r9, sl, lr}
    628c:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    6290:	bllt	1ac2298 <__assert_fail@plt+0x1ac0664>
    6294:	ldrmi	r4, [r1], -r0, lsr #12
    6298:			; <UNDEFINED> instruction: 0xf7ffbcf0
    629c:	svclt	0x0000bdaf
    62a0:	andeq	r7, r1, r2, ror #7
    62a4:	andeq	r4, r1, ip, lsr #22
    62a8:	andeq	r0, r0, ip, asr #4
    62ac:			; <UNDEFINED> instruction: 0xf010b4f0
    62b0:	ldcmi	15, cr0, [r1], {6}
    62b4:	svcmi	0x00114615
    62b8:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    62bc:	ldrbtmi	r9, [pc], #-2564	; 62c4 <__assert_fail@plt+0x4690>
    62c0:	andle	r6, r6, r4, lsr #16
    62c4:	orrslt	fp, r5, r4, asr #2
    62c8:	strtmi	r4, [r0], -r9, lsr #12
    62cc:			; <UNDEFINED> instruction: 0xf7ffbcf0
    62d0:	strdlt	fp, [ip, -r1]
    62d4:			; <UNDEFINED> instruction: 0x4770bcf0
    62d8:	svceq	0x0005f010
    62dc:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    62e0:			; <UNDEFINED> instruction: 0x46324613
    62e4:	ldcllt	8, cr5, [r0], #224	; 0xe0
    62e8:			; <UNDEFINED> instruction: 0xf0006800
    62ec:			; <UNDEFINED> instruction: 0x4620bb3d
    62f0:	ldcllt	6, cr4, [r0], #68	; 0x44
    62f4:	stclt	7, cr15, [sl, #1020]	; 0x3fc
    62f8:	andeq	r7, r1, r6, lsl #7
    62fc:	ldrdeq	r4, [r1], -r2
    6300:	andeq	r0, r0, ip, asr #4
    6304:			; <UNDEFINED> instruction: 0xf010b4f0
    6308:	ldcmi	15, cr0, [r3], {6}
    630c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    6310:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    6314:	ldrbtmi	r6, [ip], #1796	; 0x704
    6318:	andle	r6, r9, r4, lsr #16
    631c:			; <UNDEFINED> instruction: 0x4615b15c
    6320:			; <UNDEFINED> instruction: 0x4632463b
    6324:	strtmi	fp, [r9], -r5, lsr #3
    6328:	ldcllt	6, cr4, [r0], #128	; 0x80
    632c:	stcllt	7, cr15, [lr, #1020]	; 0x3fc
    6330:	ldfltp	f3, [r0], #48	; 0x30
    6334:			; <UNDEFINED> instruction: 0xf0104770
    6338:	rscsle	r0, sl, r5, lsl #30
    633c:	ldrmi	r4, [sl], -r8, lsl #16
    6340:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    6344:	strvs	lr, [r4, -sp, asr #19]
    6348:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    634c:	bllt	342354 <__assert_fail@plt+0x340720>
    6350:	ldcllt	6, cr4, [r0], #128	; 0x80
    6354:	stcllt	7, cr15, [r2, #-1020]!	; 0xfffffc04
    6358:	andeq	r7, r1, r0, lsr r3
    635c:	andeq	r4, r1, sl, ror sl
    6360:	andeq	r0, r0, ip, asr #4
    6364:			; <UNDEFINED> instruction: 0xf010b4f0
    6368:	ldcmi	15, cr0, [r1], {6}
    636c:	svcmi	0x00114615
    6370:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    6374:	ldrbtmi	r9, [pc], #-2564	; 637c <__assert_fail@plt+0x4748>
    6378:	andle	r6, r6, r4, lsr #16
    637c:	orrslt	fp, r5, r4, asr #2
    6380:	strtmi	r4, [r0], -r9, lsr #12
    6384:			; <UNDEFINED> instruction: 0xf7ffbcf0
    6388:	ldrdlt	fp, [ip, -r9]
    638c:			; <UNDEFINED> instruction: 0x4770bcf0
    6390:	svceq	0x0005f010
    6394:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    6398:			; <UNDEFINED> instruction: 0x46324613
    639c:	ldcllt	8, cr5, [r0], #224	; 0xe0
    63a0:			; <UNDEFINED> instruction: 0xf0006800
    63a4:	strtmi	fp, [r0], -r1, ror #21
    63a8:	ldcllt	6, cr4, [r0], #68	; 0x44
    63ac:	stcllt	7, cr15, [r2, #-1020]	; 0xfffffc04
    63b0:	andeq	r7, r1, lr, asr #5
    63b4:	andeq	r4, r1, sl, lsl sl
    63b8:	andeq	r0, r0, ip, asr #4
    63bc:			; <UNDEFINED> instruction: 0xf010b4f0
    63c0:	ldcmi	15, cr0, [r3], {6}
    63c4:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    63c8:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    63cc:	ldrbtmi	r6, [ip], #1796	; 0x704
    63d0:	andle	r6, r9, r4, lsr #16
    63d4:			; <UNDEFINED> instruction: 0x4615b15c
    63d8:			; <UNDEFINED> instruction: 0x4632463b
    63dc:	strtmi	fp, [r9], -r5, lsr #3
    63e0:	ldcllt	6, cr4, [r0], #128	; 0x80
    63e4:	ldclt	7, cr15, [r6, #1020]!	; 0x3fc
    63e8:	ldfltp	f3, [r0], #48	; 0x30
    63ec:			; <UNDEFINED> instruction: 0xf0104770
    63f0:	rscsle	r0, sl, r5, lsl #30
    63f4:	ldrmi	r4, [sl], -r8, lsl #16
    63f8:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    63fc:	strvs	lr, [r4, -sp, asr #19]
    6400:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    6404:	blt	fec4240c <__assert_fail@plt+0xfec407d8>
    6408:	ldcllt	6, cr4, [r0], #128	; 0x80
    640c:	ldclt	7, cr15, [sl, #-1020]	; 0xfffffc04
    6410:	andeq	r7, r1, r8, ror r2
    6414:	andeq	r4, r1, r2, asr #19
    6418:	andeq	r0, r0, ip, asr #4
    641c:			; <UNDEFINED> instruction: 0xf010b530
    6420:	ldcmi	15, cr0, [r3], {6}
    6424:	blvc	1041eec <__assert_fail@plt+0x10402b8>
    6428:	addlt	r4, r3, r2, lsl sp
    642c:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    6430:	andle	r6, r8, r4, lsr #16
    6434:			; <UNDEFINED> instruction: 0xb1aab154
    6438:			; <UNDEFINED> instruction: 0x46204611
    643c:	pop	{r0, r1, ip, sp, pc}
    6440:			; <UNDEFINED> instruction: 0xf7ff4030
    6444:	tstlt	ip, r7, lsr #26
    6448:	ldclt	0, cr11, [r0, #-12]!
    644c:	svceq	0x0005f010
    6450:	stmdami	r9, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    6454:	stmdapl	fp!, {r1, r3, r4, r9, sl, lr}
    6458:	blvc	41a94 <__assert_fail@plt+0x3fe60>
    645c:			; <UNDEFINED> instruction: 0xf0006818
    6460:	ldrb	pc, [r1, r3, lsl #21]!	; <UNPREDICTABLE>
    6464:	andlt	r4, r3, r0, lsr #12
    6468:	ldrhtmi	lr, [r0], -sp
    646c:	ldclt	7, cr15, [r6], #1020	; 0x3fc
    6470:	andeq	r7, r1, r4, lsl r2
    6474:	andeq	r4, r1, r2, ror #18
    6478:	andeq	r0, r0, ip, asr #4
    647c:	addslt	fp, r4, r0, ror r5
    6480:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6484:			; <UNDEFINED> instruction: 0xf8dfac03
    6488:	movtcs	ip, #88	; 0x58
    648c:	bmi	55788c <__assert_fail@plt+0x555c58>
    6490:	strmi	r9, [r5], -r1
    6494:	andls	r4, r0, #2046820352	; 0x7a000000
    6498:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    649c:	andcs	r4, r1, #14680064	; 0xe00000
    64a0:			; <UNDEFINED> instruction: 0x46204619
    64a4:	ldrdgt	pc, [r0], -ip
    64a8:	subgt	pc, ip, sp, asr #17
    64ac:	stceq	0, cr15, [r0], {79}	; 0x4f
    64b0:	bl	fed444a4 <__assert_fail@plt+0xfed42870>
    64b4:	strtmi	r4, [r3], -sl, lsr #12
    64b8:	andcs	r2, r4, r6, lsl #2
    64bc:			; <UNDEFINED> instruction: 0xf7ff9600
    64c0:	bmi	28609c <__assert_fail@plt+0x284468>
    64c4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    64c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64cc:	subsmi	r9, sl, r3, lsl fp
    64d0:	andslt	sp, r4, r1, lsl #2
    64d4:			; <UNDEFINED> instruction: 0xf7fbbd70
    64d8:	svclt	0x0000e98a
    64dc:	andeq	r4, r1, r4, lsl #18
    64e0:	strdeq	r0, [r0], -r8
    64e4:	andeq	r3, r0, r0, lsr #12
    64e8:	andeq	r4, r1, sl, asr #17
    64ec:			; <UNDEFINED> instruction: 0xf010b4f0
    64f0:	ldcmi	15, cr0, [sl], {6}
    64f4:	mrcmi	6, 0, r4, cr10, cr7, {0}
    64f8:	ldrbtmi	r4, [ip], #-1565	; 0xfffff9e3
    64fc:	ldrbtmi	r9, [lr], #-2564	; 0xfffff5fc
    6500:	andsle	r6, r3, r4, lsr #16
    6504:	blx	fecb2bbc <__assert_fail@plt+0xfecb0f88>
    6508:	stmdbeq	r0, {r1, r7, ip, sp, lr, pc}^
    650c:	svclt	0x00082f00
    6510:	ldmiblt	r0!, {sp}^
    6514:	svclt	0x00181e13
    6518:	svccs	0x00002301
    651c:	movwcs	fp, #3864	; 0xf18
    6520:			; <UNDEFINED> instruction: 0x4620b193
    6524:	ldcllt	6, cr4, [r0], #68	; 0x44
    6528:	ldclt	7, cr15, [r2], #-1020	; 0xfffffc04
    652c:	ldfltp	f3, [r0], #48	; 0x30
    6530:			; <UNDEFINED> instruction: 0xf0104770
    6534:	rscsle	r0, sl, r5, lsl #30
    6538:	ldrmi	r4, [r3], -sl, lsl #16
    653c:	ldmdapl	r0!, {r1, r3, r5, r9, sl, lr}
    6540:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    6544:	blt	44254c <__assert_fail@plt+0x440918>
    6548:			; <UNDEFINED> instruction: 0x46204639
    654c:			; <UNDEFINED> instruction: 0xf7ffbcf0
    6550:	ldrtmi	fp, [r9], -r9, lsl #25
    6554:	ldcllt	6, cr4, [r0], #128	; 0x80
    6558:	bllt	fe04455c <__assert_fail@plt+0xfe042928>
    655c:	andeq	r7, r1, r6, asr #2
    6560:	muleq	r1, r2, r8
    6564:	andeq	r0, r0, ip, asr #4
    6568:	addslt	fp, r4, r0, ror r5
    656c:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6570:			; <UNDEFINED> instruction: 0xf8dfac03
    6574:	movtcs	ip, #88	; 0x58
    6578:	bmi	557978 <__assert_fail@plt+0x555d44>
    657c:	strmi	r9, [r5], -r1
    6580:	andls	r4, r0, #2046820352	; 0x7a000000
    6584:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6588:	andcs	r4, r1, #14680064	; 0xe00000
    658c:			; <UNDEFINED> instruction: 0x46204619
    6590:	ldrdgt	pc, [r0], -ip
    6594:	subgt	pc, ip, sp, asr #17
    6598:	stceq	0, cr15, [r0], {79}	; 0x4f
    659c:	bl	fc4590 <__assert_fail@plt+0xfc295c>
    65a0:	strtmi	r4, [r3], -sl, lsr #12
    65a4:	andcs	r2, r4, r6, lsl #2
    65a8:			; <UNDEFINED> instruction: 0xf7ff9600
    65ac:	bmi	286430 <__assert_fail@plt+0x2847fc>
    65b0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    65b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    65b8:	subsmi	r9, sl, r3, lsl fp
    65bc:	andslt	sp, r4, r1, lsl #2
    65c0:			; <UNDEFINED> instruction: 0xf7fbbd70
    65c4:	svclt	0x0000e914
    65c8:	andeq	r4, r1, r8, lsl r8
    65cc:	strdeq	r0, [r0], -r8
    65d0:	andeq	r3, r0, ip, lsr r5
    65d4:	ldrdeq	r4, [r1], -lr
    65d8:	addlt	fp, r2, r0, lsr r4
    65dc:			; <UNDEFINED> instruction: 0xf0104c17
    65e0:	movwls	r0, #7942	; 0x1f06
    65e4:			; <UNDEFINED> instruction: 0xf89d447c
    65e8:	stmdavs	r3!, {r4, ip, lr}
    65ec:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    65f0:	cmplt	fp, r8
    65f4:	ldrmi	fp, [r1], -r2, asr #3
    65f8:			; <UNDEFINED> instruction: 0x462a4618
    65fc:	ldclt	0, cr11, [r0], #-8
    6600:	ldclt	7, cr15, [ip], #-1020	; 0xfffffc04
    6604:	andlt	fp, r2, r3, lsl r1
    6608:			; <UNDEFINED> instruction: 0x4770bc30
    660c:	svceq	0x0005f010
    6610:	blmi	33a9fc <__assert_fail@plt+0x338dc8>
    6614:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    6618:	blmi	2f4bb4 <__assert_fail@plt+0x2f2f80>
    661c:	bls	57810 <__assert_fail@plt+0x55bdc>
    6620:	ldclt	0, cr11, [r0], #-8
    6624:	stmiblt	r0!, {ip, sp, lr, pc}
    6628:			; <UNDEFINED> instruction: 0x46294618
    662c:	ldclt	0, cr11, [r0], #-8
    6630:	bllt	fefc4634 <__assert_fail@plt+0xfefc2a00>
    6634:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    6638:	svclt	0x0000e7f1
    663c:	andeq	r7, r1, ip, asr r0
    6640:	andeq	r4, r1, r2, lsr #15
    6644:	andeq	r0, r0, ip, asr #4
    6648:	andeq	r3, r0, ip, lsr r4
    664c:	andeq	r3, r0, sl, lsl r4
    6650:	addslt	fp, r8, r0, ror r5
    6654:	ldrmi	r4, [r6], -r1, lsr #24
    6658:			; <UNDEFINED> instruction: 0xf0104a21
    665c:	movwls	r0, #24326	; 0x5f06
    6660:	blmi	817858 <__assert_fail@plt+0x815c24>
    6664:	stmdavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    6668:	ldmpl	r3, {r0, r1, r2, r3, r4, sl, fp, lr}^
    666c:	bls	157864 <__assert_fail@plt+0x155c30>
    6670:	tstls	r7, #1769472	; 0x1b0000
    6674:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6678:	movwlt	sp, #20502	; 0x5016
    667c:			; <UNDEFINED> instruction: 0x011ce9dd
    6680:	bmi	6b16a4 <__assert_fail@plt+0x6afa70>
    6684:	stmib	sp, {r6, r8, r9, sp}^
    6688:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
    668c:	andls	r4, r0, #26214400	; 0x1900000
    6690:	andcs	r4, r1, #32, 12	; 0x2000000
    6694:	b	ff0c4688 <__assert_fail@plt+0xff0c2a54>
    6698:	movwcs	r4, #1586	; 0x632
    669c:	andcs	r2, r2, r6, lsl #2
    66a0:			; <UNDEFINED> instruction: 0xf7ff9400
    66a4:	and	pc, r0, r3, lsr #30
    66a8:	bmi	472be4 <__assert_fail@plt+0x470fb0>
    66ac:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    66b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66b4:	subsmi	r9, sl, r7, lsl fp
    66b8:	andslt	sp, r8, lr, lsl #2
    66bc:			; <UNDEFINED> instruction: 0xf010bd70
    66c0:	rscsle	r0, r2, r5, lsl #30
    66c4:	stmdapl	r3!, {r0, r1, r3, fp, lr}
    66c8:	ldrmi	lr, [ip, #-2525]	; 0xfffff623
    66cc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    66d0:			; <UNDEFINED> instruction: 0xf0006818
    66d4:	strb	pc, [r8, r9, asr #18]!	; <UNPREDICTABLE>
    66d8:	stm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66dc:	andeq	r6, r1, r0, ror #31
    66e0:	andeq	r4, r1, ip, lsr #14
    66e4:	strdeq	r0, [r0], -r8
    66e8:	andeq	r4, r1, r4, lsr #14
    66ec:	andeq	r3, r0, sl, lsr r4
    66f0:	andeq	r4, r1, r2, ror #13
    66f4:	andeq	r0, r0, ip, asr #4
    66f8:			; <UNDEFINED> instruction: 0x4617b5f0
    66fc:			; <UNDEFINED> instruction: 0xf0104d20
    6700:	bmi	80a320 <__assert_fail@plt+0x8086ec>
    6704:	ldrbtmi	fp, [sp], #-149	; 0xffffff6b
    6708:	stmiapl	sl!, {r0, r1, r2, r3, r4, sl, fp, lr}
    670c:	cfldrsmi	mvf4, [pc, #-496]	; 6524 <__assert_fail@plt+0x48f0>
    6710:	ldmdavs	r2, {r1, r2, r5, fp, sp, lr}
    6714:			; <UNDEFINED> instruction: 0xf04f9213
    6718:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
    671c:	mvnlt	sp, r3, lsl r0
    6720:	vstrge.16	s18, [r3, #-52]	; 0xffffffcc	; <UNPREDICTABLE>
    6724:	movtcs	r4, #2586	; 0xa1a
    6728:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    672c:	andls	r9, r0, #1073741824	; 0x40000000
    6730:	andcs	r4, r1, #26214400	; 0x1900000
    6734:	b	1cc4728 <__assert_fail@plt+0x1cc2af4>
    6738:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    673c:	ldrtmi	r4, [r9], -sl, lsr #12
    6740:	blx	fe444746 <__assert_fail@plt+0xfe442b12>
    6744:	mrslt	lr, (UNDEF: 78)
    6748:	blmi	398f98 <__assert_fail@plt+0x397364>
    674c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6750:	blls	4e07c0 <__assert_fail@plt+0x4deb8c>
    6754:	tstle	r1, sl, asr r0
    6758:	ldcllt	0, cr11, [r0, #84]!	; 0x54
    675c:	svceq	0x0005f010
    6760:	stmdami	sp, {r1, r4, r5, r6, r7, ip, lr, pc}
    6764:	blls	697fd4 <__assert_fail@plt+0x6963a0>
    6768:	stmdavs	r0, {r3, r5, fp, ip, lr}
    676c:			; <UNDEFINED> instruction: 0xf8fcf000
    6770:	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6774:			; <UNDEFINED> instruction: 0xf7ff4629
    6778:	strb	pc, [r5, fp, lsl #22]!	; <UNPREDICTABLE>
    677c:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6780:	andeq	r4, r1, sl, lsl #13
    6784:	strdeq	r0, [r0], -r8
    6788:	andeq	r6, r1, r4, lsr pc
    678c:	andeq	r4, r1, r6, ror r6
    6790:	andeq	r3, r0, r6, asr #5
    6794:	andeq	r4, r1, r4, asr #12
    6798:	andeq	r0, r0, ip, asr #4
    679c:			; <UNDEFINED> instruction: 0xf010b470
    67a0:	ldcmi	15, cr0, [r0], {6}
    67a4:	mrcmi	6, 0, r4, cr0, cr13, {0}
    67a8:	blls	d79a0 <__assert_fail@plt+0xd5d6c>
    67ac:	stmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    67b0:	cmplt	r4, r6
    67b4:	strtmi	fp, [r0], -sl, lsl #3
    67b8:	ldcllt	6, cr4, [r0], #-68	; 0xffffffbc
    67bc:	bllt	ffdc47c0 <__assert_fail@plt+0xffdc2b8c>
    67c0:	ldfltp	f3, [r0], #-48	; 0xffffffd0
    67c4:			; <UNDEFINED> instruction: 0xf0104770
    67c8:	rscsle	r0, sl, r5, lsl #30
    67cc:	strtmi	r4, [sl], -r7, lsl #16
    67d0:	ldcllt	8, cr5, [r0], #-192	; 0xffffff40
    67d4:			; <UNDEFINED> instruction: 0xf0006800
    67d8:	strtmi	fp, [r0], -r7, asr #17
    67dc:			; <UNDEFINED> instruction: 0xf7ffbc70
    67e0:	svclt	0x0000baf7
    67e4:	muleq	r1, r8, lr
    67e8:	andeq	r4, r1, r4, ror #11
    67ec:	andeq	r0, r0, ip, asr #4
    67f0:	bmi	219414 <__assert_fail@plt+0x2177e0>
    67f4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    67f8:	tstlt	r3, fp, lsl r8
    67fc:	blmi	1985c4 <__assert_fail@plt+0x196990>
    6800:	stmdbmi	r6, {r0, sp}
    6804:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    6808:			; <UNDEFINED> instruction: 0xf7fb681a
    680c:	svclt	0x0000b935
    6810:	andeq	r6, r1, ip, asr #28
    6814:	muleq	r1, sl, r5
    6818:	andeq	r0, r0, ip, lsr #4
    681c:	ldrdeq	r3, [r0], -r2
    6820:	blx	fec33d08 <__assert_fail@plt+0xfec320d4>
    6824:	bmi	68362c <__assert_fail@plt+0x6819f8>
    6828:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    682c:	ldrmi	fp, [r9], -ip, lsl #30
    6830:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6834:	stmdacs	r2, {r0, r3, r6, r8, fp, ip, sp, pc}
    6838:	blmi	57a864 <__assert_fail@plt+0x578c30>
    683c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    6840:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6844:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6848:	andcs	fp, r0, r8, lsl #18
    684c:	ldcmi	13, cr11, [r1, #-224]	; 0xffffff20
    6850:	ldmdami	r1, {r0, sl, sp}
    6854:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    6858:			; <UNDEFINED> instruction: 0xf7fb602c
    685c:	orrslt	lr, r8, r0, ror #16
    6860:			; <UNDEFINED> instruction: 0xf7fb213b
    6864:			; <UNDEFINED> instruction: 0x4602e950
    6868:	stmdavc	r0, {r4, r5, r6, r8, ip, sp, pc}^
    686c:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    6870:	svclt	0x00182838
    6874:	svclt	0x00942b06
    6878:	andcs	r2, r0, r1
    687c:	ldmvc	r3, {r2, fp, ip, lr, pc}
    6880:	mvnle	r2, r0, lsl #22
    6884:	ldclt	0, cr6, [r8, #-432]!	; 0xfffffe50
    6888:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    688c:	andeq	r4, r1, lr, asr r5
    6890:	andeq	r0, r0, ip, asr #4
    6894:	strdeq	r6, [r1], -r0
    6898:	andeq	r3, r0, r6, ror r2
    689c:	blmi	b19150 <__assert_fail@plt+0xb1751c>
    68a0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    68a4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    68a8:	ldmdavs	fp, {r8, r9, sl, fp, sp, pc}
    68ac:			; <UNDEFINED> instruction: 0xf04f607b
    68b0:			; <UNDEFINED> instruction: 0xb3b10300
    68b4:	strmi	r4, [sp], -r4, lsl #12
    68b8:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68bc:			; <UNDEFINED> instruction: 0xf1004621
    68c0:	mcrrne	3, 0, r0, r2, cr8
    68c4:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    68c8:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    68cc:			; <UNDEFINED> instruction: 0xf7fa4668
    68d0:	teqcs	sp, r2, asr pc
    68d4:			; <UNDEFINED> instruction: 0xf7fa4606
    68d8:	stmdavc	r3, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    68dc:	tstlt	r3, r4, lsl #12
    68e0:			; <UNDEFINED> instruction: 0xf8042300
    68e4:	ldmdbmi	fp, {r0, r8, r9, fp, ip, sp}
    68e8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    68ec:	blx	ffb448e8 <__assert_fail@plt+0xffb42cb4>
    68f0:	stmdavc	r3!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    68f4:	ldmdbmi	r8, {r0, r1, r3, r8, r9, ip, sp, pc}
    68f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    68fc:	mcr	7, 7, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6900:	ldmdbmi	r6, {r3, r4, r6, r7, r8, ip, sp, pc}
    6904:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6908:	mrc	7, 6, APSR_nzcv, cr14, cr10, {7}
    690c:	andcs	fp, r1, r0, lsl r9
    6910:	and	r6, r7, r8, lsr #32
    6914:			; <UNDEFINED> instruction: 0x46204912
    6918:			; <UNDEFINED> instruction: 0xf7fa4479
    691c:			; <UNDEFINED> instruction: 0x4603eed6
    6920:	andcs	fp, r0, r8, ror r1
    6924:	blmi	299168 <__assert_fail@plt+0x297534>
    6928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    692c:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    6930:	qaddle	r4, sl, r9
    6934:	ldrtmi	r3, [sp], ip, lsl #14
    6938:	movwcs	fp, #11760	; 0x2df0
    693c:	eorvs	r2, fp, r1
    6940:	strdcs	lr, [r1], -r0
    6944:	strb	r6, [sp, fp, lsr #32]!
    6948:	svc	0x0050f7fa
    694c:	strdeq	r4, [r1], -r0
    6950:	strdeq	r0, [r0], -r8
    6954:	andeq	r3, r0, lr, ror #3
    6958:	andeq	r3, r0, r6, ror #3
    695c:	andeq	r3, r0, r2, ror #3
    6960:	ldrdeq	r3, [r0], -r8
    6964:	andeq	r4, r1, r8, ror #8
    6968:	bmi	a339a0 <__assert_fail@plt+0xa31d6c>
    696c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    6970:	cdpmi	0, 2, cr11, cr7, cr3, {4}
    6974:	vstmdbmi	r7!, {d10-d13}
    6978:	ldmdavs	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
    697c:	blvc	144ad0 <__assert_fail@plt+0x142e9c>
    6980:	stmdbcs	r6, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    6984:	stccs	15, cr11, [r0], {24}
    6988:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    698c:	streq	pc, [r0, #-79]	; 0xffffffb1
    6990:	eorsle	r9, r4, r0, lsl #6
    6994:			; <UNDEFINED> instruction: 0x46056853
    6998:	blmi	7f572c <__assert_fail@plt+0x7f3af8>
    699c:	bl	d7b90 <__assert_fail@plt+0xd5f5c>
    69a0:	stmibvs	sl, {r0, r7, r8}^
    69a4:	tstcs	r1, sp, lsl fp
    69a8:			; <UNDEFINED> instruction: 0x46284e1d
    69ac:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    69b0:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    69b4:			; <UNDEFINED> instruction: 0xf7fb4632
    69b8:	blls	40b90 <__assert_fail@plt+0x3ef5c>
    69bc:	tstcs	r1, sl, lsr r6
    69c0:	strtmi	r4, [r8], -r4, lsl #12
    69c4:	svc	0x00cef7fa
    69c8:			; <UNDEFINED> instruction: 0x46324b16
    69cc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    69d0:	strtmi	r4, [r8], -r4, lsl #8
    69d4:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69d8:	bmi	4d7a60 <__assert_fail@plt+0x4d5e2c>
    69dc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    69e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    69e4:	subsmi	r9, sl, r1, lsl #22
    69e8:	andlt	sp, r3, lr, lsl #2
    69ec:	ldrhtmi	lr, [r0], #141	; 0x8d
    69f0:	ldrbmi	fp, [r0, -r2]!
    69f4:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    69f8:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    69fc:			; <UNDEFINED> instruction: 0x463ae7d2
    6a00:			; <UNDEFINED> instruction: 0xf7fa2101
    6a04:			; <UNDEFINED> instruction: 0xe7e8efb0
    6a08:	mrc	7, 7, APSR_nzcv, cr0, cr10, {7}
    6a0c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    6a10:	andeq	r4, r1, r8, lsl r4
    6a14:	strdeq	r0, [r0], -r8
    6a18:	ldrdeq	r3, [r0], -r4
    6a1c:	andeq	r4, r1, ip, lsl #5
    6a20:	andeq	r3, r0, sl, lsr #4
    6a24:	andeq	r3, r0, sl, lsr #2
    6a28:			; <UNDEFINED> instruction: 0x000143b2
    6a2c:	andeq	r3, r0, sl, ror r1
    6a30:	andle	r2, r3, r2, lsl #16
    6a34:	svclt	0x0014280a
    6a38:	andcs	r2, r3, r6
    6a3c:	svclt	0x00004770
    6a40:	andle	r2, r4, r2, lsl #16
    6a44:	svclt	0x00142806
    6a48:	andcs	r2, r4, r6
    6a4c:	andcs	r4, r5, r0, ror r7
    6a50:	svclt	0x00004770
    6a54:	ldrbmi	lr, [r0, sp, lsr #18]!
    6a58:	strmi	fp, [r7], -r2, lsl #1
    6a5c:	ldrmi	r4, [r6], -sp, lsl #12
    6a60:			; <UNDEFINED> instruction: 0xf7fa461c
    6a64:	svccs	0x001cefc8
    6a68:	andle	r4, r6, r1, lsl #13
    6a6c:	andcs	r2, r0, r1, ror #6
    6a70:	andcc	pc, r0, r9, asr #17
    6a74:	pop	{r1, ip, sp, pc}
    6a78:			; <UNDEFINED> instruction: 0xf8df87f0
    6a7c:	movwcs	sl, #100	; 0x64
    6a80:	ldrtmi	r3, [r7], -r4, lsl #26
    6a84:	strdvs	r4, [r3], -sl
    6a88:			; <UNDEFINED> instruction: 0xf418e008
    6a8c:	smlawble	r2, r0, pc, r7	; <UNPREDICTABLE>
    6a90:	svclt	0x001c1a24
    6a94:	blcs	84ab8 <__assert_fail@plt+0x82e84>
    6a98:	ldrbtcc	pc, [pc], #260	; 6aa0 <__assert_fail@plt+0x4e6c>	; <UNPREDICTABLE>
    6a9c:	svcne	0x0004f855
    6aa0:	ldrtmi	r2, [r8], -r1, lsl #4
    6aa4:	mvnscc	pc, #79	; 0x4f
    6aa8:			; <UNDEFINED> instruction: 0xf881fa91
    6aac:	andge	pc, r0, sp, asr #17
    6ab0:	b	13d833c <__assert_fail@plt+0x13d6708>
    6ab4:			; <UNDEFINED> instruction: 0xf8cd3c18
    6ab8:			; <UNDEFINED> instruction: 0xf7fbc004
    6abc:	eorcs	lr, pc, #176, 16	; 0xb00000
    6ac0:	strmi	r4, [r7], #-644	; 0xfffffd7c
    6ac4:			; <UNDEFINED> instruction: 0xf06fd8e1
    6ac8:	andcs	r0, r0, r6, lsl #6
    6acc:	andcc	pc, r0, r9, asr #17
    6ad0:	pop	{r1, ip, sp, pc}
    6ad4:			; <UNDEFINED> instruction: 0x463087f0
    6ad8:	pop	{r1, ip, sp, pc}
    6adc:	svclt	0x000087f0
    6ae0:	andeq	r3, r0, r4, lsr r0
    6ae4:	mvnsmi	lr, #737280	; 0xb4000
    6ae8:	bmi	a98340 <__assert_fail@plt+0xa9670c>
    6aec:	blmi	a88d68 <__assert_fail@plt+0xa87134>
    6af0:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    6af4:	strmi	r4, [r8], r6, lsl #12
    6af8:	ldmpl	r3, {r3, r5, r8, r9, sl, fp, lr}^
    6afc:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6b00:			; <UNDEFINED> instruction: 0xf04f9301
    6b04:			; <UNDEFINED> instruction: 0xf7fa0300
    6b08:	mrccs	15, 0, lr, cr12, cr6, {3}
    6b0c:	teqle	sl, r3, lsl #12
    6b10:	andvs	r2, r2, r0, lsl #4
    6b14:	bl	133810 <__assert_fail@plt+0x131bdc>
    6b18:	strbtmi	r0, [r9], r5, lsl #11
    6b1c:	blls	3eb5c <__assert_fail@plt+0x3cf28>
    6b20:	andsle	r4, r4, r3, asr #10
    6b24:	blt	772c <__assert_fail@plt+0x5af8>
    6b28:	bleq	144c40 <__assert_fail@plt+0x14300c>
    6b2c:			; <UNDEFINED> instruction: 0xb32a781a
    6b30:	tstle	ip, pc, lsr #20
    6b34:			; <UNDEFINED> instruction: 0xf10342ac
    6b38:	andsle	r0, r4, r1, lsl #16
    6b3c:	strbmi	r2, [r9], -r0, lsl #4
    6b40:	strtmi	r4, [r6], -r0, asr #12
    6b44:	svc	0x0044f7fa
    6b48:	svcne	0x0080f5b0
    6b4c:	andcs	sp, r0, r7, ror #7
    6b50:	blmi	4593a4 <__assert_fail@plt+0x457770>
    6b54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b58:	blls	60bc8 <__assert_fail@plt+0x5ef94>
    6b5c:	tstle	r7, sl, asr r0
    6b60:	pop	{r0, r1, ip, sp, pc}
    6b64:	blmi	3e7b2c <__assert_fail@plt+0x3e5ef8>
    6b68:	stmdami	pc, {r3, r4, r9, sp}	; <UNPREDICTABLE>
    6b6c:	ldmpl	fp!, {r0, r8, sp}^
    6b70:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6b74:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6b78:	strb	r2, [r9, r0]!
    6b7c:	orrcc	pc, r0, #64, 8	; 0x40000000
    6b80:	eorsvs	r2, r3, r1
    6b84:	rsbcs	lr, r1, #228, 14	; 0x3900000
    6b88:	rscscc	pc, pc, pc, asr #32
    6b8c:	bfi	r6, sl, #0, #32
    6b90:	mcr	7, 1, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6b94:	muleq	r1, lr, r2
    6b98:	strdeq	r0, [r0], -r8
    6b9c:	muleq	r1, r4, r2
    6ba0:	andeq	r4, r1, ip, lsr r2
    6ba4:	andeq	r0, r0, r0, lsl r2
    6ba8:	andeq	r3, r0, r8, lsr r0
    6bac:	bmi	519800 <__assert_fail@plt+0x517bcc>
    6bb0:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    6bb4:	ldmpl	sp, {r2, r3, r9, sl, lr}
    6bb8:	stmdavs	sl!, {r0, r1, r7, ip, sp, pc}
    6bbc:	blmi	475324 <__assert_fail@plt+0x4736f0>
    6bc0:			; <UNDEFINED> instruction: 0x4610447b
    6bc4:	tstcs	r1, r0, lsl sl
    6bc8:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    6bcc:	svc	0x0068f7fa
    6bd0:			; <UNDEFINED> instruction: 0xf7fa4620
    6bd4:	strtmi	lr, [r0], #-3844	; 0xfffff0fc
    6bd8:	stccc	8, cr15, [r1], {16}
    6bdc:	andle	r2, r3, lr, lsr #22
    6be0:	eorcs	r6, lr, r9, lsr #16
    6be4:	svc	0x00a2f7fa
    6be8:	andcs	r6, sl, r9, lsr #16
    6bec:	pop	{r0, r1, ip, sp, pc}
    6bf0:			; <UNDEFINED> instruction: 0xf7fa4030
    6bf4:	blmi	176a60 <__assert_fail@plt+0x174e2c>
    6bf8:			; <UNDEFINED> instruction: 0xe7e2447b
    6bfc:	andeq	r4, r1, r0, ror #3
    6c00:	andeq	r0, r0, r0, lsl r2
    6c04:	andeq	r3, r0, ip
    6c08:	andeq	r3, r0, sl
    6c0c:	andeq	r2, r0, ip, asr #31
    6c10:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6c14:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    6c18:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
    6c1c:	stmibvs	r5, {r0, r1, r3, r7, ip, sp, pc}^
    6c20:			; <UNDEFINED> instruction: 0xf85c2220
    6c24:	strcc	r4, [r1, #-4]
    6c28:	strls	r6, [r9], #-2084	; 0xfffff7dc
    6c2c:	streq	pc, [r0], #-79	; 0xffffffb1
    6c30:	movwcc	lr, #18893	; 0x49cd
    6c34:	strpl	lr, [r7, #-2496]	; 0xfffff640
    6c38:			; <UNDEFINED> instruction: 0xf88d2412
    6c3c:	stmdbge	r1, {r2, r4, ip}
    6c40:	vmlal.s8	q11, d0, d0
    6c44:	stmib	sp, {r0, sl, ip, sp}^
    6c48:	movwls	r3, #33542	; 0x8306
    6c4c:	strls	r9, [r3, #-513]	; 0xfffffdff
    6c50:			; <UNDEFINED> instruction: 0xf7fa9402
    6c54:	bmi	242ba4 <__assert_fail@plt+0x240f70>
    6c58:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6c5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c60:	subsmi	r9, sl, r9, lsl #22
    6c64:	andlt	sp, fp, r1, lsl #2
    6c68:			; <UNDEFINED> instruction: 0xf7fabd30
    6c6c:	svclt	0x0000edc0
    6c70:	andeq	r4, r1, r8, ror r1
    6c74:	strdeq	r0, [r0], -r8
    6c78:	andeq	r4, r1, r6, lsr r1
    6c7c:			; <UNDEFINED> instruction: 0x460eb5f8
    6c80:	strmi	r2, [r4], -r3, lsl #2
    6c84:	svc	0x0018f7fa
    6c88:	ldrbtmi	r4, [pc], #-3862	; 6c90 <__assert_fail@plt+0x505c>
    6c8c:	blle	450c94 <__assert_fail@plt+0x44f060>
    6c90:			; <UNDEFINED> instruction: 0xf7fa4620
    6c94:	blmi	54291c <__assert_fail@plt+0x540ce8>
    6c98:			; <UNDEFINED> instruction: 0x4605447b
    6c9c:			; <UNDEFINED> instruction: 0xf8534620
    6ca0:			; <UNDEFINED> instruction: 0xf7fa1025
    6ca4:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6ca8:			; <UNDEFINED> instruction: 0xf846bfa4
    6cac:	andcs	r4, r1, r5, lsr #32
    6cb0:			; <UNDEFINED> instruction: 0xbdf8db0c
    6cb4:	andscs	r4, r9, #13312	; 0x3400
    6cb8:	tstcs	r1, sp, lsl #16
    6cbc:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    6cc0:			; <UNDEFINED> instruction: 0xf7fa681b
    6cc4:			; <UNDEFINED> instruction: 0xf04fede4
    6cc8:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6ccc:	strtmi	r4, [fp], -r7, lsl #16
    6cd0:	tstcs	r1, r8, lsl #20
    6cd4:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    6cd8:			; <UNDEFINED> instruction: 0xf7fa6800
    6cdc:			; <UNDEFINED> instruction: 0xf04feee2
    6ce0:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6ce4:	andeq	r4, r1, r6, lsl #2
    6ce8:	andeq	r3, r0, r0, lsl #7
    6cec:	andeq	r0, r0, r0, lsl r2
    6cf0:	andeq	r2, r0, lr, lsl pc
    6cf4:	andeq	r2, r0, r2, lsr #30
    6cf8:	mvnsmi	lr, sp, lsr #18
    6cfc:			; <UNDEFINED> instruction: 0xf8dfb084
    6d00:			; <UNDEFINED> instruction: 0x46078078
    6d04:	ldrmi	r4, [r5], -lr, lsl #12
    6d08:	andls	r4, r3, #248, 8	; 0xf8000000
    6d0c:			; <UNDEFINED> instruction: 0xf7fae008
    6d10:			; <UNDEFINED> instruction: 0x4604ee72
    6d14:	stmdavs	r0, {r0, r1, ip, pc}
    6d18:	svclt	0x0018280b
    6d1c:	tstle	sl, r4, lsl #16
    6d20:	ldrtmi	r4, [r1], -sl, lsr #12
    6d24:			; <UNDEFINED> instruction: 0xf7fa4638
    6d28:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    6d2c:	andsle	sp, r6, pc, ror #23
    6d30:	pop	{r2, ip, sp, pc}
    6d34:	bmi	4674fc <__assert_fail@plt+0x4658c8>
    6d38:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6d3c:			; <UNDEFINED> instruction: 0xf7fa681e
    6d40:	stmdavs	r5!, {r1, r2, r9, sl, fp, sp, lr, pc}
    6d44:	bmi	38f150 <__assert_fail@plt+0x38d51c>
    6d48:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    6d4c:	ldrtmi	r4, [r0], -r3, lsl #12
    6d50:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6d54:	submi	r6, r0, #32, 16	; 0x200000
    6d58:	pop	{r2, ip, sp, pc}
    6d5c:	blmi	1e7524 <__assert_fail@plt+0x1e58f0>
    6d60:	stmdami	r8, {r0, r1, r2, r3, r9, sp}
    6d64:			; <UNDEFINED> instruction: 0xf8582101
    6d68:	ldrbtmi	r3, [r8], #-3
    6d6c:			; <UNDEFINED> instruction: 0xf7fa681b
    6d70:			; <UNDEFINED> instruction: 0xf06fed8e
    6d74:			; <UNDEFINED> instruction: 0xe7db003c
    6d78:	andeq	r4, r1, r8, lsl #1
    6d7c:	andeq	r0, r0, r0, lsl r2
    6d80:	andeq	r2, r0, r6, ror #29
    6d84:			; <UNDEFINED> instruction: 0x00002eb6
    6d88:	svcmi	0x00f8e92d
    6d8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6d90:	ldrmi	r6, [r1], lr, lsl #17
    6d94:	strmi	r2, [sp], -r2, lsr #4
    6d98:			; <UNDEFINED> instruction: 0xf8df4607
    6d9c:			; <UNDEFINED> instruction: 0xf8c6a068
    6da0:			; <UNDEFINED> instruction: 0xf8c68000
    6da4:	ldrbtmi	r8, [sl], #4
    6da8:			; <UNDEFINED> instruction: 0xffa6f7ff
    6dac:	blle	54e5c4 <__assert_fail@plt+0x54c990>
    6db0:	svcmi	0x0000f5b4
    6db4:			; <UNDEFINED> instruction: 0xf44fbfb8
    6db8:	strtmi	r4, [r0], -r0, lsl #8
    6dbc:	ldc	7, cr15, [sl, #1000]!	; 0x3e8
    6dc0:	orrslt	r4, r0, r3, lsl #13
    6dc4:			; <UNDEFINED> instruction: 0x46426030
    6dc8:			; <UNDEFINED> instruction: 0x46296074
    6dcc:			; <UNDEFINED> instruction: 0xf7ff4638
    6dd0:	mcrne	15, 0, pc, cr4, cr3, {4}	; <UNPREDICTABLE>
    6dd4:			; <UNDEFINED> instruction: 0xf8c9bfa8
    6dd8:	blle	b2de0 <__assert_fail@plt+0xb11ac>
    6ddc:	pop	{r5, r9, sl, lr}
    6de0:	usub8mi	r8, r8, r8
    6de4:	stc	7, cr15, [lr], #1000	; 0x3e8
    6de8:	blmi	200dd0 <__assert_fail@plt+0x1ff19c>
    6dec:	stmdami	r7, {r5, r9, sp}
    6df0:			; <UNDEFINED> instruction: 0xf06f2101
    6df4:			; <UNDEFINED> instruction: 0xf85a040b
    6df8:	ldrbtmi	r3, [r8], #-3
    6dfc:			; <UNDEFINED> instruction: 0xf7fa681b
    6e00:	strb	lr, [fp, r6, asr #26]!
    6e04:	andeq	r3, r1, sl, ror #31
    6e08:	andeq	r0, r0, r0, lsl r2
    6e0c:	andeq	r2, r0, r6, asr lr
    6e10:	blmi	e996fc <__assert_fail@plt+0xe97ac8>
    6e14:	push	{r1, r3, r4, r5, r6, sl, lr}
    6e18:	strdlt	r4, [r6], r0
    6e1c:	stcge	8, cr5, [r1, #-844]	; 0xfffffcb4
    6e20:	andcs	r4, r0, #4, 12	; 0x400000
    6e24:	movwls	r6, #22555	; 0x581b
    6e28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6e2c:	rsbvs	r4, sl, r8, lsl #13
    6e30:	stmib	r5, {r0, r9, ip, pc}^
    6e34:			; <UNDEFINED> instruction: 0xf7fa2202
    6e38:	stmiahi	r3!, {r7, r9, sl, fp, sp, lr, pc}^
    6e3c:	ldreq	r4, [r9, #3888]	; 0xf30
    6e40:	strle	r4, [ip, #-1151]	; 0xfffffb81
    6e44:			; <UNDEFINED> instruction: 0x460605da
    6e48:	tstcs	r4, r8, asr #30
    6e4c:	bmi	b7c30c <__assert_fail@plt+0xb7a6d8>
    6e50:	strtmi	r4, [r0], -fp, lsr #12
    6e54:			; <UNDEFINED> instruction: 0xf7fa447a
    6e58:	stmdacs	r1, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    6e5c:	andcs	sp, r0, fp
    6e60:	blmi	99970c <__assert_fail@plt+0x997ad8>
    6e64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e68:	blls	160ed8 <__assert_fail@plt+0x15f2a4>
    6e6c:	qdaddle	r4, sl, r1
    6e70:	pop	{r1, r2, ip, sp, pc}
    6e74:	stflsd	f0, [r2, #-960]	; 0xfffffc40
    6e78:			; <UNDEFINED> instruction: 0x4628b11d
    6e7c:	mrc	7, 0, APSR_nzcv, cr6, cr10, {7}
    6e80:	bls	d869c <__assert_fail@plt+0xd6a68>
    6e84:	cmplt	sl, r1, lsl r6
    6e88:			; <UNDEFINED> instruction: 0xf7fa4610
    6e8c:	stmdavs	r3!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    6e90:	strmi	r4, [r1], -r3, lsl #5
    6e94:	stmiahi	r3!, {r0, r1, r2, r3, r4, r8, r9, ip, lr, pc}^
    6e98:	svclt	0x005405db
    6e9c:	andcs	r1, r0, #3200	; 0xc80
    6ea0:	svceq	0x0000f1b8
    6ea4:	strtmi	sp, [r8], -r8
    6ea8:	ldrb	r4, [r9, r0, asr #15]
    6eac:			; <UNDEFINED> instruction: 0xf7fa3004
    6eb0:			; <UNDEFINED> instruction: 0xf100ee18
    6eb4:	bfi	r0, r4, #2, #9
    6eb8:	sbcsle	r2, r0, r0, lsl #26
    6ebc:	blcs	24f70 <__assert_fail@plt+0x2333c>
    6ec0:	ldmdavs	r4!, {r0, r2, r3, r6, r7, ip, lr, pc}
    6ec4:	stccc	6, cr4, [r0], {41}	; 0x29
    6ec8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    6ecc:			; <UNDEFINED> instruction: 0xf7ff4620
    6ed0:	strtmi	pc, [r0], -sp, ror #28
    6ed4:	blmi	380dec <__assert_fail@plt+0x37f1b8>
    6ed8:	stmdami	sp, {r1, r2, r5, r9, sp}
    6edc:	ldmpl	fp!, {r0, r8, sp}^
    6ee0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6ee4:	ldcl	7, cr15, [r2], {250}	; 0xfa
    6ee8:	strmi	r2, [sl], -r0, lsl #2
    6eec:	svceq	0x0000f1b8
    6ef0:	ubfx	sp, r9, #3, #2
    6ef4:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
    6ef8:	andeq	r3, r1, ip, ror pc
    6efc:	strdeq	r0, [r0], -r8
    6f00:	andeq	r3, r1, r0, asr pc
    6f04:			; <UNDEFINED> instruction: 0xfffffe25
    6f08:	andeq	r3, r1, ip, lsr #30
    6f0c:	andeq	r0, r0, r0, lsl r2
    6f10:	muleq	r0, r4, sp
    6f14:	svcmi	0x00f0e92d
    6f18:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    6f1c:	ldrmi	r8, [r9], r2, lsl #22
    6f20:	strmi	r4, [r7], -fp, lsr #23
    6f24:	adclt	pc, ip, #14614528	; 0xdf0000
    6f28:	addslt	r2, r7, r0, lsl r0
    6f2c:	andls	r4, r4, #-83886080	; 0xfb000000
    6f30:	bmi	fea6b77c <__assert_fail@plt+0xfea69b48>
    6f34:	ldrbtmi	r9, [sl], #-272	; 0xfffffef0
    6f38:	bge	2dd28c <__assert_fail@plt+0x2db658>
    6f3c:	tstls	r5, #1769472	; 0x1b0000
    6f40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f44:	movwls	r2, #45824	; 0xb300
    6f48:	stmib	sp, {r1, r4, r8, r9, ip, pc}^
    6f4c:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
    6f50:	movwcs	r3, #49939	; 0xc313
    6f54:			; <UNDEFINED> instruction: 0xf89d930f
    6f58:	andls	r3, lr, #136	; 0x88
    6f5c:	eoreq	pc, ip, sp, lsr #17
    6f60:	stccs	3, cr9, [r0], {6}
    6f64:	rschi	pc, r1, r0
    6f68:	bl	12175c <__assert_fail@plt+0x11fb28>
    6f6c:	strbmi	r0, [ip], -r3, lsl #16
    6f70:	biceq	lr, r3, r1, lsr #23
    6f74:	strbmi	lr, [r3, #-1]
    6f78:			; <UNDEFINED> instruction: 0xf851d00b
    6f7c:	movwcc	r2, #4147	; 0x1033
    6f80:	stccs	0, cr6, [r0], {147}	; 0x93
    6f84:	ldmhi	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    6f88:			; <UNDEFINED> instruction: 0xf0404543
    6f8c:	sbcshi	r0, r0, r4
    6f90:			; <UNDEFINED> instruction: 0x46a1d1f3
    6f94:	andshi	pc, ip, r7, asr #17
    6f98:	ldmdavs	r8!, {r1, r2, r3, r8, r9, fp, sp, pc}
    6f9c:	ldrmi	r2, [r9], -r0, lsl #4
    6fa0:	bcc	fe4427c8 <__assert_fail@plt+0xfe440b94>
    6fa4:	bl	ffe44f94 <__assert_fail@plt+0xffe43360>
    6fa8:	vmlal.s8	q9, d0, d0
    6fac:	blge	26736c <__assert_fail@plt+0x265738>
    6fb0:	eorge	pc, r8, #14614528	; 0xdf0000
    6fb4:	movwcs	r9, #784	; 0x310
    6fb8:	blge	22bbc8 <__assert_fail@plt+0x229f94>
    6fbc:	andcs	r4, r1, #-100663296	; 0xfa000000
    6fc0:	bcc	4427e8 <__assert_fail@plt+0x440bb4>
    6fc4:	andsls	r4, r1, #137216	; 0x21800
    6fc8:			; <UNDEFINED> instruction: 0xf8cd447b
    6fcc:	movwls	r9, #20484	; 0x5004
    6fd0:	vnmls.f64	d9, d8, d2
    6fd4:	vmov	r2, s16
    6fd8:	movwcc	r1, #6800	; 0x1a90
    6fdc:	movwls	r6, #14392	; 0x3838
    6fe0:	mrc2	7, 6, pc, cr2, cr15, {7}
    6fe4:	blle	1b8e7fc <__assert_fail@plt+0x1b8cbc8>
    6fe8:	blcs	32dc2c <__assert_fail@plt+0x32bff8>
    6fec:	rschi	pc, sl, r0, asr #32
    6ff0:	cdpls	12, 0, cr2, cr8, cr15, {0}
    6ff4:	ldcle	6, cr4, [sl, #-148]!	; 0xffffff6c
    6ff8:	adcmi	r6, r5, #52, 16	; 0x340000
    6ffc:	tsteq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    7000:	andcs	fp, r0, #172, 30	; 0x2b0
    7004:	b	148f810 <__assert_fail@plt+0x148dbdc>
    7008:	ldrdle	r7, [sl, #-35]!	; 0xffffffdd
    700c:	bl	fea2d824 <__assert_fail@plt+0xfea2bbf0>
    7010:	and	r0, r9, r2, lsl #18
    7014:	adcmi	r6, ip, #52, 16	; 0x340000
    7018:	tsteq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    701c:	andcs	fp, r0, #212, 30	; 0x350
    7020:	b	148f82c <__assert_fail@plt+0x148dbf8>
    7024:	ldrsble	r7, [ip, #-35]	; 0xffffffdd
    7028:	ldmiblt	r9!, {r2, r3, r8, fp, ip, pc}
    702c:	ldmvs	sl!, {r4, r5, r6, r7, fp, sp, lr}
    7030:			; <UNDEFINED> instruction: 0xd1134290
    7034:	strbmi	r6, [r2, #-2226]	; 0xfffff74e
    7038:	strbmi	sp, [sl, #-2064]	; 0xfffff7f0
    703c:	ldmhi	r2!, {r1, r2, r3, r8, r9, ip, lr, pc}
    7040:	eorle	r2, r0, r2, lsl #20
    7044:	blcs	2dc50 <__assert_fail@plt+0x2c01c>
    7048:	blmi	19bb5f4 <__assert_fail@plt+0x19b99c0>
    704c:	tstcs	r1, r4, lsl r2
    7050:			; <UNDEFINED> instruction: 0xf85b4650
    7054:	ldmdavs	fp, {r0, r1, ip, sp}
    7058:	ldc	7, cr15, [r8], {250}	; 0xfa
    705c:			; <UNDEFINED> instruction: 0xf0243403
    7060:	blne	b48074 <__assert_fail@plt+0xb46440>
    7064:	cfstrscs	mvf4, [pc, #-152]	; 6fd4 <__assert_fail@plt+0x53a0>
    7068:	ldmle	r3, {r2, r3, r5, r9, sl, lr}^
    706c:	ldrtmi	r9, [r0], -r8, lsl #28
    7070:	bl	1a45060 <__assert_fail@plt+0x1a4342c>
    7074:			; <UNDEFINED> instruction: 0x069b9b14
    7078:	cfstrscs	mvf13, [r0], {71}	; 0x47
    707c:	addshi	pc, r5, r0, asr #32
    7080:	movwls	r9, #11011	; 0x2b03
    7084:	blcs	500f1c <__assert_fail@plt+0x4ff2e8>
    7088:	stmdble	lr!, {r2, r4, r5, r8, fp, sp, lr}^
    708c:	suble	r2, pc, r0, lsl #24
    7090:			; <UNDEFINED> instruction: 0xf7fa9107
    7094:	rsbmi	lr, r3, #176, 24	; 0xb000
    7098:	stmdbls	r7, {r1, r2, r9, fp, ip, pc}
    709c:	bvs	1edf0b0 <__assert_fail@plt+0x1edd47c>
    70a0:	svclt	0x000c2b04
    70a4:			; <UNDEFINED> instruction: 0xf0022200
    70a8:	bcs	78b4 <__assert_fail@plt+0x5c80>
    70ac:	blls	7b5d4 <__assert_fail@plt+0x799a0>
    70b0:	blcs	2d0d8 <__assert_fail@plt+0x2b4a4>
    70b4:	andsvs	sp, r8, r1, asr #32
    70b8:	movwcs	lr, #14813	; 0x39dd
    70bc:	ldmle	pc, {r0, r1, r4, r7, r9, lr}^	; <UNPREDICTABLE>
    70c0:	blls	b34f8 <__assert_fail@plt+0xb18c4>
    70c4:	bmi	121803c <__assert_fail@plt+0x1216408>
    70c8:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    70cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    70d0:	subsmi	r9, sl, r5, lsl fp
    70d4:			; <UNDEFINED> instruction: 0x4620d17a
    70d8:	ldc	0, cr11, [sp], #92	; 0x5c
    70dc:	pop	{r1, r8, r9, fp, pc}
    70e0:	blmi	102b0a8 <__assert_fail@plt+0x1029474>
    70e4:			; <UNDEFINED> instruction: 0xf85b9a14
    70e8:	ldreq	r3, [r2], r3
    70ec:	ldrble	r6, [r3, #-2072]	; 0xfffff7e8
    70f0:	ldmdami	lr!, {r0, r1, r9, sl, lr}
    70f4:	tstcs	r1, r2, lsl r2
    70f8:			; <UNDEFINED> instruction: 0xf04f4478
    70fc:			; <UNDEFINED> instruction: 0xf7fa34ff
    7100:	stmdals	r8, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    7104:	bl	7c50f4 <__assert_fail@plt+0x7c34c0>
    7108:	blmi	dc1084 <__assert_fail@plt+0xdbf450>
    710c:	stmdals	r5, {r1, r4, r9, sp}
    7110:			; <UNDEFINED> instruction: 0xf85b2101
    7114:	ldmdavs	fp, {r0, r1, ip, sp}
    7118:	bl	fee45108 <__assert_fail@plt+0xfee434d4>
    711c:			; <UNDEFINED> instruction: 0x4699e7b0
    7120:	strmi	r9, [ip], -r8, lsl #22
    7124:	andcc	pc, r0, r9, asr #17
    7128:			; <UNDEFINED> instruction: 0xf8dde7cd
    712c:			; <UNDEFINED> instruction: 0xe7338010
    7130:			; <UNDEFINED> instruction: 0x46214630
    7134:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7138:			; <UNDEFINED> instruction: 0xf7fae7b9
    713c:	ldr	lr, [fp, r4, lsl #22]!
    7140:			; <UNDEFINED> instruction: 0xf7ff4630
    7144:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7148:	blmi	9bb814 <__assert_fail@plt+0x9b9be0>
    714c:			; <UNDEFINED> instruction: 0xf85b6930
    7150:	submi	r3, r0, #3
    7154:			; <UNDEFINED> instruction: 0xf7fa681d
    7158:	bmi	982148 <__assert_fail@plt+0x980514>
    715c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7160:	strtmi	r4, [r8], -r3, lsl #12
    7164:	ldc	7, cr15, [ip], {250}	; 0xfa
    7168:	blmi	7c0ff4 <__assert_fail@plt+0x7bf3c0>
    716c:	stmdami	r1!, {r4, r9, sp}
    7170:			; <UNDEFINED> instruction: 0xf04f2101
    7174:			; <UNDEFINED> instruction: 0xf85b34ff
    7178:	ldrbtmi	r3, [r8], #-3
    717c:			; <UNDEFINED> instruction: 0xf7fa681b
    7180:	stmdals	r8, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    7184:	b	ff7c5174 <__assert_fail@plt+0xff7c3540>
    7188:	ldmdami	fp, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    718c:	ldrbtcc	pc, [pc], #79	; 7194 <__assert_fail@plt+0x5560>	; <UNPREDICTABLE>
    7190:			; <UNDEFINED> instruction: 0xf7fa4478
    7194:			; <UNDEFINED> instruction: 0xe796eb58
    7198:			; <UNDEFINED> instruction: 0x46234a18
    719c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    71a0:	ldcl	7, cr15, [lr], #-1000	; 0xfffffc18
    71a4:			; <UNDEFINED> instruction: 0xf7fa2001
    71a8:	bmi	5821b8 <__assert_fail@plt+0x580584>
    71ac:	stmdami	sp, {r0, r1, r5, r9, sl, lr}
    71b0:			; <UNDEFINED> instruction: 0xf85b447a
    71b4:	mrscs	r0, (UNDEF: 1)
    71b8:			; <UNDEFINED> instruction: 0xf7fa6800
    71bc:	andcs	lr, r1, r2, ror ip
    71c0:	bl	ffd451b0 <__assert_fail@plt+0xffd4357c>
    71c4:	stmdami	r7, {r0, r1, r2, r3, r9, fp, lr}
    71c8:			; <UNDEFINED> instruction: 0xe7f2447a
    71cc:	bl	3c51bc <__assert_fail@plt+0x3c3588>
    71d0:	strdeq	r0, [r0], -r8
    71d4:	andeq	r3, r1, r4, ror #28
    71d8:	andeq	r3, r1, sl, asr lr
    71dc:	andeq	r2, r0, ip, ror sp
    71e0:	andeq	r2, r0, r8, lsl #27
    71e4:	andeq	r0, r0, r0, lsl r2
    71e8:	andeq	r3, r1, r6, asr #25
    71ec:	andeq	r2, r0, r0, ror #23
    71f0:	andeq	r2, r0, r2, asr #23
    71f4:	muleq	r0, r2, fp
    71f8:	andeq	r2, r0, ip, lsl #22
    71fc:	andeq	r2, r0, lr, asr #22
    7200:			; <UNDEFINED> instruction: 0x00002bb4
    7204:	strdeq	r2, [r0], -r0
    7208:			; <UNDEFINED> instruction: 0x460cb530
    720c:	addlt	r4, r7, r9, lsl sp
    7210:	blge	5967c <__assert_fail@plt+0x57a48>
    7214:	bmi	658410 <__assert_fail@plt+0x6567dc>
    7218:	ldrbtmi	r5, [sl], #-2153	; 0xfffff797
    721c:	stmdavs	r9, {r8, sl, sp}
    7220:			; <UNDEFINED> instruction: 0xf04f9105
    7224:	mrscs	r0, (UNDEF: 20)
    7228:	strls	r6, [r1, #-93]	; 0xffffffa3
    722c:	strpl	lr, [r2, #-2499]	; 0xfffff63d
    7230:	b	ff2c5220 <__assert_fail@plt+0xff2c35ec>
    7234:	tstle	r6, r1, lsl #16
    7238:			; <UNDEFINED> instruction: 0xb1209802
    723c:	ldc	7, cr15, [r6], #-1000	; 0xfffffc18
    7240:	stmdavc	r3, {r3, r8, ip, sp, pc}
    7244:	andcs	fp, r0, r3, asr r9
    7248:	blmi	2d9a84 <__assert_fail@plt+0x2d7e50>
    724c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7250:	blls	1612c0 <__assert_fail@plt+0x15f68c>
    7254:	qaddle	r4, sl, sl
    7258:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    725c:	strmi	r3, [r1], -r0, lsl #24
    7260:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    7264:			; <UNDEFINED> instruction: 0xf7ff4620
    7268:	strtmi	pc, [r0], -r1, lsr #25
    726c:			; <UNDEFINED> instruction: 0xf7fae7ec
    7270:	svclt	0x0000eabe
    7274:	andeq	r3, r1, ip, ror fp
    7278:	strdeq	r0, [r0], -r8
    727c:			; <UNDEFINED> instruction: 0xfffffa5f
    7280:	andeq	r3, r1, r4, asr #22
    7284:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7288:	ldrlt	r2, [r0, #-772]!	; 0xfffffcfc
    728c:	cfldrsmi	mvf4, [r3, #-1008]	; 0xfffffc10
    7290:	strmi	fp, [r4], -r5, lsl #1
    7294:	movwls	r2, #524	; 0x20c
    7298:	orrvc	pc, r7, pc, asr #8
    729c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    72a0:	stmdavs	r0, {r1, r8, r9, fp, sp, pc}
    72a4:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    72a8:	streq	pc, [r0, #-79]	; 0xffffffb1
    72ac:	strls	r2, [r2, #-1281]	; 0xfffffaff
    72b0:	b	7452a0 <__assert_fail@plt+0x74366c>
    72b4:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    72b8:	svclt	0x00a22800
    72bc:			; <UNDEFINED> instruction: 0xf0436ae3
    72c0:	rscvs	r0, r3, #4, 6	; 0x10000000
    72c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    72c8:	blls	e1338 <__assert_fail@plt+0xdf704>
    72cc:	qaddle	r4, sl, r1
    72d0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    72d4:	b	fe2c52c4 <__assert_fail@plt+0xfe2c3690>
    72d8:	andeq	r3, r1, r4, lsl #22
    72dc:	strdeq	r0, [r0], -r8
    72e0:	ldrdeq	r3, [r1], -sl
    72e4:	addlt	fp, r5, r0, lsl #10
    72e8:	blge	e12f0 <__assert_fail@plt+0xdf6bc>
    72ec:	andcs	r9, r4, #-1073741824	; 0xc0000000
    72f0:	orrvc	pc, r7, pc, asr #8
    72f4:	andcs	r9, r1, #0, 4
    72f8:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72fc:			; <UNDEFINED> instruction: 0xf85db005
    7300:	svclt	0x0000fb04
    7304:			; <UNDEFINED> instruction: 0x4604b510
    7308:	stmdacs	r0, {fp, sp, lr}
    730c:	vldrlt	s26, [r0, #-0]
    7310:	stcl	7, cr15, [sl], #-1000	; 0xfffffc18
    7314:	mvnscc	pc, #79	; 0x4f
    7318:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    731c:	mvnsmi	lr, #737280	; 0xb4000
    7320:	cdpmi	0, 5, cr11, cr5, cr7, {4}
    7324:	blmi	1558b80 <__assert_fail@plt+0x1556f4c>
    7328:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    732c:			; <UNDEFINED> instruction: 0x46882230
    7330:	ldmpl	r3!, {r8, sp}^
    7334:			; <UNDEFINED> instruction: 0xf8df2701
    7338:	ldmdavs	fp, {r3, r6, r8, ip, pc}
    733c:			; <UNDEFINED> instruction: 0xf04f9305
    7340:	vst2.8	{d16-d19}, [pc], r0
    7344:	stmib	sp, {r8, r9, lr}^
    7348:			; <UNDEFINED> instruction: 0xf7fa3703
    734c:			; <UNDEFINED> instruction: 0x462aeb78
    7350:	andscs	r2, r0, r3, lsl #2
    7354:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    7358:	ldrbtmi	r6, [r9], #613	; 0x265
    735c:	stc	7, cr15, [r0], #-1000	; 0xfffffc18
    7360:	eorvs	r2, r0, r0, lsl #16
    7364:	blge	fe0f4 <__assert_fail@plt+0xfc4c0>
    7368:	andcs	r2, r7, #4, 10	; 0x1000000
    736c:	strls	r4, [r0, #-1593]	; 0xfffff9c7
    7370:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7374:	blle	19d137c <__assert_fail@plt+0x19cf748>
    7378:	andcs	r4, r8, #67584	; 0x10800
    737c:	ldrtmi	r6, [r9], -r0, lsr #16
    7380:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7384:			; <UNDEFINED> instruction: 0xf7fa9500
    7388:	stmdacs	r0, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    738c:			; <UNDEFINED> instruction: 0x4626db55
    7390:			; <UNDEFINED> instruction: 0xf8569500
    7394:	blge	109fac <__assert_fail@plt+0x108378>
    7398:	vst1.8	{d18-d21}, [pc], fp
    739c:			; <UNDEFINED> instruction: 0xf7fa7187
    73a0:	strcs	lr, [r0, #-2470]	; 0xfffff65a
    73a4:	rsbvs	r2, r5, r0, lsl r3
    73a8:	rsbsvs	r4, r5, r1, lsr r6
    73ac:	stmdavs	r0!, {r2, r3, r9, sp}
    73b0:	andhi	pc, ip, r4, asr #17
    73b4:			; <UNDEFINED> instruction: 0xf7fa80a3
    73b8:	adcmi	lr, r8, #60, 22	; 0xf000
    73bc:	stmdavs	r0!, {r0, r1, r3, r6, r8, r9, fp, ip, lr, pc}
    73c0:	ldrtmi	sl, [r1], -r2, lsl #20
    73c4:	movwls	r2, #8972	; 0x230c
    73c8:	bl	ff4453b8 <__assert_fail@plt+0xff443784>
    73cc:	blle	12513d4 <__assert_fail@plt+0x124f7a0>
    73d0:	blcs	32dfe0 <__assert_fail@plt+0x32c3ac>
    73d4:	stmiahi	r3!, {r1, r2, r3, r4, r8, ip, lr, pc}
    73d8:	tstle	pc, r0, lsl fp	; <UNPREDICTABLE>
    73dc:			; <UNDEFINED> instruction: 0xf7fa4628
    73e0:	ldrdvs	lr, [r0, #150]!	; 0x96
    73e4:	blmi	959c8c <__assert_fail@plt+0x958058>
    73e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73ec:	blls	16145c <__assert_fail@plt+0x15f828>
    73f0:	teqle	lr, sl, asr r0
    73f4:	andlt	r4, r7, r8, lsr #12
    73f8:	mvnshi	lr, #12386304	; 0xbd0000
    73fc:	ldrtmi	r4, [r9], -r3, lsr #16
    7400:			; <UNDEFINED> instruction: 0xf04f4a23
    7404:			; <UNDEFINED> instruction: 0xf85935ff
    7408:	ldrbtmi	r0, [sl], #-0
    740c:			; <UNDEFINED> instruction: 0xf7fa6800
    7410:	strb	lr, [r7, r8, asr #22]!
    7414:			; <UNDEFINED> instruction: 0x4639481d
    7418:			; <UNDEFINED> instruction: 0xf04f4a1e
    741c:			; <UNDEFINED> instruction: 0xf85935ff
    7420:	ldrbtmi	r0, [sl], #-0
    7424:			; <UNDEFINED> instruction: 0xf7fa6800
    7428:			; <UNDEFINED> instruction: 0xe7dbeb3c
    742c:			; <UNDEFINED> instruction: 0xf04f481a
    7430:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    7434:	b	1c5424 <__assert_fail@plt+0x1c37f0>
    7438:	ldmdami	r8, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    743c:	ldrbcc	pc, [pc, #79]!	; 7493 <__assert_fail@plt+0x585f>	; <UNPREDICTABLE>
    7440:			; <UNDEFINED> instruction: 0xf7fa4478
    7444:	strb	lr, [sp, r0, lsl #20]
    7448:			; <UNDEFINED> instruction: 0xf04f4815
    744c:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    7450:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7454:	ldmdami	r3, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    7458:	ldrbcc	pc, [pc, #79]!	; 74af <__assert_fail@plt+0x587b>	; <UNPREDICTABLE>
    745c:			; <UNDEFINED> instruction: 0xf7fa4478
    7460:			; <UNDEFINED> instruction: 0xe7bfe9f2
    7464:			; <UNDEFINED> instruction: 0xf04f4810
    7468:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    746c:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7470:			; <UNDEFINED> instruction: 0xf7fae7b8
    7474:	svclt	0x0000e9bc
    7478:	andeq	r3, r1, r6, ror #20
    747c:	strdeq	r0, [r0], -r8
    7480:	andeq	r3, r1, r6, lsr sl
    7484:	andeq	r0, r0, r4, lsl r2
    7488:	andeq	r3, r1, r8, lsr #19
    748c:	andeq	r0, r0, r0, lsl r2
    7490:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7494:			; <UNDEFINED> instruction: 0x000029be
    7498:	andeq	r2, r0, sl, asr #18
    749c:	andeq	r2, r0, r4, ror #18
    74a0:	andeq	r2, r0, sl, asr #18
    74a4:	andeq	r2, r0, r4, asr r9
    74a8:	andeq	r2, r0, r2, ror #18
    74ac:			; <UNDEFINED> instruction: 0xf7ff2200
    74b0:	svclt	0x0000bf35
    74b4:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    74b8:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    74bc:	adclt	fp, r8, r0, ror r5
    74c0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    74c4:	strmi	r4, [lr], -r4, lsl #12
    74c8:	tstcs	r0, r4, lsl #16
    74cc:	addcs	r4, ip, #22020096	; 0x1500000
    74d0:			; <UNDEFINED> instruction: 0x9327681b
    74d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    74d8:	b	fec454c8 <__assert_fail@plt+0xfec43894>
    74dc:	rsbcs	r6, sl, #3719168	; 0x38c000
    74e0:	movwcc	r2, #4376	; 0x1118
    74e4:	andcc	pc, r1, #192, 4
    74e8:	andsvs	pc, r4, sp, lsl #17
    74ec:	mvnvs	sl, r1, lsl #28
    74f0:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
    74f4:	tstls	r1, r2, lsl #6
    74f8:	orrscs	fp, r8, sp, lsl r1
    74fc:			; <UNDEFINED> instruction: 0x47a84630
    7500:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    7504:	movwcs	r4, #1585	; 0x631
    7508:			; <UNDEFINED> instruction: 0xf7fa2298
    750c:	bmi	2422ec <__assert_fail@plt+0x2406b8>
    7510:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7514:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7518:	subsmi	r9, sl, r7, lsr #22
    751c:	eorlt	sp, r8, r1, lsl #2
    7520:			; <UNDEFINED> instruction: 0xf7fabd70
    7524:	svclt	0x0000e964
    7528:	ldrdeq	r3, [r1], -r6
    752c:	strdeq	r0, [r0], -r8
    7530:	andeq	r3, r1, lr, ror r8
    7534:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7538:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    753c:	adclt	fp, r8, r0, ror r5
    7540:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    7544:	strmi	r4, [lr], -r4, lsl #12
    7548:	tstcs	r0, r4, lsl #16
    754c:	addcs	r4, ip, #22020096	; 0x1500000
    7550:			; <UNDEFINED> instruction: 0x9327681b
    7554:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7558:	b	1c45548 <__assert_fail@plt+0x1c43914>
    755c:	andscs	r6, r6, #3719168	; 0x38c000
    7560:	movwcc	r2, #4376	; 0x1118
    7564:	andcc	pc, r1, #192, 4
    7568:	andsvs	pc, r4, sp, lsl #17
    756c:	mvnvs	sl, r1, lsl #28
    7570:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
    7574:	tstls	r1, r2, lsl #6
    7578:	orrscs	fp, r8, sp, lsl r1
    757c:			; <UNDEFINED> instruction: 0x47a84630
    7580:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    7584:	movwcs	r4, #1585	; 0x631
    7588:			; <UNDEFINED> instruction: 0xf7fa2298
    758c:	bmi	24226c <__assert_fail@plt+0x240638>
    7590:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7598:	subsmi	r9, sl, r7, lsr #22
    759c:	eorlt	sp, r8, r1, lsl #2
    75a0:			; <UNDEFINED> instruction: 0xf7fabd70
    75a4:	svclt	0x0000e924
    75a8:	andeq	r3, r1, r6, asr r8
    75ac:	strdeq	r0, [r0], -r8
    75b0:	strdeq	r3, [r1], -lr
    75b4:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    75b8:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    75bc:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
    75c0:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    75c4:			; <UNDEFINED> instruction: 0xf85c221c
    75c8:	strcc	r5, [r1], #-5
    75cc:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    75d0:	streq	pc, [r0, #-79]	; 0xffffffb1
    75d4:	strmi	lr, [r7], #-2496	; 0xfffff640
    75d8:	movwcc	lr, #14797	; 0x39cd
    75dc:			; <UNDEFINED> instruction: 0xf88d6800
    75e0:			; <UNDEFINED> instruction: 0x46691010
    75e4:	movwcc	lr, #22989	; 0x59cd
    75e8:	strbcs	r9, [sl], #-1026	; 0xfffffbfe
    75ec:	vsubl.s8	<illegal reg q12.5>, d0, d0
    75f0:	strls	r3, [r1], #-1025	; 0xfffffbff
    75f4:	bl	455e4 <__assert_fail@plt+0x439b0>
    75f8:	blmi	199e1c <__assert_fail@plt+0x1981e8>
    75fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7600:	blls	1e1670 <__assert_fail@plt+0x1dfa3c>
    7604:	qaddle	r4, sl, r1
    7608:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    760c:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7610:	ldrdeq	r3, [r1], -r4
    7614:	strdeq	r0, [r0], -r8
    7618:	muleq	r1, r4, r7
    761c:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7620:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    7624:	adclt	fp, r8, r0, ror r5
    7628:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    762c:	strmi	r4, [lr], -r4, lsl #12
    7630:	tstcs	r0, r3, lsl #16
    7634:	addscs	r4, r0, #22020096	; 0x1500000
    7638:			; <UNDEFINED> instruction: 0x9327681b
    763c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7640:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7644:	andscs	r6, sl, #3719168	; 0x38c000
    7648:	movwcc	r2, #4380	; 0x111c
    764c:	andcc	pc, r1, #192, 4
    7650:	andsvs	pc, r0, sp, lsl #17
    7654:	mvnvs	r4, lr, ror #12
    7658:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
    765c:	tstls	r0, r1, lsl #6
    7660:	orrscs	fp, ip, sp, lsl r1
    7664:			; <UNDEFINED> instruction: 0x47a84630
    7668:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    766c:	movwcs	r4, #1585	; 0x631
    7670:			; <UNDEFINED> instruction: 0xf7fa229c
    7674:	bmi	242184 <__assert_fail@plt+0x240550>
    7678:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    767c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7680:	subsmi	r9, sl, r7, lsr #22
    7684:	eorlt	sp, r8, r1, lsl #2
    7688:			; <UNDEFINED> instruction: 0xf7fabd70
    768c:	svclt	0x0000e8b0
    7690:	andeq	r3, r1, lr, ror #14
    7694:	strdeq	r0, [r0], -r8
    7698:	andeq	r3, r1, r6, lsl r7
    769c:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    76a0:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    76a4:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
    76a8:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    76ac:			; <UNDEFINED> instruction: 0xf85c221c
    76b0:	strcc	r5, [r1], #-5
    76b4:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    76b8:	streq	pc, [r0, #-79]	; 0xffffffb1
    76bc:	strmi	lr, [r7], #-2496	; 0xfffff640
    76c0:	movwcc	lr, #14797	; 0x39cd
    76c4:			; <UNDEFINED> instruction: 0xf88d6800
    76c8:			; <UNDEFINED> instruction: 0x46691010
    76cc:	movwcc	lr, #22989	; 0x59cd
    76d0:	strtcs	r9, [r2], #-1026	; 0xfffffbfe
    76d4:	vsubl.s8	<illegal reg q12.5>, d0, d0
    76d8:	strls	r3, [r1], #-1025	; 0xfffffbff
    76dc:	b	fe3456cc <__assert_fail@plt+0xfe343a98>
    76e0:	blmi	199f04 <__assert_fail@plt+0x1982d0>
    76e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    76e8:	blls	1e1758 <__assert_fail@plt+0x1dfb24>
    76ec:	qaddle	r4, sl, r1
    76f0:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    76f4:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76f8:	andeq	r3, r1, ip, ror #13
    76fc:	strdeq	r0, [r0], -r8
    7700:	andeq	r3, r1, ip, lsr #13
    7704:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7708:	ldrblt	r4, [r0, #2845]!	; 0xb1d
    770c:	strdlt	r4, [r9], #76	; 0x4c
    7710:			; <UNDEFINED> instruction: 0xf85c4605
    7714:	strmi	r3, [pc], -r3
    7718:	tstcs	r0, ip, ror #12
    771c:			; <UNDEFINED> instruction: 0x46204616
    7720:	addvc	pc, lr, #1325400064	; 0x4f000000
    7724:	movtls	r6, #30747	; 0x781b
    7728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    772c:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7730:	tstcs	ip, fp, ror #19
    7734:	movwcc	r2, #4638	; 0x121e
    7738:	andcc	pc, r1, #192, 4
    773c:	eorvs	r7, r1, r7, lsr #8
    7740:	stmib	r5, {r1, r5, r6, sp, lr}^
    7744:	adcvs	r3, r3, r7, lsl #6
    7748:	vst4.8	{d27,d29,d31,d33}, [pc :128], r6
    774c:	strtmi	r7, [r0], -lr, lsl #3
    7750:	ldmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}
    7754:	strtmi	r6, [r1], -r8, lsr #16
    7758:	vst2.8	{d18-d21}, [pc], r0
    775c:			; <UNDEFINED> instruction: 0xf7fa728e
    7760:	bmi	242098 <__assert_fail@plt+0x240464>
    7764:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7768:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    776c:	subsmi	r9, sl, r7, asr #22
    7770:	sublt	sp, r9, r1, lsl #2
    7774:			; <UNDEFINED> instruction: 0xf7fabdf0
    7778:	svclt	0x0000e83a
    777c:	andeq	r3, r1, r4, lsl #13
    7780:	strdeq	r0, [r0], -r8
    7784:	andeq	r3, r1, sl, lsr #12
    7788:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    778c:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    7790:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
    7794:	stmibvs	r4, {r0, r1, r2, r7, ip, sp, pc}^
    7798:			; <UNDEFINED> instruction: 0xf85c2214
    779c:	strcc	r5, [r1], #-5
    77a0:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    77a4:	streq	pc, [r0, #-79]	; 0xffffffb1
    77a8:	strmi	lr, [r7], #-2496	; 0xfffff640
    77ac:	stmdavs	r0, {r2, r8, r9, ip, pc}
    77b0:	andsne	pc, r0, sp, lsl #17
    77b4:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
    77b8:	strbcs	r4, [r2], #-770	; 0xfffffcfe
    77bc:	vsubl.s8	<illegal reg q12.5>, d0, d0
    77c0:	strls	r3, [r1], #-1025	; 0xfffffbff
    77c4:	b	6457b4 <__assert_fail@plt+0x643b80>
    77c8:	blmi	199fec <__assert_fail@plt+0x1983b8>
    77cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77d0:	blls	161840 <__assert_fail@plt+0x15fc0c>
    77d4:	qaddle	r4, sl, r1
    77d8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    77dc:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77e0:	andeq	r3, r1, r0, lsl #12
    77e4:	strdeq	r0, [r0], -r8
    77e8:	andeq	r3, r1, r4, asr #11
    77ec:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    77f0:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    77f4:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
    77f8:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    77fc:			; <UNDEFINED> instruction: 0xf85c2218
    7800:	strcc	r5, [r1], #-5
    7804:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    7808:	streq	pc, [r0, #-79]	; 0xffffffb1
    780c:	strmi	lr, [r7], #-2496	; 0xfffff640
    7810:	movwcc	lr, #18893	; 0x49cd
    7814:			; <UNDEFINED> instruction: 0xf88d6800
    7818:	stmdbge	r1, {r2, r4, ip}
    781c:	strls	r9, [r3], #-774	; 0xfffffcfa
    7820:	andls	r2, r1, #1442840576	; 0x56000000
    7824:	strcc	pc, [r1], #-704	; 0xfffffd40
    7828:			; <UNDEFINED> instruction: 0xf7fa9402
    782c:	bmi	241fcc <__assert_fail@plt+0x240398>
    7830:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7834:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7838:	subsmi	r9, sl, r7, lsl #22
    783c:	andlt	sp, r9, r1, lsl #2
    7840:			; <UNDEFINED> instruction: 0xf7f9bd30
    7844:	svclt	0x0000efd4
    7848:	muleq	r1, ip, r5
    784c:	strdeq	r0, [r0], -r8
    7850:	andeq	r3, r1, lr, asr r5
    7854:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7858:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    785c:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
    7860:	stmibvs	r4, {r0, r1, r2, r7, ip, sp, pc}^
    7864:			; <UNDEFINED> instruction: 0xf85c2214
    7868:	strcc	r5, [r1], #-5
    786c:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    7870:	streq	pc, [r0, #-79]	; 0xffffffb1
    7874:	strmi	lr, [r7], #-2496	; 0xfffff640
    7878:	stmdavs	r0, {r2, r8, r9, ip, pc}
    787c:	andsne	pc, r0, sp, lsl #17
    7880:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
    7884:	ldrbcs	r4, [r2], #-770	; 0xfffffcfe
    7888:	vsubl.s8	<illegal reg q12.5>, d0, d0
    788c:	strls	r3, [r1], #-1025	; 0xfffffbff
    7890:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7894:	blmi	19a0b8 <__assert_fail@plt+0x198484>
    7898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    789c:	blls	16190c <__assert_fail@plt+0x15fcd8>
    78a0:	qaddle	r4, sl, r1
    78a4:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    78a8:	svc	0x00a0f7f9
    78ac:	andeq	r3, r1, r4, lsr r5
    78b0:	strdeq	r0, [r0], -r8
    78b4:	strdeq	r3, [r1], -r8
    78b8:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    78bc:	ldrblt	r4, [r0, #2848]!	; 0xb20
    78c0:			; <UNDEFINED> instruction: 0xf2ad44fc
    78c4:			; <UNDEFINED> instruction: 0x46054d1c
    78c8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    78cc:	strbtmi	r4, [ip], -pc, lsl #12
    78d0:	ldrmi	r2, [r6], -r0, lsl #2
    78d4:	vmax.s8	d20, d0, d16
    78d8:	ldmdavs	fp, {r2, r4, r9, lr}
    78dc:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    78e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    78e4:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78e8:	tstcs	r4, fp, ror #19
    78ec:	movwcc	r2, #4698	; 0x125a
    78f0:	andcc	pc, r1, #192, 4
    78f4:	eorvs	r7, r1, r7, lsr #8
    78f8:	stmib	r5, {r1, r5, r6, sp, lr}^
    78fc:	adcvs	r3, r3, r7, lsl #6
    7900:	vand	d27, d16, d22
    7904:			; <UNDEFINED> instruction: 0x46204114
    7908:	stmdblt	r8!, {r4, r5, r7, r8, r9, sl, lr}
    790c:	stmdavs	r2!, {r0, r1, r9, sl, lr}
    7910:	strtmi	r6, [r1], -r8, lsr #16
    7914:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7918:	blmi	25a148 <__assert_fail@plt+0x258514>
    791c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7920:			; <UNDEFINED> instruction: 0xf8dd681a
    7924:	subsmi	r3, sl, r4, lsl r4
    7928:	vrhadd.s8	d13, d13, d5
    792c:	ldcllt	13, cr4, [r0, #112]!	; 0x70
    7930:	andseq	pc, r5, pc, rrx
    7934:			; <UNDEFINED> instruction: 0xf7f9e7f0
    7938:	svclt	0x0000ef5a
    793c:	ldrdeq	r3, [r1], -r0
    7940:	strdeq	r0, [r0], -r8
    7944:	andeq	r3, r1, r4, ror r4
    7948:	stmdbcs	r7, {r4, r5, r8, sl, ip, sp, pc}
    794c:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    7950:	addlt	r4, sp, sl, lsl ip
    7954:	ldrbtmi	r4, [ip], #-2842	; 0xfffff4e6
    7958:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    795c:			; <UNDEFINED> instruction: 0xf04f930b
    7960:	andle	r0, fp, r0, lsl #6
    7964:			; <UNDEFINED> instruction: 0xf954f7ff
    7968:	blmi	55a1c8 <__assert_fail@plt+0x558594>
    796c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7970:	blls	2e19e0 <__assert_fail@plt+0x2dfdac>
    7974:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    7978:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    797c:	stmibvs	r1, {r2, r3, r9, sl, lr}^
    7980:	andls	r2, sl, #0, 6
    7984:	eorcs	r3, r8, #1073741824	; 0x40000000
    7988:	smlabtne	r7, r0, r9, lr
    798c:	stmdbge	r1, {r0, r1, r8, ip, pc}
    7990:	stmib	sp, {fp, sp, lr}^
    7994:	stmib	sp, {r2, r8, r9, ip, sp}^
    7998:			; <UNDEFINED> instruction: 0xf88d3306
    799c:	ldrcs	r4, [r2], #-20	; 0xffffffec
    79a0:	vsubw.s8	<illegal reg q12.5>, q0, d8
    79a4:	andls	r3, r1, #16777216	; 0x1000000
    79a8:	strcs	r9, [r8], #-1026	; 0xfffffbfe
    79ac:	ldreq	pc, [sp], #-704	; 0xfffffd40
    79b0:			; <UNDEFINED> instruction: 0xf7fa9409
    79b4:	ldrb	lr, [r7, r2, lsr #18]
    79b8:	svc	0x0018f7f9
    79bc:	andeq	r3, r1, sl, lsr r4
    79c0:	strdeq	r0, [r0], -r8
    79c4:	andeq	r3, r1, r4, lsr #8
    79c8:			; <UNDEFINED> instruction: 0xf7ffb109
    79cc:	andcs	fp, r1, #540672	; 0x84000
    79d0:	svclt	0x00baf7ff
    79d4:			; <UNDEFINED> instruction: 0x4617b5f0
    79d8:	ldmdbcs	r1, {r0, r5, r9, fp, lr}
    79dc:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    79e0:	vqdmlsl.s32	q2, d13, d16
    79e4:	ldrbtmi	r4, [sl], #-3372	; 0xfffff2d4
    79e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    79ec:	strtcc	pc, [r4], #-2253	; 0xfffff733
    79f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    79f4:	mvfgesp	f5, #0.0
    79f8:	strmi	r4, [ip], -r5, lsl #12
    79fc:	addvs	pc, r4, #1325400064	; 0x4f000000
    7a00:	ldrtmi	r2, [r0], -r0, lsl #2
    7a04:	ldmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a08:			; <UNDEFINED> instruction: 0x212069eb
    7a0c:	movwcc	r2, #4626	; 0x1212
    7a10:	andcc	pc, r1, #192, 4
    7a14:	andseq	pc, r5, pc, rrx
    7a18:	eorsvs	r7, r1, r4, lsr r4
    7a1c:	stmib	r5, {r1, r4, r5, r6, sp, lr}^
    7a20:	adcsvs	r3, r3, r7, lsl #6
    7a24:	vst4.8	{d27,d29,d31,d33}, [pc :128], r7
    7a28:	ldrtmi	r6, [r0], -r4, lsl #3
    7a2c:	ldrhlt	r4, [r0, #-120]!	; 0xffffff88
    7a30:	blmi	31a26c <__assert_fail@plt+0x318638>
    7a34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a38:			; <UNDEFINED> instruction: 0xf8dd681a
    7a3c:	subsmi	r3, sl, r4, lsr #8
    7a40:	vrhadd.s8	d13, d13, d12
    7a44:	ldcllt	13, cr4, [r0, #176]!	; 0xb0
    7a48:			; <UNDEFINED> instruction: 0xf8e2f7ff
    7a4c:			; <UNDEFINED> instruction: 0x4603e7f0
    7a50:	stmdavs	r8!, {r1, r4, r5, fp, sp, lr}
    7a54:			; <UNDEFINED> instruction: 0xf7fa4631
    7a58:	ubfx	lr, r0, #17, #10
    7a5c:	mcr	7, 6, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    7a60:	andeq	r3, r1, sl, lsr #7
    7a64:	strdeq	r0, [r0], -r8
    7a68:	andeq	r3, r1, ip, asr r3
    7a6c:	adclt	fp, sl, r0, ror r5
    7a70:			; <UNDEFINED> instruction: 0x46044e19
    7a74:	stmdage	r4, {r0, r3, r4, r8, r9, fp, lr}
    7a78:			; <UNDEFINED> instruction: 0x460d447e
    7a7c:			; <UNDEFINED> instruction: 0x21002294
    7a80:	mcrge	8, 0, r5, cr1, cr3, {7}
    7a84:			; <UNDEFINED> instruction: 0x9329681b
    7a88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a8c:	svc	0x00d6f7f9
    7a90:	rorcs	r6, r3, #19
    7a94:	movwcc	r4, #5680	; 0x1630
    7a98:	movwcc	lr, #31172	; 0x79c4
    7a9c:	tstcs	lr, #201326592	; 0xc000000
    7aa0:	movwcc	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    7aa4:			; <UNDEFINED> instruction: 0x23209302
    7aa8:	movwcs	r9, #29441	; 0x7301
    7aac:	andscc	pc, r4, sp, lsl #17
    7ab0:	stmdblt	r8!, {r3, r5, r7, r8, r9, sl, lr}
    7ab4:	ldrtmi	r4, [r1], -r3, lsl #12
    7ab8:	adccs	r6, r0, #32, 16	; 0x200000
    7abc:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ac0:	blmi	19a2e4 <__assert_fail@plt+0x1986b0>
    7ac4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ac8:	blls	a61b38 <__assert_fail@plt+0xa5ff04>
    7acc:	qaddle	r4, sl, r1
    7ad0:	ldcllt	0, cr11, [r0, #-168]!	; 0xffffff58
    7ad4:	mcr	7, 4, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    7ad8:	andeq	r3, r1, r8, lsl r3
    7adc:	strdeq	r0, [r0], -r8
    7ae0:	andeq	r3, r1, ip, asr #5
    7ae4:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7ae8:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    7aec:	cfldrsmi	mvf4, [r6, #-1008]	; 0xfffffc10
    7af0:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    7af4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    7af8:	stmdavs	sp!, {r0, sl, ip, sp}
    7afc:			; <UNDEFINED> instruction: 0xf04f9507
    7b00:	ldrcs	r0, [ip, #-1280]	; 0xfffffb00
    7b04:	strmi	lr, [r7], #-2496	; 0xfffff640
    7b08:	movwcc	lr, #14797	; 0x39cd
    7b0c:	strtmi	r9, [sl], -r6, lsl #4
    7b10:	andsne	pc, r0, sp, lsl #17
    7b14:	stmdavs	r0, {r0, r3, r5, r6, r9, sl, lr}
    7b18:	strls	r9, [r2], #-773	; 0xfffffcfb
    7b1c:	strls	r2, [r0, #-1118]	; 0xfffffba2
    7b20:	strcc	pc, [r1], #-704	; 0xfffffd40
    7b24:			; <UNDEFINED> instruction: 0xf7fa9401
    7b28:	bmi	241cd0 <__assert_fail@plt+0x24009c>
    7b2c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7b30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b34:	subsmi	r9, sl, r7, lsl #22
    7b38:	andlt	sp, r9, r1, lsl #2
    7b3c:			; <UNDEFINED> instruction: 0xf7f9bd30
    7b40:	svclt	0x0000ee56
    7b44:	andeq	r3, r1, r4, lsr #5
    7b48:	strdeq	r0, [r0], -r8
    7b4c:	andeq	r3, r1, r2, ror #4
    7b50:	movwcs	r6, #2048	; 0x800
    7b54:	stmdalt	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b58:			; <UNDEFINED> instruction: 0x4606b570
    7b5c:			; <UNDEFINED> instruction: 0xf5ad4c2c
    7b60:	stmdami	ip!, {r0, r7, r8, sl, fp, sp, lr}
    7b64:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    7b68:	stmdapl	r0!, {r0, r1, r3, r5, r8, sl, fp, lr}
    7b6c:	stmdavs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    7b70:	streq	pc, [r4], #-2253	; 0xfffff733
    7b74:	andeq	pc, r0, pc, asr #32
    7b78:			; <UNDEFINED> instruction: 0xf7fa6830
    7b7c:	stmdacs	r0, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    7b80:			; <UNDEFINED> instruction: 0xac01db10
    7b84:	movtcs	r6, #10288	; 0x2830
    7b88:	addvs	pc, r0, #1325400064	; 0x4f000000
    7b8c:			; <UNDEFINED> instruction: 0xf7fa4621
    7b90:	stmdacs	r0, {r1, r2, r5, fp, sp, lr, pc}
    7b94:			; <UNDEFINED> instruction: 0xf7f9da1f
    7b98:	stmdavs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    7b9c:	svclt	0x0018380b
    7ba0:	rscscc	pc, pc, pc, asr #32
    7ba4:	blmi	6da420 <__assert_fail@plt+0x6d87ec>
    7ba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7bac:			; <UNDEFINED> instruction: 0xf8dd681a
    7bb0:	subsmi	r3, sl, r4, lsl #8
    7bb4:			; <UNDEFINED> instruction: 0xf50dd12a
    7bb8:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
    7bbc:	blcs	3e1c50 <__assert_fail@plt+0x3e001c>
    7bc0:	addmi	sp, r3, #180224	; 0x2c000
    7bc4:	stmiahi	r2!, {r0, r3, fp, ip, lr, pc}
    7bc8:	andle	r2, r8, r2, lsl #20
    7bcc:			; <UNDEFINED> instruction: 0xf0233303
    7bd0:	bne	ff0087e4 <__assert_fail@plt+0xff006bb0>
    7bd4:	stmdacs	pc, {r2, r3, r4, sl, lr}	; <UNPREDICTABLE>
    7bd8:	strdcs	sp, [r0], -r0
    7bdc:	blcs	901b6c <__assert_fail@plt+0x8fff38>
    7be0:			; <UNDEFINED> instruction: 0xf7f9d908
    7be4:	stmdbvs	r2!, {r3, r8, r9, sl, fp, sp, lr, pc}
    7be8:			; <UNDEFINED> instruction: 0x46034252
    7bec:	rscscc	pc, pc, pc, asr #32
    7bf0:	bfi	r6, sl, #0, #24
    7bf4:	andscs	r4, r0, #10240	; 0x2800
    7bf8:	tstcs	r1, sl, lsl #16
    7bfc:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    7c00:			; <UNDEFINED> instruction: 0xf7f9681b
    7c04:			; <UNDEFINED> instruction: 0xf04fee44
    7c08:			; <UNDEFINED> instruction: 0xe7cb30ff
    7c0c:	stcl	7, cr15, [lr, #996]!	; 0x3e4
    7c10:	andeq	r3, r1, sl, lsr #4
    7c14:	strdeq	r0, [r0], -r8
    7c18:	andeq	r3, r1, r4, lsr #4
    7c1c:	andeq	r3, r1, r8, ror #3
    7c20:	andeq	r0, r0, r0, lsl r2
    7c24:	andeq	r2, r0, lr, lsl #2
    7c28:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    7c2c:			; <UNDEFINED> instruction: 0x4616b570
    7c30:	ldrbtmi	r4, [ip], #2592	; 0xa20
    7c34:	addslt	r6, r4, r5, asr #19
    7c38:	strcc	r2, [r1, #-1024]	; 0xfffffc00
    7c3c:	strpl	lr, [r7, #-2496]	; 0xfffff640
    7c40:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    7c44:	ldmdavs	r2, {fp, sp, lr}
    7c48:			; <UNDEFINED> instruction: 0xf04f9213
    7c4c:	strtmi	r0, [r2], -r0, lsl #4
    7c50:	andsne	pc, r4, sp, lsr #17
    7c54:	strls	sl, [r1], #-2312	; 0xfffff6f8
    7c58:	tstcc	r0, #1207959552	; 0x48000000
    7c5c:	vrshl.s8	d25, d6, d0
    7c60:	movwls	r3, #17665	; 0x4501
    7c64:	strls	sl, [r7], #-2817	; 0xfffff4ff
    7c68:	stmib	sp, {r2, r3, sl, ip, pc}^
    7c6c:	movwls	r4, #33794	; 0x8402
    7c70:	stmib	sp, {r4, r8, r9, sp}^
    7c74:	strcs	r4, [r2], #-1037	; 0xfffffbf3
    7c78:	andspl	pc, r6, sp, lsr #17
    7c7c:			; <UNDEFINED> instruction: 0xf8ad250c
    7c80:	tstls	r0, #4
    7c84:	ldrls	r4, [r1], -fp, ror #8
    7c88:	blge	3ec8cc <__assert_fail@plt+0x3eac98>
    7c8c:	stmib	sp, {r0, r3, r8, sl, ip, pc}^
    7c90:			; <UNDEFINED> instruction: 0xf7f9340a
    7c94:	bmi	2432a4 <__assert_fail@plt+0x241670>
    7c98:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7c9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ca0:	subsmi	r9, sl, r3, lsl fp
    7ca4:	andslt	sp, r4, r1, lsl #2
    7ca8:			; <UNDEFINED> instruction: 0xf7f9bd70
    7cac:	svclt	0x0000eda0
    7cb0:	andeq	r3, r1, lr, asr r1
    7cb4:	strdeq	r0, [r0], -r8
    7cb8:	strdeq	r3, [r1], -r6
    7cbc:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7cc0:	ldrlt	r2, [r0, #-512]!	; 0xfffffe00
    7cc4:	strcc	pc, [r1, #-576]	; 0xfffffdc0
    7cc8:	ldrbtmi	r6, [ip], #2499	; 0x9c3
    7ccc:	addlt	r8, pc, sp, asr #1
    7cd0:	movwcc	r4, #7448	; 0x1d18
    7cd4:	stmdavs	ip, {r1, r3, r6, r7, sp, lr}
    7cd8:	movwcc	lr, #31168	; 0x79c0
    7cdc:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    7ce0:	stmdavs	sp!, {fp, sp, lr}
    7ce4:			; <UNDEFINED> instruction: 0xf04f950d
    7ce8:	addvs	r0, fp, r0, lsl #10
    7cec:	stmdbge	r6, {r0, r8, ip, pc}
    7cf0:	andmi	lr, r2, #3358720	; 0x334000
    7cf4:	ldrcs	sl, [r0], #-2819	; 0xfffff4fd
    7cf8:	stmib	sp, {r1, r3, r9, ip, pc}^
    7cfc:	movwls	r2, #25092	; 0x6204
    7d00:	stmib	sp, {r2, r3, r8, r9, sp}^
    7d04:			; <UNDEFINED> instruction: 0xf8ad220b
    7d08:	strcs	r4, [r1], #-12
    7d0c:	blge	6c930 <__assert_fail@plt+0x6acfc>
    7d10:	strcc	lr, [r8], #-2509	; 0xfffff633
    7d14:	stcl	7, cr15, [r0, #-996]	; 0xfffffc1c
    7d18:	blmi	19a53c <__assert_fail@plt+0x198908>
    7d1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d20:	blls	361d90 <__assert_fail@plt+0x36015c>
    7d24:	qaddle	r4, sl, r1
    7d28:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
    7d2c:	ldcl	7, cr15, [lr, #-996]	; 0xfffffc1c
    7d30:	andeq	r3, r1, r6, asr #1
    7d34:	strdeq	r0, [r0], -r8
    7d38:	andeq	r3, r1, r4, ror r0
    7d3c:	svcmi	0x00f0e92d
    7d40:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    7d44:	vstmiami	r9!, {d8}
    7d48:	addslt	r4, r9, ip, ror r4
    7d4c:	stmib	sp, {r2, r8, sl, fp, sp, pc}^
    7d50:	stmibmi	r7!, {r0, r4, r9, ip}
    7d54:	bpl	44357c <__assert_fail@plt+0x441948>
    7d58:	strmi	r4, [r5], -r6, lsr #21
    7d5c:	strls	r4, [r3], #-1145	; 0xfffffb87
    7d60:	strcs	sl, [r0], #-2058	; 0xfffff7f6
    7d64:	cdp	8, 0, cr5, cr8, cr10, {4}
    7d68:	ldmdavs	r2, {r4, r7, r9, fp}
    7d6c:			; <UNDEFINED> instruction: 0xf04f9217
    7d70:			; <UNDEFINED> instruction: 0xf8ad0200
    7d74:	blmi	fe813eac <__assert_fail@plt+0xfe812278>
    7d78:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    7d7c:	ldrmi	lr, [r4], #-2509	; 0xfffff633
    7d80:	blge	1ec990 <__assert_fail@plt+0x1ead5c>
    7d84:	subsmi	pc, r8, sp, lsr #17
    7d88:	movwcs	r9, #49930	; 0xc30a
    7d8c:	strmi	lr, [lr], #-2509	; 0xfffff633
    7d90:	blge	16c9c4 <__assert_fail@plt+0x16ad90>
    7d94:	movwls	r9, #50192	; 0xc410
    7d98:	movwls	r2, #54017	; 0xd301
    7d9c:	bcs	443604 <__assert_fail@plt+0x4419d0>
    7da0:	bne	fe443608 <__assert_fail@plt+0xfe4419d4>
    7da4:			; <UNDEFINED> instruction: 0xf7fe6828
    7da8:	cdpne	15, 0, cr15, cr6, cr15, {7}
    7dac:	rscshi	pc, r5, r0, asr #5
    7db0:			; <UNDEFINED> instruction: 0x9c046aab
    7db4:	ldfnep	f3, [r2], #236	; 0xec
    7db8:			; <UNDEFINED> instruction: 0xf0224620
    7dbc:	tstcs	r1, r3, lsl #4
    7dc0:	stcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    7dc4:			; <UNDEFINED> instruction: 0xf1ba9c04
    7dc8:			; <UNDEFINED> instruction: 0xf0000f00
    7dcc:	svcge	0x001180ca
    7dd0:			; <UNDEFINED> instruction: 0xf04f46b1
    7dd4:	ldrbmi	r0, [r6], -r0, lsl #22
    7dd8:	svceq	0x000ff1b9
    7ddc:	svclt	0x00c846c8
    7de0:	stcle	6, cr9, [r9], {1}
    7de4:	andcc	lr, r3, r4, lsr r0
    7de8:	andeq	pc, r3, r0, lsr #32
    7dec:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    7df0:			; <UNDEFINED> instruction: 0xf1b84404
    7df4:	stcle	15, cr0, [sl, #-60]!	; 0xffffffc4
    7df8:	stmdacs	pc, {r5, fp, sp, lr}	; <UNPREDICTABLE>
    7dfc:	strmi	sp, [r0, #2343]	; 0x927
    7e00:	stmdbls	r8, {r0, r2, r5, r8, r9, ip, lr, pc}
    7e04:	ldmdbhi	fp!, {r1, r2, r5, r6, r7, fp, pc}
    7e08:	streq	lr, [r3], -r6, lsr #20
    7e0c:	stmdbcs	r0, {r1, r2, r5, r6, r7, pc}
    7e10:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    7e14:	addsmi	r6, sl, #14811136	; 0xe20000
    7e18:	bvs	afc5b4 <__assert_fail@plt+0xafa980>
    7e1c:	addsmi	r6, sl, #10616832	; 0xa20000
    7e20:			; <UNDEFINED> instruction: 0xf016d1e1
    7e24:	stmiahi	r3!, {r4, r8, r9, sl, fp}
    7e28:	svclt	0x00189a00
    7e2c:	blcs	d0638 <__assert_fail@plt+0xcea04>
    7e30:	andsle	r9, r2, r0, lsl #4
    7e34:	eorle	r2, r1, r2, lsl #22
    7e38:	blcs	228ec <__assert_fail@plt+0x20cb8>
    7e3c:	ldmdavs	r9!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
    7e40:	blls	596c8 <__assert_fail@plt+0x57a94>
    7e44:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    7e48:	stmdavs	r0!, {r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}
    7e4c:	stcls	7, cr14, [r4], {203}	; 0xcb
    7e50:	mcrcs	8, 0, r6, cr0, cr14, {7}
    7e54:	smlsdcc	ip, r8, r0, sp
    7e58:	ldmdacs	r3, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7e5c:	vmla.i8	d22, d0, d19
    7e60:	blcs	28138 <__assert_fail@plt+0x26504>
    7e64:	strtmi	sp, [r0], -fp, lsr #22
    7e68:			; <UNDEFINED> instruction: 0xffd2f7fe
    7e6c:	mcrcs	8, 0, r6, cr0, cr14, {7}
    7e70:	addshi	pc, r5, r0
    7e74:			; <UNDEFINED> instruction: 0xf04f9c04
    7e78:	strb	r0, [ip, r1, lsl #22]!
    7e7c:	ldmdble	r8!, {r0, r1, r5, fp, sp}
    7e80:	ldc	7, cr15, [r8, #996]!	; 0x3e4
    7e84:	rsbmi	r6, r3, #36, 18	; 0x90000
    7e88:	bvs	1adfe9c <__assert_fail@plt+0x1ade268>
    7e8c:	subsle	r2, sl, r4, lsl #22
    7e90:	ldreq	r6, [r9, fp, ror #21]
    7e94:	stmdals	r4, {r5, r6, r8, sl, ip, lr, pc}
    7e98:	blcc	3fdc <__assert_fail@plt+0x23a8>
    7e9c:	mrrc	7, 15, pc, r2, cr9	; <UNPREDICTABLE>
    7ea0:	blmi	151a800 <__assert_fail@plt+0x1518bcc>
    7ea4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ea8:	blls	5e1f18 <__assert_fail@plt+0x5e02e4>
    7eac:			; <UNDEFINED> instruction: 0xf040405a
    7eb0:			; <UNDEFINED> instruction: 0x46588097
    7eb4:	ldc	0, cr11, [sp], #100	; 0x64
    7eb8:	pop	{r1, r8, r9, fp, pc}
    7ebc:	qsub8mi	r8, r0, r0
    7ec0:			; <UNDEFINED> instruction: 0x46984619
    7ec4:			; <UNDEFINED> instruction: 0xf9a0f7ff
    7ec8:	mvnle	r2, r0, lsl #16
    7ecc:	ldc	7, cr15, [r2, #996]	; 0x3e4
    7ed0:	svceq	0x005af118
    7ed4:	movweq	pc, #456	; 0x1c8	; <UNPREDICTABLE>
    7ed8:	subsle	r6, r3, r3
    7edc:	svceq	0x005ff118
    7ee0:			; <UNDEFINED> instruction: 0xf118d0d9
    7ee4:	sbcsle	r0, r6, r2, lsl #30
    7ee8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    7eec:	stc	7, cr15, [sl], #996	; 0x3e4
    7ef0:	stcls	7, cr14, [r2], {209}	; 0xd1
    7ef4:	blmi	10d073c <__assert_fail@plt+0x10ceb08>
    7ef8:	stmdami	r3, {r0, r8, sp}^
    7efc:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    7f00:			; <UNDEFINED> instruction: 0xf7f9681b
    7f04:	strb	lr, [r6, r4, asr #25]
    7f08:			; <UNDEFINED> instruction: 0xf7f94620
    7f0c:			; <UNDEFINED> instruction: 0xf1bbec1c
    7f10:	cmnle	r7, r0, lsl #30
    7f14:			; <UNDEFINED> instruction: 0x069a9b10
    7f18:			; <UNDEFINED> instruction: 0xf1b8d42a
    7f1c:			; <UNDEFINED> instruction: 0xf43f0f00
    7f20:	stcls	15, cr10, [r2], {61}	; 0x3d
    7f24:	ldmdami	r7!, {r0, r1, r6, r9, sl, lr}
    7f28:	bmi	e10334 <__assert_fail@plt+0xe0e700>
    7f2c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    7f30:			; <UNDEFINED> instruction: 0xf7f96800
    7f34:			; <UNDEFINED> instruction: 0x2001edb6
    7f38:	ldc	7, cr15, [r8, #-996]!	; 0xfffffc1c
    7f3c:	stmdals	r4, {r0, r1, r7, r9, sl, lr}
    7f40:	stc	7, cr15, [r0], {249}	; 0xf9
    7f44:			; <UNDEFINED> instruction: 0xf114e7ac
    7f48:	svclt	0x00180f02
    7f4c:	svceq	0x005ff114
    7f50:	bvs	ffafc1dc <__assert_fail@plt+0xffafa5a8>
    7f54:	ldrle	r0, [lr], #1945	; 0x799
    7f58:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    7f5c:	ldcl	7, cr15, [r2], #-996	; 0xfffffc1c
    7f60:			; <UNDEFINED> instruction: 0x4620e799
    7f64:	bl	ffbc5f50 <__assert_fail@plt+0xffbc431c>
    7f68:			; <UNDEFINED> instruction: 0x069b9b10
    7f6c:	svcge	0x0016f57f
    7f70:	ldrdmi	lr, [r2], -sp
    7f74:	blmi	8d07c4 <__assert_fail@plt+0x8ceb90>
    7f78:	stmiapl	r3!, {r0, r8, sp}^
    7f7c:			; <UNDEFINED> instruction: 0xf7f9681b
    7f80:	str	lr, [fp, -r6, lsl #25]
    7f84:	eorcs	r9, r4, #512	; 0x200
    7f88:	tstcs	r1, lr, lsl fp
    7f8c:	stmiapl	r3!, {r0, r5, fp, lr}^
    7f90:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    7f94:	ldcl	7, cr15, [sl], #-996	; 0xfffffc1c
    7f98:			; <UNDEFINED> instruction: 0x46b3e77d
    7f9c:	stmdals	r4, {r7, r8, r9, sl, sp, lr, pc}
    7fa0:	ldrdlt	pc, [r0], -sp
    7fa4:	bl	ff3c5f90 <__assert_fail@plt+0xff3c435c>
    7fa8:	blcs	2ebb0 <__assert_fail@plt+0x2cf7c>
    7fac:	svcge	0x0078f43f
    7fb0:	eorcs	r9, lr, #512	; 0x200
    7fb4:	tstcs	r1, r3, lsl fp
    7fb8:			; <UNDEFINED> instruction: 0xf04f4817
    7fbc:	stmiapl	r3!, {r8, r9, fp}^
    7fc0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    7fc4:	stcl	7, cr15, [r2], #-996	; 0xfffffc1c
    7fc8:	stcls	7, cr14, [r2], {106}	; 0x6a
    7fcc:	blmi	350810 <__assert_fail@plt+0x34ebdc>
    7fd0:	ldmdami	r2, {r0, r8, sp}
    7fd4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    7fd8:			; <UNDEFINED> instruction: 0xf7f9681b
    7fdc:			; <UNDEFINED> instruction: 0xe75aec58
    7fe0:	stc	7, cr15, [r4], {249}	; 0xf9
    7fe4:	ldrdlt	pc, [r0], -sp
    7fe8:	svclt	0x0000e7de
    7fec:	andeq	r2, r0, r8
    7ff0:	andeq	r3, r1, r4, lsr r0
    7ff4:	strdeq	r0, [r0], -r8
    7ff8:	andeq	r3, r1, r6, lsl r0
    7ffc:	andeq	r2, r1, ip, ror #29
    8000:	andeq	r1, r0, r6, ror #30
    8004:	andeq	r0, r0, r0, lsl r2
    8008:	andeq	r1, r0, lr, lsl #28
    800c:	andeq	r1, r0, r6, lsr lr
    8010:	strdeq	r1, [r0], -r6
    8014:	muleq	r0, r8, lr
    8018:	andeq	r1, r0, r4, lsr #29
    801c:	andeq	r1, r0, r2, asr #28
    8020:	addlt	fp, r7, r0, lsr r5
    8024:	strmi	r6, [ip], -sp, lsl #16
    8028:	andcs	r4, r1, #19922944	; 0x1300000
    802c:	stmdbge	r3, {r9, ip, pc}
    8030:	strmi	lr, [r3, #-2509]	; 0xfffff633
    8034:	stcmi	13, cr4, [fp], {10}
    8038:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    803c:	strls	r6, [r5], #-2084	; 0xfffff7dc
    8040:	streq	pc, [r0], #-79	; 0xffffffb1
    8044:			; <UNDEFINED> instruction: 0xff66f7fe
    8048:	blmi	19a86c <__assert_fail@plt+0x198c38>
    804c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8050:	blls	1620c0 <__assert_fail@plt+0x16048c>
    8054:	qaddle	r4, sl, r1
    8058:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    805c:	bl	ff1c6048 <__assert_fail@plt+0xff1c4414>
    8060:	andeq	r2, r1, r8, asr sp
    8064:	strdeq	r0, [r0], -r8
    8068:	andeq	r2, r1, r4, asr #26
    806c:	addlt	fp, r2, r0, lsl r5
    8070:	strls	r2, [r0], #-1025	; 0xfffffbff
    8074:			; <UNDEFINED> instruction: 0xff4ef7fe
    8078:	ldclt	0, cr11, [r0, #-8]
    807c:	addlt	fp, r7, r0, lsr r5
    8080:	strmi	r6, [ip], -sp, lsl #16
    8084:	andcs	r4, r0, #19922944	; 0x1300000
    8088:	stmdbge	r3, {r9, ip, pc}
    808c:	strmi	lr, [r3, #-2509]	; 0xfffff633
    8090:	sfmmi	f2, 4, [fp, #-4]
    8094:	ldrbtmi	r4, [sp], #-3083	; 0xfffff3f5
    8098:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    809c:			; <UNDEFINED> instruction: 0xf04f9405
    80a0:			; <UNDEFINED> instruction: 0xf7fe0400
    80a4:	bmi	247d88 <__assert_fail@plt+0x246154>
    80a8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    80ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    80b0:	subsmi	r9, sl, r5, lsl #22
    80b4:	andlt	sp, r7, r1, lsl #2
    80b8:			; <UNDEFINED> instruction: 0xf7f9bd30
    80bc:	svclt	0x0000eb98
    80c0:	strdeq	r2, [r1], -sl
    80c4:	strdeq	r0, [r0], -r8
    80c8:	andeq	r2, r1, r6, ror #25
    80cc:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    80d0:	ldrlt	r2, [r0, #-772]!	; 0xfffffcfc
    80d4:	cfldrsmi	mvf4, [r7, #-1008]	; 0xfffffc10
    80d8:	strmi	fp, [r4], -r5, lsl #1
    80dc:	movwls	r2, #520	; 0x208
    80e0:	orrvc	pc, r7, pc, asr #8
    80e4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    80e8:	stmdavs	r0, {r1, r8, r9, fp, sp, pc}
    80ec:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    80f0:	streq	pc, [r0, #-79]	; 0xffffffb1
    80f4:	strls	r2, [r2, #-1281]	; 0xfffffaff
    80f8:	b	ffe460e4 <__assert_fail@plt+0xffe444b0>
    80fc:	blle	392104 <__assert_fail@plt+0x3904d0>
    8100:	andcs	r6, r0, r3, ror #21
    8104:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8108:	bmi	2e0c9c <__assert_fail@plt+0x2df068>
    810c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8114:	subsmi	r9, sl, r3, lsl #22
    8118:	andlt	sp, r5, r8, lsl #2
    811c:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    8120:			; <UNDEFINED> instruction: 0xf7f94478
    8124:			; <UNDEFINED> instruction: 0xf04feb90
    8128:			; <UNDEFINED> instruction: 0xe7ee30ff
    812c:	bl	17c6118 <__assert_fail@plt+0x17c44e4>
    8130:			; <UNDEFINED> instruction: 0x00012cbc
    8134:	strdeq	r0, [r0], -r8
    8138:	andeq	r2, r1, r2, lsl #25
    813c:	andeq	r1, r0, r4, ror sp
    8140:	svcmi	0x00f0e92d
    8144:	stmibmi	r1!, {r0, r2, r3, r9, sl, lr}
    8148:	cfstr64mi	mvdx15, [r0, #692]	; 0x2b4
    814c:	bmi	fe8199ac <__assert_fail@plt+0xfe817d78>
    8150:	ldrbtmi	fp, [r9], #-151	; 0xffffff69
    8154:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8158:	bicmi	pc, r0, #54525952	; 0x3400000
    815c:	cmpcc	r4, #3
    8160:			; <UNDEFINED> instruction: 0xf1a9588a
    8164:	bvs	ff00a1ec <__assert_fail@plt+0xff0085b8>
    8168:	strteq	pc, [ip], #-425	; 0xfffffe57
    816c:	andsvs	r6, sl, r2, lsl r8
    8170:	andeq	pc, r0, #79	; 0x4f
    8174:			; <UNDEFINED> instruction: 0xf8492300
    8178:	strbeq	r4, [r4, r0, lsr #24]
    817c:	ldccc	8, cr15, [r0], {73}	; 0x49
    8180:	andseq	pc, r0, #79	; 0x4f
    8184:	stccc	8, cr15, [ip], #-292	; 0xfffffedc
    8188:	tsteq	ip, pc, asr #32	; <UNPREDICTABLE>
    818c:	movwcc	lr, #14665	; 0x3949
    8190:	movwcc	lr, #43337	; 0xa949
    8194:			; <UNDEFINED> instruction: 0xf8294b8f
    8198:			; <UNDEFINED> instruction: 0xf04f2c2c
    819c:	ldrbtmi	r0, [fp], #-513	; 0xfffffdff
    81a0:	svclt	0x00419305
    81a4:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
    81a8:	andscc	pc, r0, r8, asr #17
    81ac:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    81b0:	andscc	pc, r4, r8, asr #17
    81b4:			; <UNDEFINED> instruction: 0xf8c84b88
    81b8:			; <UNDEFINED> instruction: 0xf1a91004
    81bc:	ldrbtmi	r0, [fp], #-308	; 0xfffffecc
    81c0:			; <UNDEFINED> instruction: 0xf50d9307
    81c4:	tstls	r4, r1, lsl #6
    81c8:	stmib	r8, {r2, r4, r8, r9, ip, sp}^
    81cc:	movwls	r1, #25090	; 0x6202
    81d0:	ldccc	8, cr15, [r4], #-292	; 0xfffffedc
    81d4:	andcs	r9, r0, #3072	; 0xc00
    81d8:	strbmi	r9, [r1], -r4, lsl #24
    81dc:	vst2.8	{d22-d23}, [pc :64], r8
    81e0:	rsbvs	r4, r3, r0, lsl #7
    81e4:	stcl	7, cr15, [r8], {249}	; 0xf9
    81e8:	ble	b0fa00 <__assert_fail@plt+0xb0ddcc>
    81ec:	stc	7, cr15, [r2], {249}	; 0xf9
    81f0:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}
    81f4:	svclt	0x0018280b
    81f8:	rscle	r2, fp, r4, lsl #16
    81fc:	blmi	1deea18 <__assert_fail@plt+0x1decde4>
    8200:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    8204:	bl	fe8c61f0 <__assert_fail@plt+0xfe8c45bc>
    8208:	tstcs	r1, r5, ror sl
    820c:			; <UNDEFINED> instruction: 0x4603447a
    8210:	ldmdavs	ip!, {r5, r9, sl, lr}
    8214:			; <UNDEFINED> instruction: 0xf7f99400
    8218:	ldmdavs	fp!, {r2, r6, sl, fp, sp, lr, pc}
    821c:	sbcsle	r2, r9, r9, ror #22
    8220:	rscscc	pc, pc, pc, asr #32
    8224:			; <UNDEFINED> instruction: 0xf50d496f
    8228:	bmi	1a59130 <__assert_fail@plt+0x1a574fc>
    822c:	ldrbtmi	r3, [r9], #-852	; 0xfffffcac
    8230:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8234:	subsmi	r6, r1, sl, lsl r8
    8238:	adcshi	pc, r1, r0, asr #32
    823c:	cfstr64mi	mvdx15, [r0, #52]	; 0x34
    8240:	pop	{r0, r1, r2, r4, ip, sp, pc}
    8244:			; <UNDEFINED> instruction: 0xf0008ff0
    8248:			; <UNDEFINED> instruction: 0xf8d8809f
    824c:	blcs	314264 <__assert_fail@plt+0x312630>
    8250:	adchi	pc, r7, r0, asr #32
    8254:	bvs	ff6eee68 <__assert_fail@plt+0xff6ed234>
    8258:	ldrble	r0, [r0], #-2008	; 0xfffff828
    825c:			; <UNDEFINED> instruction: 0xf3402c0f
    8260:	stmdbls	r6, {r0, r2, r7, pc}
    8264:	ldrdlt	pc, [r0], -r1
    8268:	ldrbmi	r4, [ip, #-1547]	; 0xfffff9f5
    826c:	andseq	pc, r0, #-1073741782	; 0xc000002a
    8270:	movwcs	fp, #4012	; 0xfac
    8274:	b	14d0e80 <__assert_fail@plt+0x14cf24c>
    8278:	ldrdle	r7, [r1, -r2]!
    827c:	svcge	0x00084623
    8280:	pkhtbmi	r4, sl, ip, asr #12
    8284:	muls	r3, fp, r6
    8288:			; <UNDEFINED> instruction: 0xf0231ce3
    828c:	bl	feac8ea0 <__assert_fail@plt+0xfeac726c>
    8290:	ldrmi	r0, [sl], #2819	; 0xb03
    8294:	svceq	0x000ff1bb
    8298:			; <UNDEFINED> instruction: 0xf8dad924
    829c:	ldrbmi	r4, [ip, #-0]
    82a0:	andseq	pc, r0, #164, 2	; 0x29
    82a4:	movwcs	fp, #4052	; 0xfd4
    82a8:	b	14d0eb4 <__assert_fail@plt+0x14cf280>
    82ac:	ldrdle	r7, [r6, -r2]
    82b0:			; <UNDEFINED> instruction: 0x46514632
    82b4:			; <UNDEFINED> instruction: 0x47a84638
    82b8:	ble	ff9522c0 <__assert_fail@plt+0xff95068c>
    82bc:			; <UNDEFINED> instruction: 0x46a3e7b2
    82c0:	blls	15abe0 <__assert_fail@plt+0x158fac>
    82c4:			; <UNDEFINED> instruction: 0x1018f8d8
    82c8:	pkhbteq	r5, r9, sl, lsl #17
    82cc:	ldrble	r6, [r4, #-2064]!	; 0xfffff7f0
    82d0:	stmdami	r5, {r0, r1, r9, sl, lr}^
    82d4:	tstcs	r1, r2, lsl r2
    82d8:			; <UNDEFINED> instruction: 0xf7f94478
    82dc:			; <UNDEFINED> instruction: 0xf04fead8
    82e0:			; <UNDEFINED> instruction: 0xe79f30ff
    82e4:			; <UNDEFINED> instruction: 0x3018f8d8
    82e8:			; <UNDEFINED> instruction: 0x069a465c
    82ec:	cfstrscs	mvf13, [r0], {66}	; 0x42
    82f0:	svcge	0x0070f43f
    82f4:			; <UNDEFINED> instruction: 0x46234a3d
    82f8:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
    82fc:			; <UNDEFINED> instruction: 0xf8d8e054
    8300:			; <UNDEFINED> instruction: 0xf04f1014
    8304:			; <UNDEFINED> instruction: 0xf1a930ff
    8308:			; <UNDEFINED> instruction: 0xf8490738
    830c:	stmdbcs	fp, {r3, r4, r5, sl, fp}
    8310:			; <UNDEFINED> instruction: 0xf8d8d9a4
    8314:			; <UNDEFINED> instruction: 0xf04f3010
    8318:	strtmi	r0, [r6], r0, lsl #24
    831c:			; <UNDEFINED> instruction: 0xb1ab4419
    8320:	strcs	lr, [r0], #-2515	; 0xfffff62d
    8324:	svcvc	0x0087f5b4
    8328:	bcs	2fc388 <__assert_fail@plt+0x2fa754>
    832c:	andcc	sp, r3, #229376	; 0x38000
    8330:	andeq	pc, r3, #34	; 0x22
    8334:			; <UNDEFINED> instruction: 0xf1034413
    8338:	addsmi	r0, r1, #12, 4	; 0xc0000000
    833c:	ldmdavs	sl, {r1, r2, r8, r9, ip, lr, pc}
    8340:			; <UNDEFINED> instruction: 0xf0223203
    8344:	ldrmi	r0, [sl], #-515	; 0xfffffdfd
    8348:	rscle	r4, r8, #268435465	; 0x10000009
    834c:			; <UNDEFINED> instruction: 0xf1bc4674
    8350:	addle	r0, r3, r0, lsl #30
    8354:			; <UNDEFINED> instruction: 0xe7816038
    8358:	stccs	8, cr6, [r8], {156}	; 0x9c
    835c:	bcs	43caf8 <__assert_fail@plt+0x43aec4>
    8360:	ldmvs	r8, {r2, r8, r9, sl, fp, ip, sp, pc}^
    8364:	stceq	0, cr15, [r1], {79}	; 0x4f
    8368:	ubfx	sp, pc, #3, #1
    836c:			; <UNDEFINED> instruction: 0x3018f8d8
    8370:	ldrle	r0, [pc, #1691]!	; 8a13 <__assert_fail@plt+0x6ddf>
    8374:	andscs	r9, r2, #1280	; 0x500
    8378:	tstcs	r1, r8, lsl fp
    837c:	stmiapl	r3!, {r0, r1, r2, fp, ip, pc}^
    8380:			; <UNDEFINED> instruction: 0xf7f9681b
    8384:	str	lr, [r5, -r4, lsl #21]!
    8388:	andcs	r9, pc, #1280	; 0x500
    838c:	tstcs	r1, r3, lsl fp
    8390:	stmiapl	r3!, {r0, r1, r2, r4, fp, lr}^
    8394:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    8398:	b	1e46384 <__assert_fail@plt+0x1e44750>
    839c:			; <UNDEFINED> instruction: 0xf7f9e740
    83a0:	bmi	542c40 <__assert_fail@plt+0x54100c>
    83a4:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
    83a8:	tstcs	r1, r5, lsl #24
    83ac:	stmdavs	r0, {r5, fp, ip, lr}
    83b0:	bl	1dc639c <__assert_fail@plt+0x1dc4768>
    83b4:			; <UNDEFINED> instruction: 0xf7f92001
    83b8:	bmi	402fa8 <__assert_fail@plt+0x401374>
    83bc:	tstcs	r1, fp, asr r6
    83c0:			; <UNDEFINED> instruction: 0xf7f9447a
    83c4:	andcs	lr, r1, lr, ror #22
    83c8:	b	ffc463b4 <__assert_fail@plt+0xffc44780>
    83cc:	andeq	r2, r1, lr, lsr ip
    83d0:	strdeq	r0, [r0], -r8
    83d4:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    83d8:	muleq	r0, r2, fp
    83dc:	andeq	r0, r0, r0, lsl r2
    83e0:	andeq	r1, r0, r4, lsr #20
    83e4:	andeq	r2, r1, r2, ror #22
    83e8:	andeq	r1, r0, r0, lsl #20
    83ec:	andeq	r1, r0, sl, ror #20
    83f0:	andeq	r1, r0, ip, lsl #17
    83f4:	andeq	r1, r0, r6, lsl #22
    83f8:	andeq	r1, r0, ip, lsr #18
    83fc:	svcmi	0x00f0e92d
    8400:	stmdbmi	pc, {r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    8404:	bmi	13d9c68 <__assert_fail@plt+0x13d8034>
    8408:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
    840c:	addlt	r4, r5, r9, ror r4
    8410:	orrmi	pc, r0, #54525952	; 0x3400000
    8414:	teqlt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    8418:	movwcc	r5, #51338	; 0xc88a
    841c:	beq	444858 <__assert_fail@plt+0x442c24>
    8420:	ldrbtmi	sl, [fp], #3331	; 0xd03
    8424:			; <UNDEFINED> instruction: 0xf6434606
    8428:	ldmdavs	r2, {r4, r5, r6, r7, r8, fp, ip, sp, lr}
    842c:			; <UNDEFINED> instruction: 0xf04f601a
    8430:	ands	r0, sl, r0, lsl #4
    8434:			; <UNDEFINED> instruction: 0xd1262810
    8438:			; <UNDEFINED> instruction: 0xf1a4682c
    843c:	strbmi	r0, [fp, #-784]	; 0xfffffcf0
    8440:	stccc	8, cr13, [sp], {61}	; 0x3d
    8444:	andeq	pc, ip, sl, lsl #2
    8448:	streq	pc, [r3], #-36	; 0xffffffdc
    844c:			; <UNDEFINED> instruction: 0xf6432201
    8450:			; <UNDEFINED> instruction: 0x960071f0
    8454:			; <UNDEFINED> instruction: 0xf7f94623
    8458:	addmi	lr, r4, #75776	; 0x12800
    845c:	ldrtmi	sp, [sl], -r1, asr #2
    8460:	andcs	r4, r0, r9, lsr #12
    8464:	stmdacs	r0, {r6, r7, r8, r9, sl, lr}
    8468:			; <UNDEFINED> instruction: 0x4633db19
    846c:	tstcs	r1, r0, lsl r2
    8470:			; <UNDEFINED> instruction: 0xf7f94628
    8474:			; <UNDEFINED> instruction: 0x4604ea36
    8478:	bicsle	r2, fp, r0, lsl #16
    847c:			; <UNDEFINED> instruction: 0xf7f94630
    8480:	stmdacs	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    8484:			; <UNDEFINED> instruction: 0x4630d153
    8488:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    848c:	cmple	r0, r0, lsl #16
    8490:			; <UNDEFINED> instruction: 0xf7f94630
    8494:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    8498:			; <UNDEFINED> instruction: 0xf04fd137
    849c:	stmdbmi	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    84a0:	orrmi	pc, r0, #54525952	; 0x3400000
    84a4:	movwcc	r4, #51751	; 0xca27
    84a8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    84ac:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    84b0:	qdaddle	r4, r1, r3
    84b4:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
    84b8:	pop	{r0, r2, ip, sp, pc}
    84bc:	blmi	92c484 <__assert_fail@plt+0x92a850>
    84c0:			; <UNDEFINED> instruction: 0xf85b4630
    84c4:	ldmdavs	sp, {r0, r1, ip, sp}
    84c8:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84cc:	strtmi	r4, [r3], -r1, lsr #20
    84d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    84d4:	strtmi	r9, [r8], -r0
    84d8:	b	ff8c64c4 <__assert_fail@plt+0xff8c4890>
    84dc:	rscscc	pc, pc, pc, asr #32
    84e0:			; <UNDEFINED> instruction: 0x4630e7dd
    84e4:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84e8:	ldrtmi	fp, [r0], -r0, ror #19
    84ec:	b	19464d8 <__assert_fail@plt+0x19448a4>
    84f0:	sbcsle	r2, r2, r0, lsl #16
    84f4:	eorcs	r4, r2, #22528	; 0x5800
    84f8:	tstcs	r1, r7, lsl r8
    84fc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8500:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    8504:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8508:	blmi	48242c <__assert_fail@plt+0x4807f8>
    850c:	ldmdami	r3, {r1, r5, r9, sp}
    8510:			; <UNDEFINED> instruction: 0xf85b2101
    8514:	ldrbtmi	r3, [r8], #-3
    8518:			; <UNDEFINED> instruction: 0xf7f9681b
    851c:			; <UNDEFINED> instruction: 0xf04fe9b8
    8520:			; <UNDEFINED> instruction: 0xe7bc30ff
    8524:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    8528:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    852c:			; <UNDEFINED> instruction: 0x4620e7dd
    8530:	stmdami	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8534:			; <UNDEFINED> instruction: 0xf7f94478
    8538:	str	lr, [r9, r6, lsl #19]!
    853c:	ldmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8540:	andeq	r2, r1, r4, lsl #19
    8544:	strdeq	r0, [r0], -r8
    8548:	andeq	r2, r1, lr, ror #18
    854c:	andeq	r2, r1, r8, ror #17
    8550:	andeq	r0, r0, r0, lsl r2
    8554:	andeq	r1, r0, r6, lsr sl
    8558:	andeq	r1, r0, r4, ror #19
    855c:	andeq	r1, r0, lr, asr #19
    8560:	andeq	r1, r0, r6, lsr #19
    8564:	muleq	r0, r8, r9
    8568:			; <UNDEFINED> instruction: 0x4605b5f8
    856c:			; <UNDEFINED> instruction: 0xf8dd6804
    8570:	strcc	ip, [r3], #-24	; 0xffffffe8
    8574:			; <UNDEFINED> instruction: 0xf10c4816
    8578:			; <UNDEFINED> instruction: 0xf0240707
    857c:			; <UNDEFINED> instruction: 0xf0270403
    8580:	ldrbtmi	r0, [r8], #-1795	; 0xfffff8fd
    8584:	addmi	r1, lr, #3768320	; 0x398000
    8588:	stmdbne	r8!, {r1, r2, r4, fp, ip, lr, pc}
    858c:	mvfeqs	f7, #4.0
    8590:			; <UNDEFINED> instruction: 0xf8258042
    8594:			; <UNDEFINED> instruction: 0xf1bce004
    8598:	tstle	r2, r0, lsl #30
    859c:	eorvs	r2, lr, r0
    85a0:	strdcc	fp, [r4], -r8
    85a4:	ldrmi	r4, [r9], -r2, ror #12
    85a8:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85ac:	strcc	r6, [r3], -lr, lsr #16
    85b0:	streq	pc, [r3], -r6, lsr #32
    85b4:			; <UNDEFINED> instruction: 0xe7f1443e
    85b8:	strmi	r4, [fp], -r6, lsl #24
    85bc:	tstcs	r1, r6, lsl #20
    85c0:	ldrbtmi	r5, [sl], #-2304	; 0xfffff700
    85c4:			; <UNDEFINED> instruction: 0xf7f96800
    85c8:			; <UNDEFINED> instruction: 0xf04fea6c
    85cc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    85d0:	andeq	r2, r1, lr, lsl #16
    85d4:	andeq	r0, r0, r0, lsl r2
    85d8:	andeq	r1, r0, sl, ror #18
    85dc:	addlt	fp, r3, r0, lsl #10
    85e0:	movwls	r2, #768	; 0x300
    85e4:			; <UNDEFINED> instruction: 0xffc0f7ff
    85e8:			; <UNDEFINED> instruction: 0xf85db003
    85ec:	svclt	0x0000fb04
    85f0:	addlt	fp, r4, r0, lsl r5
    85f4:	movwcs	r4, #5660	; 0x161c
    85f8:			; <UNDEFINED> instruction: 0xf10d9300
    85fc:			; <UNDEFINED> instruction: 0xf88d030f
    8600:			; <UNDEFINED> instruction: 0xf7ff400f
    8604:			; <UNDEFINED> instruction: 0xb004ffb1
    8608:	svclt	0x0000bd10
    860c:	addlt	fp, r4, r0, lsl r5
    8610:	movwcs	r4, #9756	; 0x261c
    8614:			; <UNDEFINED> instruction: 0xf10d9300
    8618:			; <UNDEFINED> instruction: 0xf8ad030e
    861c:			; <UNDEFINED> instruction: 0xf7ff400e
    8620:	andlt	pc, r4, r3, lsr #31
    8624:	svclt	0x0000bd10
    8628:	addlt	fp, r4, r0, lsl r5
    862c:	movwls	r2, #13316	; 0x3404
    8630:	strls	sl, [r0], #-2819	; 0xfffff4fd
    8634:			; <UNDEFINED> instruction: 0xff98f7ff
    8638:	ldclt	0, cr11, [r0, #-16]
    863c:	addlt	fp, r2, r0, lsl r5
    8640:	strcs	sl, [r8], #-2820	; 0xfffff4fc
    8644:			; <UNDEFINED> instruction: 0xf7ff9400
    8648:	andlt	pc, r2, pc, lsl #31
    864c:	svclt	0x0000bd10
    8650:	addlt	fp, r7, r0, lsr r5
    8654:	ldrmi	r4, [r8], -r5, lsl #12
    8658:	smlabtcs	r4, sp, r9, lr
    865c:			; <UNDEFINED> instruction: 0xf7f99303
    8660:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    8664:	stmdbls	r5, {r0, r1, r9, ip, sp}
    8668:	strtmi	r4, [r8], -r4, lsl #12
    866c:	strls	r3, [r0], #-1025	; 0xfffffbff
    8670:			; <UNDEFINED> instruction: 0xff7af7ff
    8674:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    8678:			; <UNDEFINED> instruction: 0x4604b5f8
    867c:	ldrmi	r6, [pc], -r0, lsl #16
    8680:	ldcmi	3, cr3, [r7, #-12]
    8684:			; <UNDEFINED> instruction: 0xf0233003
    8688:			; <UNDEFINED> instruction: 0xf0200603
    868c:	ldrbtmi	r0, [sp], #-3
    8690:			; <UNDEFINED> instruction: 0x0c06eb00
    8694:	strmi	r4, [ip, #1547]	; 0x60b
    8698:			; <UNDEFINED> instruction: 0x4611d816
    869c:	ldrtmi	r4, [sl], -r0, lsr #8
    86a0:	stmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86a4:	blne	ffca2740 <__assert_fail@plt+0xffca0b0c>
    86a8:	strcc	r2, [r3, #-256]	; 0xffffff00
    86ac:	streq	pc, [r3, #-37]	; 0xffffffdb
    86b0:	strtmi	r1, [r0], #-2536	; 0xfffff618
    86b4:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86b8:	andcs	r6, r0, r3, lsr #16
    86bc:			; <UNDEFINED> instruction: 0xf0233303
    86c0:	ldrtmi	r0, [r3], #-771	; 0xfffffcfd
    86c4:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
    86c8:	tstcs	r1, r6, lsl #16
    86cc:	stmdapl	r8!, {r1, r2, r9, fp, lr}
    86d0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    86d4:	stmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86d8:	rscscc	pc, pc, pc, asr #32
    86dc:	svclt	0x0000bdf8
    86e0:	andeq	r2, r1, r2, lsl #14
    86e4:	andeq	r0, r0, r0, lsl r2
    86e8:	andeq	r1, r0, ip, lsl #17
    86ec:	addlt	fp, r3, r0, lsr r5
    86f0:	strmi	r2, [r4], -r0, lsl #6
    86f4:	stmdavs	r5, {r8, r9, ip, pc}
    86f8:			; <UNDEFINED> instruction: 0xff36f7ff
    86fc:			; <UNDEFINED> instruction: 0xf0253503
    8700:	strtmi	r0, [ip], #-1283	; 0xfffffafd
    8704:	andlt	r4, r3, r0, lsr #12
    8708:	svclt	0x0000bd30
    870c:	stmdavs	r0, {r0, r1, r9, sl, lr}
    8710:			; <UNDEFINED> instruction: 0xf0221cc2
    8714:	ldrmi	r0, [r3], #-515	; 0xfffffdfd
    8718:	andhi	r1, fp, fp, asr sl
    871c:	svclt	0x00004770
    8720:	strdlt	fp, [r3], r0
    8724:	strmi	r6, [r5], -r4, lsl #16
    8728:	ldrmi	r9, [r7], -r8, lsl #28
    872c:			; <UNDEFINED> instruction: 0xf0243403
    8730:	strls	r0, [r0], -r3, lsl #8
    8734:	strmi	r4, [r4], #-1550	; 0xfffff9f2
    8738:			; <UNDEFINED> instruction: 0xff16f7ff
    873c:			; <UNDEFINED> instruction: 0x4631463a
    8740:			; <UNDEFINED> instruction: 0xf7ff4628
    8744:			; <UNDEFINED> instruction: 0x4620ffd3
    8748:	ldcllt	0, cr11, [r0, #12]!
    874c:	strmi	r6, [sl], -r3, lsl #16
    8750:	movwcc	r8, #14345	; 0x3809
    8754:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    8758:	strmi	r3, [r3], #-259	; 0xfffffefd
    875c:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
    8760:	bne	fe6f5ba8 <__assert_fail@plt+0xfe6f3f74>
    8764:	ldrmi	r4, [r1], #-1540	; 0xfffff9fc
    8768:			; <UNDEFINED> instruction: 0xf7ff8013
    876c:	stmdavs	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8770:	svclt	0x0000bd10
    8774:			; <UNDEFINED> instruction: 0x4605b570
    8778:	ldmdami	r1, {r2, fp, pc}
    877c:			; <UNDEFINED> instruction: 0xf0243403
    8780:	ldrbtmi	r0, [r8], #-1027	; 0xfffffbfd
    8784:	streq	pc, [r8], -r4, lsl #2
    8788:	stmdale	ip, {r1, r2, r3, r7, r9, lr}
    878c:	strcs	r1, [r8], -r9, lsr #18
    8790:	subhi	r2, sl, r0
    8794:	subvs	r5, fp, lr, lsr #6
    8798:	movwcc	r8, #14379	; 0x382b
    879c:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    87a0:	eorhi	r4, fp, r3, lsr r4
    87a4:	stcmi	13, cr11, [r7], {112}	; 0x70
    87a8:	bmi	1d9fdc <__assert_fail@plt+0x1d83a8>
    87ac:	stmdbpl	r0, {r0, r8, sp}
    87b0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    87b4:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87b8:	rscscc	pc, pc, pc, asr #32
    87bc:	svclt	0x0000bd70
    87c0:	andeq	r2, r1, lr, lsl #12
    87c4:	andeq	r0, r0, r0, lsl r2
    87c8:	ldrdeq	r1, [r0], -ip
    87cc:			; <UNDEFINED> instruction: 0x4606b5f8
    87d0:	svcls	0x00068805
    87d4:			; <UNDEFINED> instruction: 0xf8df3503
    87d8:	ldclne	0, cr12, [r8, #368]!	; 0x170
    87dc:	streq	pc, [r3, #-37]	; 0xffffffdb
    87e0:	andeq	pc, r3, r0, lsr #32
    87e4:	strtmi	r4, [r8], #-1276	; 0xfffffb04
    87e8:	ldmdale	r6, {r3, r7, r9, lr}
    87ec:	ldmdbne	r0!, {r2, r3, r4, r5, r8, sl, fp, ip}^
    87f0:	subhi	fp, r2, r4, lsr #5
    87f4:	ldmdblt	r7, {r2, r4, r5, r6, r8, r9, ip, lr}^
    87f8:	strcc	r8, [r3], #-2099	; 0xfffff7cd
    87fc:	streq	pc, [r3], #-36	; 0xffffffdc
    8800:	movwcc	r2, #12288	; 0x3000
    8804:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    8808:	eorshi	r4, r4, ip, lsl r4
    880c:			; <UNDEFINED> instruction: 0x463abdf8
    8810:	andcc	r4, r4, r9, lsl r6
    8814:	svc	0x00aef7f8
    8818:	stmdami	r7, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    881c:	bmi	1da050 <__assert_fail@plt+0x1d841c>
    8820:			; <UNDEFINED> instruction: 0xf85c2101
    8824:	ldrbtmi	r0, [sl], #-0
    8828:			; <UNDEFINED> instruction: 0xf7f96800
    882c:			; <UNDEFINED> instruction: 0xf04fe93a
    8830:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    8834:	andeq	r2, r1, ip, lsr #11
    8838:	andeq	r0, r0, r0, lsl r2
    883c:	muleq	r0, lr, r7
    8840:	addlt	fp, r4, r0, lsl r5
    8844:	movwcs	r4, #5660	; 0x161c
    8848:			; <UNDEFINED> instruction: 0xf10d9300
    884c:			; <UNDEFINED> instruction: 0xf88d030f
    8850:			; <UNDEFINED> instruction: 0xf7ff400f
    8854:			; <UNDEFINED> instruction: 0xb004ffbb
    8858:	svclt	0x0000bd10
    885c:	addlt	fp, r4, r0, lsl r5
    8860:	movwcs	r4, #9756	; 0x261c
    8864:			; <UNDEFINED> instruction: 0xf10d9300
    8868:			; <UNDEFINED> instruction: 0xf8ad030e
    886c:			; <UNDEFINED> instruction: 0xf7ff400e
    8870:	andlt	pc, r4, sp, lsr #31
    8874:	svclt	0x0000bd10
    8878:	addlt	fp, r2, r0, lsl r5
    887c:	strcs	sl, [r8], #-2820	; 0xfffff4fc
    8880:			; <UNDEFINED> instruction: 0xf7ff9400
    8884:	andlt	pc, r2, r3, lsr #31
    8888:	svclt	0x0000bd10
    888c:	addlt	fp, r3, r0, lsr r5
    8890:	strmi	r2, [r4], -r0, lsl #6
    8894:	stmdahi	r5, {r8, r9, ip, pc}
    8898:			; <UNDEFINED> instruction: 0xff98f7ff
    889c:			; <UNDEFINED> instruction: 0xf0253503
    88a0:	strtmi	r0, [ip], #-1283	; 0xfffffafd
    88a4:	strtmi	r8, [r0], -r3, ror #16
    88a8:	movtmi	lr, #14959	; 0x3a6f
    88ac:	cmpmi	r3, #454656	; 0x6f000
    88b0:	andlt	r8, r3, r3, rrx
    88b4:	svclt	0x0000bd30
    88b8:	movwcc	r8, #14339	; 0x3803
    88bc:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    88c0:	bne	16d98d4 <__assert_fail@plt+0x16d7ca0>
    88c4:	stmdahi	r0, {r0, r1, r3, pc}
    88c8:	svclt	0x00004770
    88cc:	ldrbmi	lr, [r0, sp, lsr #18]!
    88d0:	mcrrne	6, 1, r4, sl, cr7
    88d4:	strmi	fp, [r8], r2, lsl #1
    88d8:	addseq	r2, r2, r0, lsl #2
    88dc:			; <UNDEFINED> instruction: 0xf8df461e
    88e0:	sxtab16mi	r9, r2, r8
    88e4:	strhtmi	pc, [r8], -sp	; <UNPREDICTABLE>
    88e8:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88ec:	ldrbtmi	r2, [r9], #3587	; 0xe03
    88f0:	mvnmi	sp, #28, 26	; 0x700
    88f4:	cdpcs	0, 0, cr14, cr3, cr2, {0}
    88f8:	cfldrsle	mvf4, [r7, #-188]	; 0xffffff44
    88fc:	stccs	8, cr8, [r3], {60}	; 0x3c
    8900:	streq	pc, [r3, #-260]	; 0xfffffefc
    8904:	streq	pc, [r3, #-37]	; 0xffffffdb
    8908:	ldmdble	r5, {r5, r9, sl, lr}
    890c:	blle	4d93ac <__assert_fail@plt+0x4d7778>
    8910:	blne	1daab08 <__assert_fail@plt+0x1da8ed4>
    8914:	strbmi	r4, [r4, #-20]	; 0xffffffec
    8918:			; <UNDEFINED> instruction: 0xf85adced
    891c:	blcs	149b4 <__assert_fail@plt+0x12d80>
    8920:	mvfcsdz	f5, #1.0
    8924:	eorvc	pc, r4, sl, asr #16
    8928:	cfstrdle	mvd4, [r7], #188	; 0xbc
    892c:	andcs	fp, r0, lr, lsl r9
    8930:	pop	{r1, ip, sp, pc}
    8934:	ldmdahi	r8!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8938:	ldrtmi	r4, [r3], -r8, lsl #24
    893c:	tstcs	r1, r8, lsl #20
    8940:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    8944:	andls	r4, r0, sl, ror r4
    8948:			; <UNDEFINED> instruction: 0xf7f96820
    894c:	andcs	lr, r0, sl, lsr #17
    8950:	pop	{r1, ip, sp, pc}
    8954:	svclt	0x000087f0
    8958:	andeq	r2, r1, r2, lsr #9
    895c:	andeq	r0, r0, r0, lsl r2
    8960:			; <UNDEFINED> instruction: 0x000016b8
    8964:	addlt	fp, r2, r0, lsl r5
    8968:	strls	r2, [r0], #-1024	; 0xfffffc00
    896c:			; <UNDEFINED> instruction: 0xffaef7ff
    8970:	ldclt	0, cr11, [r0, #-8]
    8974:	bcs	f613c <__assert_fail@plt+0xf4508>
    8978:	addlt	r4, r3, r5, lsl pc
    897c:	cfstrsle	mvf4, [r9], {127}	; 0x7f
    8980:	addsmi	lr, r4, #29
    8984:	stmdahi	fp, {r1, r2, r3, sl, fp, ip, lr, pc}^
    8988:	addmi	r1, r3, #83968	; 0x14800
    898c:	bcs	fca00 <__assert_fail@plt+0xfadcc>
    8990:	cfldrsle	mvf4, [r4, #-164]	; 0xffffff5c
    8994:	stccs	8, cr8, [r3], {12}
    8998:	streq	pc, [r3, #-260]	; 0xfffffefc
    899c:	streq	pc, [r3, #-37]	; 0xffffffdb
    89a0:	stmiale	lr!, {r1, r2, r5, r9, sl, lr}^
    89a4:	ldrmi	r4, [r3], -fp, lsl #16
    89a8:	tstcs	r1, fp, lsl #20
    89ac:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    89b0:	stmdavs	r0, {r9, sl, ip, pc}
    89b4:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89b8:	andlt	r2, r3, r0
    89bc:			; <UNDEFINED> instruction: 0x4610bdf0
    89c0:	andlt	fp, r3, r2, lsr #18
    89c4:			; <UNDEFINED> instruction: 0x4608bdf0
    89c8:	ldcllt	0, cr11, [r0, #12]!
    89cc:	strb	r8, [r9, lr, lsl #16]!
    89d0:	andeq	r2, r1, r4, lsl r4
    89d4:	andeq	r0, r0, r0, lsl r2
    89d8:	andeq	r1, r0, lr, asr #12
    89dc:	ldmdahi	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    89e0:	addsmi	r3, sp, #4, 26	; 0x100
    89e4:	ldclne	3, cr13, [ip], {20}
    89e8:	streq	pc, [r3], #-36	; 0xffffffdc
    89ec:	adcmi	r3, r5, #4, 8	; 0x4000000
    89f0:	sfmne	f5, 3, [sl], {6}
    89f4:	addseq	r2, r2, r0, lsl #2
    89f8:	stmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89fc:	ldcllt	0, cr2, [r0, #-0]
    8a00:	strtmi	r5, [r2], #-2835	; 0xfffff4ed
    8a04:	pop	{r2, r9, ip, sp}
    8a08:	blcc	118bd0 <__assert_fail@plt+0x116f9c>
    8a0c:	svclt	0x00aaf7ff
    8a10:	rscscc	pc, pc, pc, asr #32
    8a14:	svclt	0x0000bd70
    8a18:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    8a1c:	svclt	0x0000e002
    8a20:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    8a24:	b	13f5eec <__assert_fail@plt+0x13f42b8>
    8a28:	b	13c9b34 <__assert_fail@plt+0x13c7f00>
    8a2c:	b	fe509f40 <__assert_fail@plt+0xfe50830c>
    8a30:	svclt	0x00080f05
    8a34:	svceq	0x0002ea90
    8a38:	b	15386bc <__assert_fail@plt+0x1536a88>
    8a3c:	b	154ba44 <__assert_fail@plt+0x1549e10>
    8a40:	b	1fcba50 <__assert_fail@plt+0x1fc9e1c>
    8a44:	b	1fdfbdc <__assert_fail@plt+0x1fddfa8>
    8a48:			; <UNDEFINED> instruction: 0xf0005c65
    8a4c:	b	13e8ddc <__assert_fail@plt+0x13e71a8>
    8a50:	bl	ff51dba8 <__assert_fail@plt+0xff51bf74>
    8a54:	svclt	0x00b85555
    8a58:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    8a5c:	b	fe019b14 <__assert_fail@plt+0xfe017ee0>
    8a60:	b	fe049270 <__assert_fail@plt+0xfe04763c>
    8a64:	b	fe089678 <__assert_fail@plt+0xfe087a44>
    8a68:	b	fe0c8a70 <__assert_fail@plt+0xfe0c6e3c>
    8a6c:	b	fe008e78 <__assert_fail@plt+0xfe007244>
    8a70:	b	fe049280 <__assert_fail@plt+0xfe04764c>
    8a74:	ldccs	3, cr0, [r6, #-12]!
    8a78:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    8a7c:	svcmi	0x0000f011
    8a80:	tstcc	r1, pc, asr #20
    8a84:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    8a88:	tstcc	r1, ip, asr #20
    8a8c:	submi	sp, r0, #2
    8a90:	cmpeq	r1, r1, ror #22
    8a94:	svcmi	0x0000f013
    8a98:	movwcc	lr, #14927	; 0x3a4f
    8a9c:	tstcc	r3, #76, 20	; 0x4c000
    8aa0:	subsmi	sp, r2, #2
    8aa4:	movteq	lr, #15203	; 0x3b63
    8aa8:	svceq	0x0005ea94
    8aac:	adchi	pc, r7, r0
    8ab0:	streq	pc, [r1], #-420	; 0xfffffe5c
    8ab4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    8ab8:	blx	bf6f4 <__assert_fail@plt+0xbdac0>
    8abc:	blx	8c7afc <__assert_fail@plt+0x8c5ec8>
    8ac0:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    8ac4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    8ac8:	vpmax.s8	d15, d14, d3
    8acc:	blx	10cecd4 <__assert_fail@plt+0x10cd0a0>
    8ad0:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    8ad4:			; <UNDEFINED> instruction: 0xf1a5e00e
    8ad8:			; <UNDEFINED> instruction: 0xf10e0520
    8adc:	bcs	4c364 <__assert_fail@plt+0x4a730>
    8ae0:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    8ae4:			; <UNDEFINED> instruction: 0xf04cbf28
    8ae8:	blx	10cbaf8 <__assert_fail@plt+0x10c9ec4>
    8aec:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    8af0:	mvnvc	lr, r1, asr fp
    8af4:	strmi	pc, [r0, #-1]
    8af8:			; <UNDEFINED> instruction: 0xf04fd507
    8afc:			; <UNDEFINED> instruction: 0xf1dc0e00
    8b00:	bl	1f8bb08 <__assert_fail@plt+0x1f89ed4>
    8b04:	bl	1b88b0c <__assert_fail@plt+0x1b86ed8>
    8b08:			; <UNDEFINED> instruction: 0xf5b10101
    8b0c:	tstle	fp, #128, 30	; 0x200
    8b10:	svcne	0x0000f5b1
    8b14:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    8b18:	eorseq	lr, r0, pc, asr sl
    8b1c:			; <UNDEFINED> instruction: 0x0c3cea4f
    8b20:	streq	pc, [r1], #-260	; 0xfffffefc
    8b24:	subpl	lr, r4, #323584	; 0x4f000
    8b28:	svceq	0x0080f512
    8b2c:	addshi	pc, sl, r0, lsl #1
    8b30:	svcmi	0x0000f1bc
    8b34:	b	17f875c <__assert_fail@plt+0x17f6b28>
    8b38:			; <UNDEFINED> instruction: 0xf1500c50
    8b3c:	bl	1048b44 <__assert_fail@plt+0x1046f10>
    8b40:	b	105cf58 <__assert_fail@plt+0x105b324>
    8b44:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    8b48:	mcrreq	10, 5, lr, ip, cr15
    8b4c:	bl	1059054 <__assert_fail@plt+0x1057420>
    8b50:	stfccs	f0, [r1], {1}
    8b54:			; <UNDEFINED> instruction: 0xf5b1bf28
    8b58:	rscle	r1, r9, #128, 30	; 0x200
    8b5c:	svceq	0x0000f091
    8b60:	strmi	fp, [r1], -r4, lsl #30
    8b64:	blx	fec50b6c <__assert_fail@plt+0xfec4ef38>
    8b68:	svclt	0x0008f381
    8b6c:			; <UNDEFINED> instruction: 0xf1a33320
    8b70:			; <UNDEFINED> instruction: 0xf1b3030b
    8b74:	ble	3093fc <__assert_fail@plt+0x3077c8>
    8b78:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    8b7c:	ldfeqd	f7, [r4], {2}
    8b80:	andeq	pc, ip, #-2147483600	; 0x80000030
    8b84:			; <UNDEFINED> instruction: 0xf00cfa01
    8b88:			; <UNDEFINED> instruction: 0xf102fa21
    8b8c:			; <UNDEFINED> instruction: 0xf102e00c
    8b90:	svclt	0x00d80214
    8b94:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    8b98:			; <UNDEFINED> instruction: 0xf102fa01
    8b9c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    8ba0:	b	1078b18 <__assert_fail@plt+0x1076ee4>
    8ba4:	addsmi	r0, r0, ip, lsl #2
    8ba8:	svclt	0x00a21ae4
    8bac:	tstpl	r4, r1, lsl #22
    8bb0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    8bb4:	streq	lr, [r4], #-2671	; 0xfffff591
    8bb8:	ble	717c3c <__assert_fail@plt+0x716008>
    8bbc:	cfstrsle	mvf3, [lr], {12}
    8bc0:	ldreq	pc, [r4], #-260	; 0xfffffefc
    8bc4:	eoreq	pc, r0, #196, 2	; 0x31
    8bc8:			; <UNDEFINED> instruction: 0xf004fa20
    8bcc:	vpmax.u8	d15, d2, d1
    8bd0:	andeq	lr, r3, r0, asr #20
    8bd4:	vpmax.u8	d15, d4, d17
    8bd8:	tsteq	r3, r5, asr #20
    8bdc:			; <UNDEFINED> instruction: 0xf1c4bd30
    8be0:			; <UNDEFINED> instruction: 0xf1c4040c
    8be4:	blx	80946c <__assert_fail@plt+0x807838>
    8be8:	blx	84bf8 <__assert_fail@plt+0x82fc4>
    8bec:	b	1045804 <__assert_fail@plt+0x1043bd0>
    8bf0:	strtmi	r0, [r9], -r3
    8bf4:	blx	8780bc <__assert_fail@plt+0x876488>
    8bf8:	strtmi	pc, [r9], -r4
    8bfc:			; <UNDEFINED> instruction: 0xf094bd30
    8c00:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    8c04:	svclt	0x00061380
    8c08:	orrne	pc, r0, r1, lsl #9
    8c0c:	cfstrscc	mvf3, [r1, #-4]
    8c10:	b	2002950 <__assert_fail@plt+0x2000d1c>
    8c14:	svclt	0x00185c64
    8c18:			; <UNDEFINED> instruction: 0x5c65ea7f
    8c1c:	b	fe53ccc8 <__assert_fail@plt+0xfe53b094>
    8c20:	svclt	0x00080f05
    8c24:	svceq	0x0002ea90
    8c28:	b	153cc44 <__assert_fail@plt+0x153b010>
    8c2c:	svclt	0x00040c00
    8c30:			; <UNDEFINED> instruction: 0x46104619
    8c34:	b	fe4780fc <__assert_fail@plt+0xfe4764c8>
    8c38:	svclt	0x001e0f03
    8c3c:	andcs	r2, r0, r0, lsl #2
    8c40:	b	17f8108 <__assert_fail@plt+0x17f64d4>
    8c44:	tstle	r5, r4, asr ip
    8c48:	cmpmi	r9, r0, asr #32
    8c4c:			; <UNDEFINED> instruction: 0xf041bf28
    8c50:	ldflts	f4, [r0, #-0]
    8c54:	streq	pc, [r0], #1300	; 0x514
    8c58:			; <UNDEFINED> instruction: 0xf501bf3c
    8c5c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    8c60:	strmi	pc, [r0, #-1]
    8c64:	mvnsmi	pc, r5, asr #32
    8c68:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    8c6c:	andeq	pc, r0, pc, asr #32
    8c70:	b	1ff8138 <__assert_fail@plt+0x1ff6504>
    8c74:	svclt	0x001a5c64
    8c78:			; <UNDEFINED> instruction: 0x46104619
    8c7c:			; <UNDEFINED> instruction: 0x5c65ea7f
    8c80:			; <UNDEFINED> instruction: 0x460bbf1c
    8c84:	b	141a494 <__assert_fail@plt+0x1418860>
    8c88:	svclt	0x00063401
    8c8c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    8c90:	svceq	0x0003ea91
    8c94:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    8c98:	svclt	0x0000bd30
    8c9c:	svceq	0x0000f090
    8ca0:	tstcs	r0, r4, lsl #30
    8ca4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    8ca8:	strvs	pc, [r0], #1103	; 0x44f
    8cac:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    8cb0:	streq	pc, [r0, #-79]	; 0xffffffb1
    8cb4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8cb8:	svclt	0x0000e750
    8cbc:	svceq	0x0000f090
    8cc0:	tstcs	r0, r4, lsl #30
    8cc4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    8cc8:	strvs	pc, [r0], #1103	; 0x44f
    8ccc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    8cd0:	strmi	pc, [r0, #-16]
    8cd4:	submi	fp, r0, #72, 30	; 0x120
    8cd8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8cdc:	svclt	0x0000e73e
    8ce0:	b	13c8df0 <__assert_fail@plt+0x13c71bc>
    8ce4:	b	13c9474 <__assert_fail@plt+0x13c7840>
    8ce8:	b	13c91b4 <__assert_fail@plt+0x13c7580>
    8cec:	svclt	0x001f7002
    8cf0:	cmnmi	pc, #18	; <UNPREDICTABLE>
    8cf4:	svcmi	0x007ff093
    8cf8:	msrpl	SPSR_, r1, lsl #1
    8cfc:			; <UNDEFINED> instruction: 0xf0324770
    8d00:	svclt	0x0008427f
    8d04:			; <UNDEFINED> instruction: 0xf0934770
    8d08:	svclt	0x00044f7f
    8d0c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    8d10:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    8d14:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    8d18:	strmi	pc, [r0, #-1]
    8d1c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    8d20:	svclt	0x0000e71c
    8d24:	andeq	lr, r1, #80, 20	; 0x50000
    8d28:	ldrbmi	fp, [r0, -r8, lsl #30]!
    8d2c:			; <UNDEFINED> instruction: 0xf04fb530
    8d30:	and	r0, sl, r0, lsl #10
    8d34:	andeq	lr, r1, #80, 20	; 0x50000
    8d38:	ldrbmi	fp, [r0, -r8, lsl #30]!
    8d3c:			; <UNDEFINED> instruction: 0xf011b530
    8d40:	strle	r4, [r2, #-1280]	; 0xfffffb00
    8d44:	bl	185964c <__assert_fail@plt+0x1857a18>
    8d48:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    8d4c:			; <UNDEFINED> instruction: 0xf1046480
    8d50:	b	17c9e20 <__assert_fail@plt+0x17c81ec>
    8d54:			; <UNDEFINED> instruction: 0xf43f5c91
    8d58:			; <UNDEFINED> instruction: 0xf04faed8
    8d5c:	b	17c9570 <__assert_fail@plt+0x17c793c>
    8d60:	svclt	0x00180cdc
    8d64:	b	17d5578 <__assert_fail@plt+0x17d3944>
    8d68:	svclt	0x00180cdc
    8d6c:	bl	95580 <__assert_fail@plt+0x9394c>
    8d70:			; <UNDEFINED> instruction: 0xf1c202dc
    8d74:	blx	99fc <__assert_fail@plt+0x7dc8>
    8d78:	blx	847d8c <__assert_fail@plt+0x846158>
    8d7c:	blx	84d8c <__assert_fail@plt+0x83158>
    8d80:	b	1048594 <__assert_fail@plt+0x1046960>
    8d84:	blx	848dc4 <__assert_fail@plt+0x847190>
    8d88:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    8d8c:	svclt	0x0000e6bd
    8d90:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
    8d94:	mcrr	6, 0, r4, r3, cr11
    8d98:	vmov.32	r2, d5[1]
    8d9c:	vsqrt.f64	d23, d0
    8da0:	strle	pc, [r3], #-2576	; 0xfffff5f0
    8da4:			; <UNDEFINED> instruction: 0x4008e8bd
    8da8:	stmdalt	sl, {ip, sp, lr, pc}
    8dac:	blvc	1204878 <__assert_fail@plt+0x1202c44>
    8db0:	bleq	603efc <__assert_fail@plt+0x6022c8>
    8db4:			; <UNDEFINED> instruction: 0xf804f000
    8db8:	bl	18596c0 <__assert_fail@plt+0x1857a8c>
    8dbc:	stflts	f0, [r8, #-260]	; 0xfffffefc
    8dc0:	blvs	304444 <__assert_fail@plt+0x302810>
    8dc4:	bleq	603ed0 <__assert_fail@plt+0x60229c>
    8dc8:	blvs	1c466c <__assert_fail@plt+0x1c2a38>
    8dcc:	blpl	2c4450 <__assert_fail@plt+0x2c281c>
    8dd0:	blvs	ff1c48c8 <__assert_fail@plt+0xff1c2c94>
    8dd4:	blmi	11c48bc <__assert_fail@plt+0x11c2c88>
    8dd8:	bne	444638 <__assert_fail@plt+0x442a04>
    8ddc:	blvc	11845f4 <__assert_fail@plt+0x11829c0>
    8de0:	blvc	ff2049d8 <__assert_fail@plt+0xff202da4>
    8de4:	beq	fe444648 <__assert_fail@plt+0xfe442a14>
    8de8:	svclt	0x00004770
    8dec:	andhi	pc, r0, pc, lsr #7
    8df0:	andeq	r0, r0, r0
    8df4:	ldclcc	0, cr0, [r0]
    8df8:	andeq	r0, r0, r0
    8dfc:	mvnsmi	r0, r0
    8e00:	mvnsmi	lr, #737280	; 0xb4000
    8e04:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    8e08:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    8e0c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    8e10:	ldc	7, cr15, [r2], #-992	; 0xfffffc20
    8e14:	blne	1d9a010 <__assert_fail@plt+0x1d983dc>
    8e18:	strhle	r1, [sl], -r6
    8e1c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    8e20:	svccc	0x0004f855
    8e24:	strbmi	r3, [sl], -r1, lsl #8
    8e28:	ldrtmi	r4, [r8], -r1, asr #12
    8e2c:	adcmi	r4, r6, #152, 14	; 0x2600000
    8e30:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8e34:	svclt	0x000083f8
    8e38:	andeq	r1, r1, sl, asr #26
    8e3c:	andeq	r1, r1, r0, asr #26
    8e40:	svclt	0x00004770

Disassembly of section .fini:

00008e44 <.fini>:
    8e44:	push	{r3, lr}
    8e48:	pop	{r3, pc}
