<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMSELR_EL0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMSELR_EL0, Performance Monitors Event Counter Selection Register</h1><p>The PMSELR_EL0 characteristics are:</p><h2>Purpose</h2><p>Selects the current event counter<ins> PMEVCNTR&lt;n>_EL1 or the cycle counter</ins> <a href="AArch32-pmccntr.html"><ins>PMCCNTR</ins></a><a href="AArch64-pmevcntrn_el0.html"><del>PMEVCNTR&lt;n>_EL0</del></a><ins>.</ins><del>or the cycle counter, CCNT.</del></p><p><ins>Used</ins><del>PMSELR_EL0 is used</del> in conjunction with <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> to determine the event that increments a selected <del>event </del>counter, and the modes and states in which the selected counter increments.</p><p><ins>Used</ins><del>It is also used</del> in conjunction with <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> <del>, </del>to determine the value of a selected<del> event</del> counter.</p><h2>Configuration</h2><p>AArch64 System register PMSELR_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmselr.html">PMSELR[31:0]</a>.</p><p>This register is present only when FEAT_PMUv3 is implemented. Otherwise, direct accesses to PMSELR_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>PMSELR_EL0 is a 64-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_5">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="27"><a href="#fieldset_0-63_5">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-4_0">SEL</a></td></tr></tbody></table><h4 id="fieldset_0-63_5">Bits [63:5]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-4_0">SEL, bits [4:0]</h4><div class="field"><p><ins>Event counter select. </ins>Selects <ins>the</ins><del>event</del> counter<ins> accessed by subsequent accesses to</ins><del>,</del> <a href="AArch64-pmevcntrn_el0.html"><del>PMEVCNTR&lt;n>_EL0</del></a><del>, where n is the value held in this field. This value identifies which event counter is accessed when a subsequent access to </del><a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> <ins>and</ins><del>or</del> <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a><ins>.</ins><del>occurs.</del></p><p><del>This field can take any value from 0 (</del><span class="binarynumber"><del>0b00000</del></span><del>) to (PMCR.N)-1, or 31 (</del><span class="binarynumber"><del>0b11111</del></span><del>).</del></p><p><del>When PMSELR_EL0.SEL is </del><span class="binarynumber"><del>0b11111</del></span><del>, it selects the cycle counter and:</del></p><ul><li><del>A read of the </del><a href="AArch64-pmxevtyper_el0.html"><del>PMXEVTYPER_EL0</del></a><del> returns the value of </del><a href="AArch64-pmccfiltr_el0.html"><del>PMCCFILTR_EL0</del></a><del>.
</del></li><li><del>A write of the </del><a href="AArch64-pmxevtyper_el0.html"><del>PMXEVTYPER_EL0</del></a><del> writes to </del><a href="AArch64-pmccfiltr_el0.html"><del>PMCCFILTR_EL0</del></a><del>.
</del></li><li><del>A read or write of </del><a href="AArch64-pmxevcntr_el0.html"><del>PMXEVCNTR_EL0</del></a><del> has </del><span class="arm-defined-word"><del>CONSTRAINED UNPREDICTABLE</del></span><del> effects. For more information, see </del><a href="AArch64-pmxevcntr_el0.html"><del>PMXEVCNTR_EL0</del></a><del>.
</del></li></ul><p><del>For more information about the results of accesses to the event counters, see </del><a href="AArch64-pmxevtyper_el0.html"><del>PMXEVTYPER_EL0</del></a><del> and </del><a href="AArch64-pmxevcntr_el0.html"><del>PMXEVCNTR_EL0</del></a><del>.</del></p><p><del>For more information about the number of counters accessible at each Exception level, see </del><a href="AArch64-mdcr_el2.html"><del>MDCR_EL2</del></a><del>.HPMN.</del></p><table class="valuetable"><tr><th><ins>SEL</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b00000..0b11110</ins></td><td><p><ins>Select event counter </ins><a href="AArch64-pmevcntrn_el0.html"><ins>PMEVCNTR&lt;n>_EL0</ins></a><ins>, where n is the value of this field:</ins></p><ul><li><span class="instruction"><ins>MRS</ins></span><ins> and </ins><span class="instruction"><ins>MSR</ins></span><ins> of </ins><a href="AArch64-pmxevtyper_el0.html"><ins>PMXEVTYPER_EL0</ins></a><ins> access </ins><a href="AArch64-pmevtypern_el0.html"><ins>PMEVTYPER&lt;n>_EL0</ins></a><ins>.
</ins></li><li><span class="instruction"><ins>MRS</ins></span><ins> and </ins><span class="instruction"><ins>MSR</ins></span><ins> of </ins><a href="AArch64-pmxevcntr_el0.html"><ins>PMXEVCNTR_EL0</ins></a><ins> access </ins><a href="AArch64-pmevcntrn_el0.html"><ins>PMEVCNTR&lt;n>_EL0</ins></a><ins>.
</ins></li></ul></td></tr><tr><td class="bitfield"><ins>0b11111</ins></td><td><p><ins>Select the cycle counter, </ins><a href="AArch64-pmccntr_el0.html"><ins>PMCCNTR_EL0</ins></a><ins>:</ins></p><ul><li><span class="instruction"><ins>MRS</ins></span><ins> and </ins><span class="instruction"><ins>MSR</ins></span><ins> of </ins><a href="AArch64-pmxevtyper_el0.html"><ins>PMXEVTYPER_EL0</ins></a><ins> access </ins><a href="AArch64-pmccfiltr_el0.html"><ins>PMCCFILTR_EL0</ins></a><ins>.
</ins></li><li><span class="instruction"><ins>MRS</ins></span><ins> and </ins><span class="instruction"><ins>MSR</ins></span><ins> of </ins><a href="AArch64-pmxevcntr_el0.html"><ins>PMXEVCNTR_EL0</ins></a><ins> are </ins><span class="arm-defined-word"><ins>CONSTRAINED UNPREDICTABLE</ins></span><ins>. For more information, see </ins><a href="AArch64-pmxevcntr_el0.html"><ins>PMXEVCNTR_EL0</ins></a><ins>.
</ins></li></ul></td></tr></table><p><ins>For more information about the results of accesses to the event counters, including when PMSELR_EL0.SEL is set to the index of an unimplemented or inaccessible event counter, see </ins><a href="AArch64-pmxevtyper_el0.html"><ins>PMXEVTYPER_EL0</ins></a><ins> and </ins><a href="AArch64-pmxevcntr_el0.html"><ins>PMXEVCNTR_EL0</ins></a><ins>.</ins></p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing PMSELR_EL0</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt>, PMSELR_EL0</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.&lt;ER,EN> == '00' then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMSELR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMSELR_EL0;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMSELR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMSELR_EL0;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMSELR_EL0;
elsif PSTATE.EL == EL3 then
    X[t, 64] = PMSELR_EL0;
                </p><h4 class="assembler">MSR PMSELR_EL0, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1001</td><td>0b1100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.&lt;ER,EN> == '00' then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMSELR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSELR_EL0 = X[t, 64];
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMSELR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSELR_EL0 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSELR_EL0 = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMSELR_EL0 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>54</ins><del>57</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>