Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 04:06:31 2024
| Host         : KratX running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/dut_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu250
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------+
|      Characteristics      |                                    Path #1                                   |
+---------------------------+------------------------------------------------------------------------------+
| Requirement               | 3.333                                                                        |
| Path Delay                | 3.132                                                                        |
| Logic Delay               | 0.222(8%)                                                                    |
| Net Delay                 | 2.910(92%)                                                                   |
| Clock Skew                | -0.009                                                                       |
| Slack                     | 0.181                                                                        |
| Clock Uncertainty         | 0.035                                                                        |
| Clock Relationship        | Safely Timed                                                                 |
| Clock Delay Group         | Same Clock                                                                   |
| Logic Levels              | 1                                                                            |
| Routes                    | 1                                                                            |
| Logical Path              | FDRE/C-(229)-LUT4-(1)-FDRE/D                                                 |
| Start Point Clock         | ap_clk                                                                       |
| End Point Clock           | ap_clk                                                                       |
| DSP Block                 | None                                                                         |
| RAM Registers             | None-None                                                                    |
| IO Crossings              | 0                                                                            |
| SLR Crossings             | 0                                                                            |
| PBlocks                   | 0                                                                            |
| High Fanout               | 229                                                                          |
| Dont Touch                | 0                                                                            |
| Mark Debug                | 0                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                       |
| Start Point Pin           | ap_CS_fsm_reg[40]/C                                                          |
| End Point Pin             | grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg_reg/D |
+---------------------------+------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1990)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+----+
| End Point Clock | Requirement |  0  |  1  | 2 |  5 |  8 |
+-----------------+-------------+-----+-----+---+----+----+
| ap_clk          | 3.333ns     | 203 | 650 | 2 | 49 | 96 |
+-----------------+-------------+-----+-----+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 0 - 3 Cuts  | 1 - 2 Cuts  | 1 - 3 Cuts  | 2 - 3 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


