/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ssgnp0p81v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssgnp0p81v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p81v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 67104.600000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.849836, 0.860960, 0.876620, 0.929648, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.849836, 0.860960, 0.876620, 0.929648, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.764852, 0.774864, 0.788958, 0.836683, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.764852, 0.774864, 0.788958, 0.836683, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.008508" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010809" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.849836, 0.860960, 0.876620, 0.929648, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.849836, 0.860960, 0.876620, 0.929648, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.764852, 0.774864, 0.788958, 0.836683, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.764852, 0.774864, 0.788958, 0.836683, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.008508" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010809" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.008675, 0.008675, 0.008675, 0.008675, 0.008675" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.008675, 0.008675, 0.008675, 0.008675, 0.008675" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.472517, 0.484157, 0.496457, 0.520757, 0.569357",\
              "0.480527, 0.492167, 0.504467, 0.528767, 0.577367",\
              "0.489887, 0.501527, 0.513827, 0.538127, 0.586727",\
              "0.503477, 0.515117, 0.527417, 0.551717, 0.600317",\
              "0.520127, 0.531767, 0.544067, 0.568367, 0.616967"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.472517, 0.484157, 0.496457, 0.520757, 0.569357",\
              "0.480527, 0.492167, 0.504467, 0.528767, 0.577367",\
              "0.489887, 0.501527, 0.513827, 0.538127, 0.586727",\
              "0.503477, 0.515117, 0.527417, 0.551717, 0.600317",\
              "0.520127, 0.531767, 0.544067, 0.568367, 0.616967"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985",\
              "0.015668, 0.049760, 0.093510, 0.120070, 0.238985"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.616445, 0.633455, 0.651621, 0.687531, 0.758721",\
              "0.625791, 0.642800, 0.660965, 0.696875, 0.768065",\
              "0.636501, 0.653510, 0.671675, 0.707585, 0.778775",\
              "0.652041, 0.669050, 0.687215, 0.723125, 0.794315",\
              "0.671675, 0.688685, 0.706851, 0.742761, 0.813951"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.616445, 0.633455, 0.651621, 0.687531, 0.758721",\
              "0.625791, 0.642800, 0.660965, 0.696875, 0.768065",\
              "0.636501, 0.653510, 0.671675, 0.707585, 0.778775",\
              "0.652041, 0.669050, 0.687215, 0.723125, 0.794315",\
              "0.671675, 0.688685, 0.706851, 0.742761, 0.813951"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055",\
              "0.013027, 0.033186, 0.097657, 0.189012, 0.373055"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032810 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.115213, 0.123097, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.331910, 0.345734, 0.368846, 0.405026, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.849836, 0.860960, 0.876620, 0.929648, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.849836, 0.860960, 0.876620, 0.929648, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "9.317835" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.256818" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "8.954145" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.257437" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "6.599815" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.257164" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "7.777004" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.257301" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.041181" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001362 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.175557" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.225495" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.236210, 0.250730, 0.265140, 0.282190, 0.301770",\
              "0.236100, 0.250620, 0.265030, 0.282080, 0.301660",\
              "0.236100, 0.250620, 0.265030, 0.282080, 0.301660",\
              "0.236210, 0.250730, 0.265140, 0.282190, 0.301770",\
              "0.236100, 0.250620, 0.265030, 0.282080, 0.301660"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.236210, 0.250730, 0.265140, 0.282190, 0.301770",\
              "0.236100, 0.250620, 0.265030, 0.282080, 0.301660",\
              "0.236100, 0.250620, 0.265030, 0.282080, 0.301660",\
              "0.236210, 0.250730, 0.265140, 0.282190, 0.301770",\
              "0.236100, 0.250620, 0.265030, 0.282080, 0.301660"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089740, 0.081160, 0.074450, 0.068730, 0.066530",\
              "0.105580, 0.097000, 0.090290, 0.084570, 0.082370",\
              "0.127360, 0.118780, 0.112070, 0.106350, 0.104150",\
              "0.166850, 0.158270, 0.151560, 0.145840, 0.143640",\
              "0.223610, 0.215030, 0.208320, 0.202600, 0.200400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089740, 0.081160, 0.074450, 0.068730, 0.066530",\
              "0.105580, 0.097000, 0.090290, 0.084570, 0.082370",\
              "0.127360, 0.118780, 0.112070, 0.106350, 0.104150",\
              "0.166850, 0.158270, 0.151560, 0.145840, 0.143640",\
              "0.223610, 0.215030, 0.208320, 0.202600, 0.200400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001376 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.008508" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.010809" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122713, 0.136793, 0.152413, 0.176723, 0.212473",\
              "0.122493, 0.136573, 0.152193, 0.176503, 0.212253",\
              "0.122493, 0.136573, 0.152193, 0.176503, 0.212253",\
              "0.122713, 0.136793, 0.152413, 0.176723, 0.212473",\
              "0.122493, 0.136573, 0.152193, 0.176503, 0.212253"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122713, 0.136793, 0.152413, 0.176723, 0.212473",\
              "0.122493, 0.136573, 0.152193, 0.176503, 0.212253",\
              "0.122493, 0.136573, 0.152193, 0.176503, 0.212253",\
              "0.122713, 0.136793, 0.152413, 0.176723, 0.212473",\
              "0.122493, 0.136573, 0.152193, 0.176503, 0.212253"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076210, 0.068180, 0.062350, 0.057620, 0.056960",\
              "0.091940, 0.083910, 0.078080, 0.073350, 0.072690",\
              "0.113720, 0.105690, 0.099860, 0.095130, 0.094470",\
              "0.151670, 0.143640, 0.137810, 0.133080, 0.132420",\
              "0.205240, 0.197210, 0.191380, 0.186650, 0.185990"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076210, 0.068180, 0.062350, 0.057620, 0.056960",\
              "0.091940, 0.083910, 0.078080, 0.073350, 0.072690",\
              "0.113720, 0.105690, 0.099860, 0.095130, 0.094470",\
              "0.151670, 0.143640, 0.137810, 0.133080, 0.132420",\
              "0.205240, 0.197210, 0.191380, 0.186650, 0.185990"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001397 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.039404" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.033249" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363",\
              "0.283843, 0.299463, 0.316073, 0.339943, 0.375363"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090687, 0.083207, 0.078367, 0.072977, 0.069347",\
              "0.106527, 0.099047, 0.094207, 0.088817, 0.085187",\
              "0.128307, 0.120827, 0.115987, 0.110597, 0.106967",\
              "0.167797, 0.160317, 0.155477, 0.150087, 0.146457",\
              "0.224557, 0.217077, 0.212237, 0.206847, 0.203217"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090687, 0.083207, 0.078367, 0.072977, 0.069347",\
              "0.106527, 0.099047, 0.094207, 0.088817, 0.085187",\
              "0.128307, 0.120827, 0.115987, 0.110597, 0.106967",\
              "0.167797, 0.160317, 0.155477, 0.150087, 0.146457",\
              "0.224557, 0.217077, 0.212237, 0.206847, 0.203217"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000794 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.008434" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010495" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.167861, 0.184164, 0.202290, 0.228965, 0.266471",\
              "0.159882, 0.176183, 0.194309, 0.220986, 0.258491",\
              "0.150875, 0.167178, 0.185304, 0.211979, 0.249485",\
              "0.143465, 0.159768, 0.177894, 0.204569, 0.242075",\
              "0.148938, 0.165240, 0.183365, 0.210041, 0.247548"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.167861, 0.184164, 0.202290, 0.228965, 0.266471",\
              "0.159882, 0.176183, 0.194309, 0.220986, 0.258491",\
              "0.150875, 0.167178, 0.185304, 0.211979, 0.249485",\
              "0.143465, 0.159768, 0.177894, 0.204569, 0.242075",\
              "0.148938, 0.165240, 0.183365, 0.210041, 0.247548"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.045903, 0.032483, 0.031000, 0.031000, 0.031000",\
              "0.054813, 0.041393, 0.031000, 0.031000, 0.031000",\
              "0.064713, 0.051293, 0.036443, 0.031000, 0.031000",\
              "0.072523, 0.059103, 0.044253, 0.031000, 0.031000",\
              "0.066253, 0.052833, 0.037983, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.045903, 0.032483, 0.031000, 0.031000, 0.031000",\
              "0.054813, 0.041393, 0.031000, 0.031000, 0.031000",\
              "0.064713, 0.051293, 0.036443, 0.031000, 0.031000",\
              "0.072523, 0.059103, 0.044253, 0.031000, 0.031000",\
              "0.066253, 0.052833, 0.037983, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000782 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009111" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009699" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.168228, 0.184416, 0.202314, 0.228420, 0.267522",\
              "0.160134, 0.176322, 0.194220, 0.220326, 0.259428",\
              "0.151128, 0.167316, 0.185214, 0.211320, 0.250422",\
              "0.143832, 0.160020, 0.177918, 0.204024, 0.243126",\
              "0.149190, 0.165378, 0.183276, 0.209382, 0.248484"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.168228, 0.184416, 0.202314, 0.228420, 0.267522",\
              "0.160134, 0.176322, 0.194220, 0.220326, 0.259428",\
              "0.151128, 0.167316, 0.185214, 0.211320, 0.250422",\
              "0.143832, 0.160020, 0.177918, 0.204024, 0.243126",\
              "0.149190, 0.165378, 0.183276, 0.209382, 0.248484"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.041767, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.050677, 0.037367, 0.031000, 0.031000, 0.031000",\
              "0.060577, 0.047267, 0.032307, 0.031000, 0.031000",\
              "0.068387, 0.055077, 0.040117, 0.031000, 0.031000",\
              "0.062117, 0.048807, 0.033847, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.041767, 0.031000, 0.031000, 0.031000, 0.031000",\
              "0.050677, 0.037367, 0.031000, 0.031000, 0.031000",\
              "0.060577, 0.047267, 0.032307, 0.031000, 0.031000",\
              "0.068387, 0.055077, 0.040117, 0.031000, 0.031000",\
              "0.062117, 0.048807, 0.033847, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 264.912120 ;
    }
}
}
