<stg><name>operator_double_div5</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="3" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="4" to="5">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="6">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="7">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="7" to="8">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="8" to="9">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="9" to="10">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="10" to="11">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="11" to="12">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="12" to="13">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="13" to="14">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="14" to="15">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="15" to="16">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="16" to="17">
<condition id="48">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="17" to="18">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="18" to="19">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="19" to="20">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="20" to="21">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="21" to="22">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="22" to="23">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="23" to="24">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="24" to="25">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="25" to="26">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="26" to="27">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="27" to="28">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="28" to="16">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:0  %in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:1  %p_Val2_s = bitcast double %in_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %p_Repl2_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:4  %new_mant_V_3 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="new_mant_V_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %tmp = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:7  %icmp = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:8  %shift_V_cast_cast = select i1 %icmp, i11 3, i11 2

]]></Node>
<StgValue><ssdm name="shift_V_cast_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:13  %tmp_27 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:14  %icmp4 = icmp eq i10 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:11  %tmp_11 = icmp eq i11 %new_exp_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:12  %tmp_12 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:15  %shift_V = sub i11 1, %new_exp_V_2

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:16  %shift_V_1 = add i11 -1, %new_exp_V_2

]]></Node>
<StgValue><ssdm name="shift_V_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:17  %sel_tmp2_demorgan = or i1 %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:18  %sel_tmp2 = xor i1 %sel_tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:19  %sel_tmp3 = and i1 %icmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:20  %shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:21  %shift_V_3 = select i1 %tmp_11, i11 0, i11 %shift_V_2

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:22  %sel_tmp6 = xor i1 %tmp_11, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:23  %sel_tmp7 = and i1 %tmp_12, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:24  %shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3

]]></Node>
<StgValue><ssdm name="shift_V_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="56" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:5  %xf_V = zext i52 %new_mant_V_3 to i56

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="56" op_0_bw="11">
<![CDATA[
._crit_edge_ifconv:25  %tmp_13 = zext i11 %shift_V_4 to i56

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="52" op_0_bw="11">
<![CDATA[
._crit_edge_ifconv:26  %tmp_15_cast = zext i11 %shift_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="7" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="7" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="6" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="6" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="5" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="5" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="4" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="4" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="3" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="3" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="2" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="2" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge_ifconv:27  %r_V_21 = lshr i52 %new_mant_V_3, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:29  %r_V_22 = shl i56 %xf_V, %tmp_13

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="56" op_0_bw="52">
<![CDATA[
._crit_edge_ifconv:28  %r_V_24_cast = zext i52 %r_V_21 to i56

]]></Node>
<StgValue><ssdm name="r_V_24_cast"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
._crit_edge_ifconv:30  %xf_V_7 = select i1 %icmp4, i56 %r_V_24_cast, i56 %r_V_22

]]></Node>
<StgValue><ssdm name="xf_V_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:31  %p_Result_s = call i56 @_ssdm_op_BitSet.i56.i56.i32.i1(i56 %xf_V_7, i32 52, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
._crit_edge_ifconv:32  %xf_V_5 = select i1 %tmp_11, i56 %xf_V_7, i56 %p_Result_s

]]></Node>
<StgValue><ssdm name="xf_V_5"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge_ifconv:33  %xf_V_8 = add i56 2, %xf_V_5

]]></Node>
<StgValue><ssdm name="xf_V_8"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:34  %p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V_8, i32 54, i32 55) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge_ifconv:35  %d_chunk_V = zext i2 %p_Result_i_i to i3

]]></Node>
<StgValue><ssdm name="d_chunk_V"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:36  %p_Result_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 0, i3 %d_chunk_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:37  %tmp_i_i_i = zext i6 %p_Result_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:38  %r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="r0_addr"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:39  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:40  %r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="r1_addr"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:41  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:42  %r2_addr = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="r2_addr"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:43  %r2_load = load i1* %r2_addr, align 1

]]></Node>
<StgValue><ssdm name="r2_load"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:45  %q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="q0_addr"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:46  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:47  %q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="q1_addr"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:48  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="87" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:39  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:41  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:43  %r2_load = load i1* %r2_addr, align 1

]]></Node>
<StgValue><ssdm name="r2_load"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:46  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:48  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:9  %tmp_s = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:10  %new_exp_V = sub i11 %new_exp_V_2, %shift_V_cast_cast

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:44  %p_Result_5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load, i1 %r1_load, i1 %r0_load) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:49  %p_Result_9_i_i = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %q1_load, i1 %q0_load)

]]></Node>
<StgValue><ssdm name="p_Result_9_i_i"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge_ifconv:50  %p_Result_6 = call i56 @llvm.part.set.i56.i2(i56 undef, i2 %p_Result_9_i_i, i32 54, i32 55) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:51  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %p_Repl2_4 = phi i3 [ %p_Result_5, %._crit_edge_ifconv ], [ %p_Result_8, %1 ]

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="56" op_0_bw="56" op_1_bw="0">
<![CDATA[
:1  %p_Val2_5 = phi i56 [ %p_Result_6, %._crit_edge_ifconv ], [ %p_Result_10, %1 ]

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %i_i_i = phi i6 [ 17, %._crit_edge_ifconv ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="6">
<![CDATA[
:3  %i_i_i_cast = sext i6 %i_i_i to i8

]]></Node>
<StgValue><ssdm name="i_i_i_cast"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:4  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_i_i, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_29, label %operator_int_56_div5.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="6">
<![CDATA[
:0  %tmp_31 = trunc i6 %i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1  %p_shl_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_31, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_i_i"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl_i_i_cast = zext i7 %p_shl_i_i to i8

]]></Node>
<StgValue><ssdm name="p_shl_i_i_cast"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %Lo_assign = sub i8 %p_shl_i_i_cast, %i_i_i_cast

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="8">
<![CDATA[
:4  %tmp_32 = trunc i8 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="8">
<![CDATA[
:6  %tmp_34 = trunc i8 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="8">
<![CDATA[
:32  %tmp_43 = trunc i8 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  %i = add i6 -1, %i_i_i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="56">
<![CDATA[
operator_int_56_div5.exit:0  %new_mant_V = trunc i56 %p_Val2_5 to i52

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
operator_int_56_div5.exit:1  %tmp_14 = icmp eq i11 %new_exp_V_2, -1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
operator_int_56_div5.exit:2  %p_s = select i1 %tmp_14, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator_int_56_div5.exit:3  %tmp_10 = or i1 %tmp_14, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
operator_int_56_div5.exit:4  %p_Repl2_5 = select i1 %tmp_10, i11 %p_s, i11 %new_exp_V

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
operator_int_56_div5.exit:5  %p_Repl2_3 = select i1 %tmp_14, i52 %new_mant_V_3, i52 %new_mant_V

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
operator_int_56_div5.exit:6  %p_Result_11 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_6, i11 %p_Repl2_5, i52 %p_Repl2_3) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
operator_int_56_div5.exit:7  %out = bitcast i64 %p_Result_11 to double

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64">
<![CDATA[
operator_int_56_div5.exit:8  ret double %out

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_33 = icmp ugt i8 %Lo_assign, -3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_35 = call i56 @llvm.part.select.i56(i56 %xf_V_8, i32 55, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %tmp_36 = sub i6 -9, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
:9  %tmp_37 = select i1 %tmp_33, i56 %tmp_35, i56 %xf_V_8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:10  %tmp_38 = select i1 %tmp_33, i6 %tmp_36, i6 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %tmp_42 = icmp ugt i8 %Lo_assign, -3

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="56" op_0_bw="6">
<![CDATA[
:11  %tmp_39 = zext i6 %tmp_38 to i56

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="7" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="6" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="5" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="4" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="133" st_id="22" stage="3" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="2" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="135" st_id="24" stage="1" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:12  %tmp_40 = lshr i56 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="56">
<![CDATA[
:13  %d_chunk_V_1 = trunc i56 %tmp_40 to i3

]]></Node>
<StgValue><ssdm name="d_chunk_V_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="137" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:14  %p_Result_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_Repl2_4, i3 %d_chunk_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
:15  %tmp_i13_i_i = zext i6 %p_Result_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_i13_i_i"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %r0_addr_1 = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i13_i_i

]]></Node>
<StgValue><ssdm name="r0_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6">
<![CDATA[
:17  %r0_load_1 = load i1* %r0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r0_load_1"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %r1_addr_1 = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i13_i_i

]]></Node>
<StgValue><ssdm name="r1_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="6">
<![CDATA[
:19  %r1_load_1 = load i1* %r1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r1_load_1"/></StgValue>
</operation>

<operation id="143" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %r2_addr_1 = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i13_i_i

]]></Node>
<StgValue><ssdm name="r2_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
:21  %r2_load_1 = load i1* %r2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r2_load_1"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %q0_addr_1 = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i13_i_i

]]></Node>
<StgValue><ssdm name="q0_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6">
<![CDATA[
:24  %q0_load_1 = load i1* %q0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q0_load_1"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %q1_addr_1 = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i13_i_i

]]></Node>
<StgValue><ssdm name="q1_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="6">
<![CDATA[
:26  %q1_load_1 = load i1* %q1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i13_i_i

]]></Node>
<StgValue><ssdm name="q2_addr"/></StgValue>
</operation>

<operation id="150" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="6">
<![CDATA[
:28  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:33  %tmp_44 = add i6 2, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="152" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6">
<![CDATA[
:17  %r0_load_1 = load i1* %r0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r0_load_1"/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="6">
<![CDATA[
:19  %r1_load_1 = load i1* %r1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r1_load_1"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
:21  %r2_load_1 = load i1* %r2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r2_load_1"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
:22  %p_Result_8 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load_1, i1 %r1_load_1, i1 %r0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="156" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6">
<![CDATA[
:24  %q0_load_1 = load i1* %q0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q0_load_1"/></StgValue>
</operation>

<operation id="157" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="6">
<![CDATA[
:26  %q1_load_1 = load i1* %q1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="q1_load_1"/></StgValue>
</operation>

<operation id="158" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="6">
<![CDATA[
:28  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="159" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:34  %tmp_45 = sub i6 -9, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="160" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:35  %tmp_46 = select i1 %tmp_42, i6 %tmp_43, i6 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="161" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38  %tmp_49 = sub i6 -9, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
:29  %p_Result_9 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %q2_load, i1 %q1_load_1, i1 %q0_load_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="163" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="56" op_0_bw="3">
<![CDATA[
:30  %loc_V = zext i3 %p_Result_9 to i56

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="164" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:36  %tmp_47 = select i1 %tmp_42, i6 %tmp_44, i6 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="165" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:37  %tmp_48 = select i1 %tmp_42, i6 %tmp_45, i6 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="166" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="56" op_0_bw="6">
<![CDATA[
:39  %tmp_50 = zext i6 %tmp_48 to i56

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="167" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="56" op_0_bw="6">
<![CDATA[
:40  %tmp_51 = zext i6 %tmp_47 to i56

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="56" op_0_bw="6">
<![CDATA[
:41  %tmp_52 = zext i6 %tmp_49 to i56

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="169" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:42  %tmp_53 = shl i56 %loc_V, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="170" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:45  %tmp_56 = shl i56 -1, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:46  %tmp_57 = lshr i56 -1, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="172" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:47  %p_demorgan = and i56 %tmp_56, %tmp_57

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_54 = call i56 @llvm.part.select.i56(i56 %tmp_53, i32 55, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
:44  %tmp_55 = select i1 %tmp_42, i56 %tmp_54, i56 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="175" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:48  %tmp_58 = xor i56 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="176" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:49  %tmp_59 = and i56 %p_Val2_5, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="177" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:50  %tmp_60 = and i56 %tmp_55, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="178" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:51  %p_Result_10 = or i56 %tmp_59, %tmp_60

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
