// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Faux Flash Prog Control
//

module flash_prog_ctrl #(
    parameter int AddrW = 10,
    parameter int DataW = 32
) (
    input clk_i,
    input rst_ni,

    // Software Interface
    input                    op_start_i,
    input        [     11:0] op_num_words_i,
    output logic             op_done_o,
    output logic             op_err_o,
    input        [AddrW-1:0] op_addr_i,

    // FIFO Interface
    input                    data_rdy_i,
    input        [DataW-1:0] data_i,
    output logic             data_rd_o,

    // Flash Macro Interface
    output logic             flash_req_o,
    output logic [AddrW-1:0] flash_addr_o,
    output logic             flash_ovfl_o,
    output logic [DataW-1:0] flash_data_o,
    output logic             flash_last_o,  // last beat of prog data
    input                    flash_done_i,
    input                    flash_error_i
);

  typedef enum logic {
    StNorm = 'h0,
    StErr = 'h1
  } state_e;

  state_e st, st_nxt;
  logic [11:0] cnt, cnt_nxt;
  logic cnt_hit;
  logic [AddrW:0] int_addr;
  logic txn_done;


  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      cnt <= '0;
      st <= StNorm;
    end else begin
      cnt <= cnt_nxt;
      st <= st_nxt;
    end
  end

  assign txn_done = flash_req_o && flash_done_i;
  assign cnt_hit = (cnt == op_num_words_i);

  // when error'd, continue to drain all program fifo contents like normal operation
  // if this is not done, software may fill up the fifo without anyone
  // draining the contents, leading to a lockup
  always_comb begin
    st_nxt = st;
    cnt_nxt = cnt;
    flash_req_o = 1'b0;
    data_rd_o = 1'b0;
    op_done_o = 1'b0;
    op_err_o = 1'b0;

    unique case (st)
      StNorm: begin
        flash_req_o = op_start_i & data_rdy_i;

        if (txn_done && cnt_hit) begin
          cnt_nxt = '0;
          data_rd_o = 1'b1;
          op_done_o = 1'b1;
          op_err_o = flash_error_i;
        end else if (txn_done) begin
          cnt_nxt = cnt + 1'b1;
          data_rd_o = 1'b1;
          st_nxt = flash_error_i ? StErr : StNorm;
        end
      end
      StErr: begin
        data_rd_o = data_rdy_i;

        if (data_rdy_i && cnt_hit) begin
          st_nxt = StNorm;
          cnt_nxt = '0;
          op_done_o = 1'b1;
          op_err_o = 1'b1;
        end else if (data_rdy_i) begin
          cnt_nxt = cnt + 1'b1;
        end
      end
      default: ;
    endcase  // unique case (st)
  end

  assign flash_data_o = data_i;
  assign int_addr = op_addr_i + AddrW'(cnt);
  assign flash_addr_o = int_addr[0 +: AddrW];
  assign flash_ovfl_o = int_addr[AddrW];
  assign flash_last_o = flash_req_o & cnt_hit;

endmodule  // flash_prog_ctrl
