# FPGA_Monolithic_SHA3-Solidity_Miner_VU9p_600MHz_14.4GHs
An optimized VHDL Monolithic Implementation of the SHA3-Solidity mining algorithm on a Virtex Ultrascale+ VU9p for Alto UltraP platform.
