Analysis & Synthesis report for send
Fri Sep 04 16:45:31 2020
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_state
 11. State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_state
 12. State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|s_state
 13. State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|s_state
 14. State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst|s_state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0|altsyncram_jhi1:auto_generated
 21. Source assignments for usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0|altsyncram_7ii1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:pll_i|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: usb_serial:usb_serial_i|usb_cdc:usb_cdc_i
 24. Parameter Settings for Inferred Entity Instance: usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0
 25. Parameter Settings for Inferred Entity Instance: usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst"
 29. Port Connectivity Checks: "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i"
 30. Port Connectivity Checks: "usb_serial:usb_serial_i"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 04 16:45:31 2020       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; send                                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,166                                       ;
;     Total combinational functions  ; 1,056                                       ;
;     Dedicated logic registers      ; 437                                         ;
; Total registers                    ; 437                                         ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 22,528                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15E22I7       ;                    ;
; Top-level entity name                                                      ; top                ; send               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; RTL/top.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/FPGAcommon/USB-CDC/quartus/send/RTL/top.sv                        ;         ;
; RTL/pll.v                        ; yes             ; User Wizard-Generated File   ; E:/FPGAcommon/USB-CDC/quartus/send/RTL/pll.v                         ;         ;
; ../../src/usb_serial.sv          ; yes             ; User SystemVerilog HDL File  ; E:/FPGAcommon/USB-CDC/src/usb_serial.sv                              ;         ;
; ../../src/usb_pkg.vhdl           ; yes             ; User VHDL File               ; E:/FPGAcommon/USB-CDC/src/usb_pkg.vhdl                               ;         ;
; ../../src/usb_cdc.vhdl           ; yes             ; User VHDL File               ; E:/FPGAcommon/USB-CDC/src/usb_cdc.vhdl                               ;         ;
; ../../src/usb_init.vhdl          ; yes             ; User VHDL File               ; E:/FPGAcommon/USB-CDC/src/usb_init.vhdl                              ;         ;
; ../../src/usb_packet.vhdl        ; yes             ; User VHDL File               ; E:/FPGAcommon/USB-CDC/src/usb_packet.vhdl                            ;         ;
; ../../src/usb_transact.vhdl      ; yes             ; User VHDL File               ; E:/FPGAcommon/USB-CDC/src/usb_transact.vhdl                          ;         ;
; ../../src/usb_control.vhdl       ; yes             ; User VHDL File               ; E:/FPGAcommon/USB-CDC/src/usb_control.vhdl                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/ip_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGAcommon/USB-CDC/quartus/send/db/ip_altpll.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jhi1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/FPGAcommon/USB-CDC/quartus/send/db/altsyncram_jhi1.tdf            ;         ;
; db/altsyncram_7ii1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/FPGAcommon/USB-CDC/quartus/send/db/altsyncram_7ii1.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,166                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 1056                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 654                                                                         ;
;     -- 3 input functions                    ; 191                                                                         ;
;     -- <=2 input functions                  ; 211                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 943                                                                         ;
;     -- arithmetic mode                      ; 113                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 437                                                                         ;
;     -- Dedicated logic registers            ; 437                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 11                                                                          ;
; Total memory bits                           ; 22528                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:pll_i|altpll:altpll_component|ip_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 452                                                                         ;
; Total fan-out                               ; 5222                                                                        ;
; Average fan-out                             ; 3.41                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 1056 (38)         ; 437 (35)     ; 22528       ; 0            ; 0       ; 0         ; 11   ; 0            ; |top                                                                                                 ; work         ;
;    |pll:pll_i|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_i                                                                                       ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_i|altpll:altpll_component                                                               ; work         ;
;          |ip_altpll:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_i|altpll:altpll_component|ip_altpll:auto_generated                                      ; work         ;
;    |usb_serial:usb_serial_i|                 ; 1018 (115)        ; 402 (43)     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i                                                                         ; work         ;
;       |usb_cdc:usb_cdc_i|                    ; 903 (268)         ; 359 (158)    ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i                                                       ; work         ;
;          |altsyncram:rxbuf_rtl_0|            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0                                ; work         ;
;             |altsyncram_7ii1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0|altsyncram_7ii1:auto_generated ; work         ;
;          |altsyncram:txbuf_rtl_0|            ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0                                ; work         ;
;             |altsyncram_jhi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0|altsyncram_jhi1:auto_generated ; work         ;
;          |usb_control:usb_control_inst|      ; 198 (198)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst                          ; work         ;
;          |usb_init:usb_init_inst|            ; 83 (83)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst                                ; work         ;
;          |usb_packet:usb_packet_inst|        ; 163 (163)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst                            ; work         ;
;          |usb_transact:usb_transact_inst|    ; 191 (191)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst                        ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0|altsyncram_7ii1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0|altsyncram_jhi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 6            ; 1024         ; 6            ; 6144  ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                              ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top|pll:pll_i  ; E:/FPGAcommon/USB-CDC/quartus/send/RTL/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_state                                                                                                         ;
+--------------------+-------------------+--------------------+-------------------+-------------------+--------------------+----------------+------------------+-----------------+
; Name               ; s_state.ST_OUTNAK ; s_state.ST_OUTRECV ; s_state.ST_INDONE ; s_state.ST_INSEND ; s_state.ST_INSTART ; s_state.ST_NAK ; s_state.ST_STALL ; s_state.ST_IDLE ;
+--------------------+-------------------+--------------------+-------------------+-------------------+--------------------+----------------+------------------+-----------------+
; s_state.ST_IDLE    ; 0                 ; 0                  ; 0                 ; 0                 ; 0                  ; 0              ; 0                ; 0               ;
; s_state.ST_STALL   ; 0                 ; 0                  ; 0                 ; 0                 ; 0                  ; 0              ; 1                ; 1               ;
; s_state.ST_NAK     ; 0                 ; 0                  ; 0                 ; 0                 ; 0                  ; 1              ; 0                ; 1               ;
; s_state.ST_INSTART ; 0                 ; 0                  ; 0                 ; 0                 ; 1                  ; 0              ; 0                ; 1               ;
; s_state.ST_INSEND  ; 0                 ; 0                  ; 0                 ; 1                 ; 0                  ; 0              ; 0                ; 1               ;
; s_state.ST_INDONE  ; 0                 ; 0                  ; 1                 ; 0                 ; 0                  ; 0              ; 0                ; 1               ;
; s_state.ST_OUTRECV ; 0                 ; 1                  ; 0                 ; 0                 ; 0                  ; 0              ; 0                ; 1               ;
; s_state.ST_OUTNAK  ; 1                 ; 0                  ; 0                 ; 0                 ; 0                  ; 0              ; 0                ; 1               ;
+--------------------+-------------------+--------------------+-------------------+-------------------+--------------------+----------------+------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_state                                                                                                                                                              ;
+------------------------+---------------------+---------------------+----------------------+---------------------+-------------------+---------------------+------------------------+---------------------+------------------+------------------+-----------------+
; Name                   ; s_state.ST_DONESEND ; s_state.ST_SENDDESC ; s_state.ST_STARTDESC ; s_state.ST_SENDRESP ; s_state.ST_WAITIN ; s_state.ST_ENDSETUP ; s_state.ST_NONSTANDARD ; s_state.ST_SETUPERR ; s_state.ST_SETUP ; s_state.ST_STALL ; s_state.ST_IDLE ;
+------------------------+---------------------+---------------------+----------------------+---------------------+-------------------+---------------------+------------------------+---------------------+------------------+------------------+-----------------+
; s_state.ST_IDLE        ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                   ; 0                ; 0                ; 0               ;
; s_state.ST_STALL       ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                   ; 0                ; 1                ; 1               ;
; s_state.ST_SETUP       ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                   ; 1                ; 0                ; 1               ;
; s_state.ST_SETUPERR    ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 1                   ; 0                ; 0                ; 1               ;
; s_state.ST_NONSTANDARD ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                   ; 1                      ; 0                   ; 0                ; 0                ; 1               ;
; s_state.ST_ENDSETUP    ; 0                   ; 0                   ; 0                    ; 0                   ; 0                 ; 1                   ; 0                      ; 0                   ; 0                ; 0                ; 1               ;
; s_state.ST_WAITIN      ; 0                   ; 0                   ; 0                    ; 0                   ; 1                 ; 0                   ; 0                      ; 0                   ; 0                ; 0                ; 1               ;
; s_state.ST_SENDRESP    ; 0                   ; 0                   ; 0                    ; 1                   ; 0                 ; 0                   ; 0                      ; 0                   ; 0                ; 0                ; 1               ;
; s_state.ST_STARTDESC   ; 0                   ; 0                   ; 1                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                   ; 0                ; 0                ; 1               ;
; s_state.ST_SENDDESC    ; 0                   ; 1                   ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                   ; 0                ; 0                ; 1               ;
; s_state.ST_DONESEND    ; 1                   ; 0                   ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                   ; 0                ; 0                ; 1               ;
+------------------------+---------------------+---------------------+----------------------+---------------------+-------------------+---------------------+------------------------+---------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|s_state                                                                                                                                                                                                                          ;
+----------------------+-------------------+---------------------+--------------------+--------------------+---------------------+--------------------+--------------------+----------------------+---------------------+----------------------+----------------------+----------------------+-----------------+-----------------+
; Name                 ; s_state.ST_GETACK ; s_state.ST_WAITSKIP ; s_state.ST_WAITACK ; s_state.ST_SENDING ; s_state.ST_SENDDATA ; s_state.ST_GOTDATA ; s_state.ST_GETDATA ; s_state.ST_SENDSHAKE ; s_state.ST_GOTTOKEN ; s_state.ST_GETTOKEN3 ; s_state.ST_GETTOKEN2 ; s_state.ST_GETTOKEN1 ; s_state.ST_SKIP ; s_state.ST_IDLE ;
+----------------------+-------------------+---------------------+--------------------+--------------------+---------------------+--------------------+--------------------+----------------------+---------------------+----------------------+----------------------+----------------------+-----------------+-----------------+
; s_state.ST_IDLE      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 0               ;
; s_state.ST_SKIP      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 1               ; 1               ;
; s_state.ST_GETTOKEN1 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 1                    ; 0               ; 1               ;
; s_state.ST_GETTOKEN2 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 1                    ; 0                    ; 0               ; 1               ;
; s_state.ST_GETTOKEN3 ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 1                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_GOTTOKEN  ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 1                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_SENDSHAKE ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 1                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_GETDATA   ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 1                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_GOTDATA   ; 0                 ; 0                   ; 0                  ; 0                  ; 0                   ; 1                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_SENDDATA  ; 0                 ; 0                   ; 0                  ; 0                  ; 1                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_SENDING   ; 0                 ; 0                   ; 0                  ; 1                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_WAITACK   ; 0                 ; 0                   ; 1                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_WAITSKIP  ; 0                 ; 1                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
; s_state.ST_GETACK    ; 1                 ; 0                   ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                    ; 0                   ; 0                    ; 0                    ; 0                    ; 0               ; 1               ;
+----------------------+-------------------+---------------------+--------------------+--------------------+---------------------+--------------------+--------------------+----------------------+---------------------+----------------------+----------------------+----------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|s_state                                                                                                                  ;
+-------------------+------------------+------------------+------------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+-----------------+
; Name              ; s_state.ST_TCRC2 ; s_state.ST_TCRC1 ; s_state.ST_TDATA ; s_state.ST_TSTART ; s_state.ST_RSHAKE ; s_state.ST_RDATA ; s_state.ST_RTOKEN ; s_state.ST_RWAIT ; s_state.ST_CHIRPK ; s_state.ST_NONE ;
+-------------------+------------------+------------------+------------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+-----------------+
; s_state.ST_NONE   ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0               ;
; s_state.ST_CHIRPK ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 1               ;
; s_state.ST_RWAIT  ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 1               ;
; s_state.ST_RTOKEN ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 1               ;
; s_state.ST_RDATA  ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 1               ;
; s_state.ST_RSHAKE ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 1               ;
; s_state.ST_TSTART ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1               ;
; s_state.ST_TDATA  ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1               ;
; s_state.ST_TCRC1  ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1               ;
; s_state.ST_TCRC2  ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1               ;
+-------------------+------------------+------------------+------------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst|s_state                                                                                                                             ;
+----------------------+---------------------+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+--------------------+-----------------+
; Name                 ; s_state.ST_HSREVERT ; s_state.ST_HIGHSPEED ; s_state.ST_RECVCHIRP ; s_state.ST_SENDCHIRP ; s_state.ST_SUSPRESET ; s_state.ST_SUSPEND ; s_state.ST_FULLSPEED ; s_state.ST_FSRESET ; s_state.ST_INIT ;
+----------------------+---------------------+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+--------------------+-----------------+
; s_state.ST_INIT      ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                  ; 0               ;
; s_state.ST_FSRESET   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 1                  ; 1               ;
; s_state.ST_FULLSPEED ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ; 0                  ; 1               ;
; s_state.ST_SUSPEND   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                    ; 1                  ; 0                    ; 0                  ; 1               ;
; s_state.ST_SUSPRESET ; 0                   ; 0                    ; 0                    ; 0                    ; 1                    ; 0                  ; 0                    ; 0                  ; 1               ;
; s_state.ST_SENDCHIRP ; 0                   ; 0                    ; 0                    ; 1                    ; 0                    ; 0                  ; 0                    ; 0                  ; 1               ;
; s_state.ST_RECVCHIRP ; 0                   ; 0                    ; 1                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                  ; 1               ;
; s_state.ST_HIGHSPEED ; 0                   ; 1                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                  ; 1               ;
; s_state.ST_HSREVERT  ; 1                   ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ; 0                  ; 1               ;
+----------------------+---------------------+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+--------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                               ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rdat[6,7]                               ; Stuck at GND due to stuck port data_in                                                           ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_halt_out[2]                                 ; Stuck at GND due to stuck port data_in                                                           ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_sendbyte[2..7] ; Merged with usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_sendbyte[1] ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|s_ping         ; Stuck at GND due to stuck port data_in                                                           ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst|s_state.ST_SUSPRESET   ; Stuck at GND due to stuck port data_in                                                           ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|s_sendpid[1]   ; Stuck at VCC due to stuck port data_in                                                           ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_sendbyte[1]    ; Stuck at GND due to stuck port data_in                                                           ;
; Total Number of Removed Registers = 13                                                  ;                                                                                                  ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 437   ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 250   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; usb_serial:usb_serial_i|usb_oe                                           ; 5       ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst|s_reset ; 186     ;
; usb_serial:usb_serial_i|one_cnt[0]                                       ; 10      ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_txprev_acked                 ; 3       ;
; Total number of inverted registers = 4                                   ;         ;
+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[0]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[1]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[2]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[3]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[4]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[5]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[6]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[7]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[8]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[9]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[10] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[11] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[12] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[13] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[14] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[15] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[16] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[17] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[18] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[19] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[20] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[21] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[22] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[23] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[24] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[25] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0_bypass[26] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[0]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[1]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[2]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[3]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[4]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[5]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[6]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[7]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[8]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[9]  ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[10] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[11] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[12] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[13] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[14] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[15] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[16] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[17] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[18] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[19] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[20] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[21] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[22] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[23] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[24] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[25] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[26] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[27] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[28] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[29] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0_bypass[30] ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_halt_in[2]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|sample_cnt[0]                                                  ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |top|cnt[21]                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|bit_cnt[0]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|PHY_DATAOUT[0]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|crc16_buf[13]     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|utmi_din[3]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|C_SHLTIN[1]     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_answerlen[7]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|one_cnt[1]                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_addr[1]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|wait_count[1] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|crc5_buf[4]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst|s_chirpcnt[0]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_setupptr[1]   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|C_CLRIN[2]      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_txbuf_stop[0]                              ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|wait_count[8] ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_answerptr[1]  ;
; 25:1               ; 8 bits    ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_ctlparam[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|v_crc_data        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|v_crc_data        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|Selector20        ;
; 115:1              ; 2 bits    ; 152 LEs       ; 48 LEs               ; 104 LEs                ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|P_TXDAT[6]    ;
; 115:1              ; 6 bits    ; 456 LEs       ; 348 LEs              ; 108 LEs                ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst|P_TXDAT[5]    ;
; 19:1               ; 10 bits   ; 120 LEs       ; 20 LEs               ; 100 LEs                ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|Selector18                                   ;
; 20:1               ; 6 bits    ; 78 LEs        ; 30 LEs               ; 48 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst|Selector2             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_state                                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|s_state                                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 20 LEs               ; 44 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|s_state           ;
; 25:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst|s_state           ;
; 50:1               ; 6 bits    ; 198 LEs       ; 60 LEs               ; 138 LEs                ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_state         ;
; 52:1               ; 2 bits    ; 68 LEs        ; 12 LEs               ; 56 LEs                 ; No         ; |top|usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst|s_state         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0|altsyncram_jhi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0|altsyncram_7ii1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_i|altpll:altpll_component ;
+-------------------------------+----------------------+-------------------------+
; Parameter Name                ; Value                ; Type                    ;
+-------------------------------+----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL               ; Untyped                 ;
; PLL_TYPE                      ; AUTO                 ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                  ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                 ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                 ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0               ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                    ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                   ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                    ; Untyped                 ;
; LOCK_HIGH                     ; 1                    ; Untyped                 ;
; LOCK_LOW                      ; 1                    ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                    ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                    ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                  ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                  ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                  ; Untyped                 ;
; SKIP_VCO                      ; OFF                  ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                    ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                 ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0              ; Untyped                 ;
; BANDWIDTH                     ; 0                    ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                 ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                    ; Untyped                 ;
; DOWN_SPREAD                   ; 0                    ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                  ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                  ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                    ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                    ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                    ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                    ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                    ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                    ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                    ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                    ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                    ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 24                   ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                    ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                    ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                    ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                    ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                    ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                    ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                    ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                    ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                    ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 25                   ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                    ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                    ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                    ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                    ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                    ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                    ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                    ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                   ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                   ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED               ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED               ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED               ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                    ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                    ; Untyped                 ;
; DPA_DIVIDER                   ; 0                    ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                    ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                    ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                    ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                    ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                    ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                    ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                    ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                    ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                    ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                    ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                    ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                    ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                    ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                    ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                    ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                    ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                   ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                   ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                   ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                   ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                    ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                    ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                    ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                    ; Untyped                 ;
; VCO_MIN                       ; 0                    ; Untyped                 ;
; VCO_MAX                       ; 0                    ; Untyped                 ;
; VCO_CENTER                    ; 0                    ; Untyped                 ;
; PFD_MIN                       ; 0                    ; Untyped                 ;
; PFD_MAX                       ; 0                    ; Untyped                 ;
; M_INITIAL                     ; 0                    ; Untyped                 ;
; M                             ; 0                    ; Untyped                 ;
; N                             ; 1                    ; Untyped                 ;
; M2                            ; 1                    ; Untyped                 ;
; N2                            ; 1                    ; Untyped                 ;
; SS                            ; 1                    ; Untyped                 ;
; C0_HIGH                       ; 0                    ; Untyped                 ;
; C1_HIGH                       ; 0                    ; Untyped                 ;
; C2_HIGH                       ; 0                    ; Untyped                 ;
; C3_HIGH                       ; 0                    ; Untyped                 ;
; C4_HIGH                       ; 0                    ; Untyped                 ;
; C5_HIGH                       ; 0                    ; Untyped                 ;
; C6_HIGH                       ; 0                    ; Untyped                 ;
; C7_HIGH                       ; 0                    ; Untyped                 ;
; C8_HIGH                       ; 0                    ; Untyped                 ;
; C9_HIGH                       ; 0                    ; Untyped                 ;
; C0_LOW                        ; 0                    ; Untyped                 ;
; C1_LOW                        ; 0                    ; Untyped                 ;
; C2_LOW                        ; 0                    ; Untyped                 ;
; C3_LOW                        ; 0                    ; Untyped                 ;
; C4_LOW                        ; 0                    ; Untyped                 ;
; C5_LOW                        ; 0                    ; Untyped                 ;
; C6_LOW                        ; 0                    ; Untyped                 ;
; C7_LOW                        ; 0                    ; Untyped                 ;
; C8_LOW                        ; 0                    ; Untyped                 ;
; C9_LOW                        ; 0                    ; Untyped                 ;
; C0_INITIAL                    ; 0                    ; Untyped                 ;
; C1_INITIAL                    ; 0                    ; Untyped                 ;
; C2_INITIAL                    ; 0                    ; Untyped                 ;
; C3_INITIAL                    ; 0                    ; Untyped                 ;
; C4_INITIAL                    ; 0                    ; Untyped                 ;
; C5_INITIAL                    ; 0                    ; Untyped                 ;
; C6_INITIAL                    ; 0                    ; Untyped                 ;
; C7_INITIAL                    ; 0                    ; Untyped                 ;
; C8_INITIAL                    ; 0                    ; Untyped                 ;
; C9_INITIAL                    ; 0                    ; Untyped                 ;
; C0_MODE                       ; BYPASS               ; Untyped                 ;
; C1_MODE                       ; BYPASS               ; Untyped                 ;
; C2_MODE                       ; BYPASS               ; Untyped                 ;
; C3_MODE                       ; BYPASS               ; Untyped                 ;
; C4_MODE                       ; BYPASS               ; Untyped                 ;
; C5_MODE                       ; BYPASS               ; Untyped                 ;
; C6_MODE                       ; BYPASS               ; Untyped                 ;
; C7_MODE                       ; BYPASS               ; Untyped                 ;
; C8_MODE                       ; BYPASS               ; Untyped                 ;
; C9_MODE                       ; BYPASS               ; Untyped                 ;
; C0_PH                         ; 0                    ; Untyped                 ;
; C1_PH                         ; 0                    ; Untyped                 ;
; C2_PH                         ; 0                    ; Untyped                 ;
; C3_PH                         ; 0                    ; Untyped                 ;
; C4_PH                         ; 0                    ; Untyped                 ;
; C5_PH                         ; 0                    ; Untyped                 ;
; C6_PH                         ; 0                    ; Untyped                 ;
; C7_PH                         ; 0                    ; Untyped                 ;
; C8_PH                         ; 0                    ; Untyped                 ;
; C9_PH                         ; 0                    ; Untyped                 ;
; L0_HIGH                       ; 1                    ; Untyped                 ;
; L1_HIGH                       ; 1                    ; Untyped                 ;
; G0_HIGH                       ; 1                    ; Untyped                 ;
; G1_HIGH                       ; 1                    ; Untyped                 ;
; G2_HIGH                       ; 1                    ; Untyped                 ;
; G3_HIGH                       ; 1                    ; Untyped                 ;
; E0_HIGH                       ; 1                    ; Untyped                 ;
; E1_HIGH                       ; 1                    ; Untyped                 ;
; E2_HIGH                       ; 1                    ; Untyped                 ;
; E3_HIGH                       ; 1                    ; Untyped                 ;
; L0_LOW                        ; 1                    ; Untyped                 ;
; L1_LOW                        ; 1                    ; Untyped                 ;
; G0_LOW                        ; 1                    ; Untyped                 ;
; G1_LOW                        ; 1                    ; Untyped                 ;
; G2_LOW                        ; 1                    ; Untyped                 ;
; G3_LOW                        ; 1                    ; Untyped                 ;
; E0_LOW                        ; 1                    ; Untyped                 ;
; E1_LOW                        ; 1                    ; Untyped                 ;
; E2_LOW                        ; 1                    ; Untyped                 ;
; E3_LOW                        ; 1                    ; Untyped                 ;
; L0_INITIAL                    ; 1                    ; Untyped                 ;
; L1_INITIAL                    ; 1                    ; Untyped                 ;
; G0_INITIAL                    ; 1                    ; Untyped                 ;
; G1_INITIAL                    ; 1                    ; Untyped                 ;
; G2_INITIAL                    ; 1                    ; Untyped                 ;
; G3_INITIAL                    ; 1                    ; Untyped                 ;
; E0_INITIAL                    ; 1                    ; Untyped                 ;
; E1_INITIAL                    ; 1                    ; Untyped                 ;
; E2_INITIAL                    ; 1                    ; Untyped                 ;
; E3_INITIAL                    ; 1                    ; Untyped                 ;
; L0_MODE                       ; BYPASS               ; Untyped                 ;
; L1_MODE                       ; BYPASS               ; Untyped                 ;
; G0_MODE                       ; BYPASS               ; Untyped                 ;
; G1_MODE                       ; BYPASS               ; Untyped                 ;
; G2_MODE                       ; BYPASS               ; Untyped                 ;
; G3_MODE                       ; BYPASS               ; Untyped                 ;
; E0_MODE                       ; BYPASS               ; Untyped                 ;
; E1_MODE                       ; BYPASS               ; Untyped                 ;
; E2_MODE                       ; BYPASS               ; Untyped                 ;
; E3_MODE                       ; BYPASS               ; Untyped                 ;
; L0_PH                         ; 0                    ; Untyped                 ;
; L1_PH                         ; 0                    ; Untyped                 ;
; G0_PH                         ; 0                    ; Untyped                 ;
; G1_PH                         ; 0                    ; Untyped                 ;
; G2_PH                         ; 0                    ; Untyped                 ;
; G3_PH                         ; 0                    ; Untyped                 ;
; E0_PH                         ; 0                    ; Untyped                 ;
; E1_PH                         ; 0                    ; Untyped                 ;
; E2_PH                         ; 0                    ; Untyped                 ;
; E3_PH                         ; 0                    ; Untyped                 ;
; M_PH                          ; 0                    ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                  ; Untyped                 ;
; CLK0_COUNTER                  ; G0                   ; Untyped                 ;
; CLK1_COUNTER                  ; G0                   ; Untyped                 ;
; CLK2_COUNTER                  ; G0                   ; Untyped                 ;
; CLK3_COUNTER                  ; G0                   ; Untyped                 ;
; CLK4_COUNTER                  ; G0                   ; Untyped                 ;
; CLK5_COUNTER                  ; G0                   ; Untyped                 ;
; CLK6_COUNTER                  ; E0                   ; Untyped                 ;
; CLK7_COUNTER                  ; E1                   ; Untyped                 ;
; CLK8_COUNTER                  ; E2                   ; Untyped                 ;
; CLK9_COUNTER                  ; E3                   ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                    ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                    ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                    ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                    ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                    ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                    ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                    ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                    ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                    ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                    ; Untyped                 ;
; M_TIME_DELAY                  ; 0                    ; Untyped                 ;
; N_TIME_DELAY                  ; 0                    ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                   ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                   ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                   ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                   ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                   ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                   ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                    ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000            ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                 ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                 ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                 ; Untyped                 ;
; VCO_POST_SCALE                ; 0                    ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                    ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                    ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                    ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E         ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED            ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED          ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED            ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED          ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED          ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED          ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED          ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED          ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED          ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED          ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED          ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED          ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED          ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED          ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED          ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY    ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY    ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                    ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                    ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                    ; Untyped                 ;
; CBXI_PARAMETER                ; ip_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                 ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                    ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                    ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                    ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                  ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E         ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED               ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                  ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                  ; IGNORE_CASCADE          ;
+-------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_serial:usb_serial_i|usb_cdc:usb_cdc_i ;
+----------------+------------------+----------------------------------------------------+
; Parameter Name ; Value            ; Type                                               ;
+----------------+------------------+----------------------------------------------------+
; vendorid       ; 1111101110011010 ; Unsigned Binary                                    ;
; productid      ; 1111101110011010 ; Unsigned Binary                                    ;
; versionbcd     ; 0000000000110001 ; Unsigned Binary                                    ;
; VENDORSTR      ;                  ; String                                             ;
; PRODUCTSTR     ;                  ; String                                             ;
; SERIALSTR      ;                  ; String                                             ;
; HSSUPPORT      ; false            ; Enumerated                                         ;
; SELFPOWERED    ; false            ; Enumerated                                         ;
; RXBUFSIZE_BITS ; 11               ; Signed Integer                                     ;
; TXBUFSIZE_BITS ; 10               ; Signed Integer                                     ;
+----------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 6                    ; Untyped                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 6                    ; Untyped                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_jhi1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_7ii1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:pll_i|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 6                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 6                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst"                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; c_clrout[2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_shltout[2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_dsclen[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_dsclen[7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_dsclen[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_selfpowered  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i" ;
+----------------+--------+----------+----------------------------------+
; Port           ; Type   ; Severity ; Details                          ;
+----------------+--------+----------+----------------------------------+
; reset          ; Input  ; Info     ; Stuck at GND                     ;
; usbrst         ; Output ; Info     ; Explicitly unconnected           ;
; highspeed      ; Output ; Info     ; Explicitly unconnected           ;
; phy_xcvrselect ; Output ; Info     ; Explicitly unconnected           ;
; phy_termselect ; Output ; Info     ; Explicitly unconnected           ;
; phy_opmode     ; Output ; Info     ; Explicitly unconnected           ;
; rxlen          ; Output ; Info     ; Explicitly unconnected           ;
; txcork         ; Input  ; Info     ; Stuck at GND                     ;
; txroom         ; Output ; Info     ; Explicitly unconnected           ;
+----------------+--------+----------+----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "usb_serial:usb_serial_i"         ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; usb_alive      ; Output ; Info     ; Explicitly unconnected ;
; rx_tready      ; Input  ; Info     ; Stuck at VCC           ;
; tx_tdata[5..4] ; Input  ; Info     ; Stuck at VCC           ;
; tx_tdata[7..6] ; Input  ; Info     ; Stuck at GND           ;
+----------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Sep 04 16:45:22 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off send -c send
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_serial.sv
    Info (12023): Found entity 1: usb_serial
Info (12021): Found 1 design units, including 0 entities, in source file /fpgacommon/usb-cdc/src/usb_pkg.vhdl
    Info (12022): Found design unit 1: usb_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_cdc.vhdl
    Info (12022): Found design unit 1: usb_cdc-usb_cdc_arch
    Info (12023): Found entity 1: usb_cdc
Info (12021): Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_init.vhdl
    Info (12022): Found design unit 1: usb_init-usb_init_arch
    Info (12023): Found entity 1: usb_init
Info (12021): Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_packet.vhdl
    Info (12022): Found design unit 1: usb_packet-usb_packet_arch
    Info (12023): Found entity 1: usb_packet
Info (12021): Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_transact.vhdl
    Info (12022): Found design unit 1: usb_transact-usb_transact_arch
    Info (12023): Found entity 1: usb_transact
Info (12021): Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_control.vhdl
    Info (12022): Found design unit 1: usb_control-usb_control_arch
    Info (12023): Found entity 1: usb_control
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_i"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_i|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_i|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_i|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "24"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_altpll.v
    Info (12023): Found entity 1: ip_altpll
Info (12128): Elaborating entity "ip_altpll" for hierarchy "pll:pll_i|altpll:altpll_component|ip_altpll:auto_generated"
Info (12128): Elaborating entity "usb_serial" for hierarchy "usb_serial:usb_serial_i"
Info (12128): Elaborating entity "usb_cdc" for hierarchy "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i"
Info (12128): Elaborating entity "usb_init" for hierarchy "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_init:usb_init_inst"
Info (12128): Elaborating entity "usb_packet" for hierarchy "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_packet:usb_packet_inst"
Info (12128): Elaborating entity "usb_transact" for hierarchy "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_transact:usb_transact_inst"
Info (12128): Elaborating entity "usb_control" for hierarchy "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|usb_control:usb_control_inst"
Warning (276020): Inferred RAM node "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|txbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|rxbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0"
Info (12133): Instantiated megafunction "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:txbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhi1.tdf
    Info (12023): Found entity 1: altsyncram_jhi1
Info (12130): Elaborated megafunction instantiation "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0"
Info (12133): Instantiated megafunction "usb_serial:usb_serial_i|usb_cdc:usb_cdc_i|altsyncram:rxbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ii1.tdf
    Info (12023): Found entity 1: altsyncram_7ii1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1210 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 486 megabytes
    Info: Processing ended: Fri Sep 04 16:45:31 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


