<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects_fpga\21001\21001_FPGA_DAC_V2\debug_ringOSC\impl\gwsynthesis\TEST_FPGA_LED.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects_fpga\21001\21001_FPGA_DAC_V2\debug_ringOSC\src\TEST_FPGA_LED.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.06Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV9QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 16 23:27:20 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 2.375V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 2.625V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2136</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1074</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>208.000</td>
<td>4.808
<td>0.000</td>
<td>104.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>4.808(MHz)</td>
<td>79.341(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_35_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>2</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_43_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>3</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_51_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>4</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_83_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>5</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_91_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>6</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_99_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>7</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_131_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>8</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_139_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>9</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_147_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>10</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_155_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>11</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_163_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>12</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_171_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>13</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_179_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>14</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_187_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>15</td>
<td>195.396</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_195_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.204</td>
</tr>
<tr>
<td>16</td>
<td>195.401</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_202_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.199</td>
</tr>
<tr>
<td>17</td>
<td>195.401</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_203_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.199</td>
</tr>
<tr>
<td>18</td>
<td>195.463</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_2_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.137</td>
</tr>
<tr>
<td>19</td>
<td>195.463</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.137</td>
</tr>
<tr>
<td>20</td>
<td>195.463</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_19_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.137</td>
</tr>
<tr>
<td>21</td>
<td>195.463</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_27_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.137</td>
</tr>
<tr>
<td>22</td>
<td>195.463</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_230_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.137</td>
</tr>
<tr>
<td>23</td>
<td>195.463</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_234_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.137</td>
</tr>
<tr>
<td>24</td>
<td>195.472</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_67_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.128</td>
</tr>
<tr>
<td>25</td>
<td>195.472</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_75_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>12.128</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.562</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_31_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/o_ce_s0/RESET</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>chirp_gen_u1/send_data_cnt_7_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_7_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>chirp_gen_u1/states_main_2_s0/Q</td>
<td>chirp_gen_u1/states_main_2_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>v_cnt_0_s0/Q</td>
<td>v_cnt_0_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>chirp_gen_u1/send_data_cnt_2_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_2_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>chirp_gen_u1/states_main_5_s1/Q</td>
<td>chirp_gen_u1/states_main_5_s1/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>tlv5619_u1/states_main_1_s1/Q</td>
<td>tlv5619_u1/states_main_1_s1/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.711</td>
<td>chirp_gen_u1/states_main_3_s0/Q</td>
<td>chirp_gen_u1/states_main_3_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>14</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>15</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>16</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>17</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>18</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>19</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>20</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>21</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>22</td>
<td>0.729</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>v_cnt_2_s0/Q</td>
<td>v_cnt_2_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>v_cnt_6_s0/Q</td>
<td>v_cnt_6_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>v_cnt_8_s0/Q</td>
<td>v_cnt_8_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>tlv5619_u1/send_reg_s0</td>
</tr>
<tr>
<td>5</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_1014_s2</td>
</tr>
<tr>
<td>6</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_950_s2</td>
</tr>
<tr>
<td>7</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_822_s2</td>
</tr>
<tr>
<td>8</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_566_s2</td>
</tr>
<tr>
<td>9</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_19_s0</td>
</tr>
<tr>
<td>10</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_35_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>chirp_gen_u1/n5174_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5174_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_35_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_35_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_35_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_43_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>chirp_gen_u1/n5158_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5158_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_43_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_43_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_43_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_51_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][B]</td>
<td>chirp_gen_u1/n5142_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5142_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_51_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_51_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_51_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_83_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>chirp_gen_u1/n5078_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5078_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_83_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_83_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_83_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_91_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>chirp_gen_u1/n5062_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5062_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_91_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_91_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_91_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_99_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>chirp_gen_u1/n5046_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5046_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_99_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_99_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_99_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_131_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>chirp_gen_u1/n4982_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4982_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_131_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_131_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_131_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_139_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>chirp_gen_u1/n4966_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4966_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_139_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_139_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_139_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_147_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>chirp_gen_u1/n4950_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4950_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_147_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_147_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_147_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_155_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>chirp_gen_u1/n4934_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4934_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_155_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_155_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_155_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_163_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>chirp_gen_u1/n4918_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4918_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_163_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_163_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_163_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_171_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>chirp_gen_u1/n4902_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4902_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_171_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_171_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_171_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_179_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>chirp_gen_u1/n4886_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4886_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_179_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_179_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_179_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_187_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>chirp_gen_u1/n4870_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4870_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_187_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_187_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_187_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_195_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.401</td>
<td>4.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/n4854_s9/I1</td>
</tr>
<tr>
<td>13.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4854_s9/F</td>
</tr>
<tr>
<td>13.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_195_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_195_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_195_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.591%; route: 8.988, 73.653%; tC2Q: 0.458, 3.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_202_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.396</td>
<td>4.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>chirp_gen_u1/n4840_s9/I1</td>
</tr>
<tr>
<td>13.428</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4840_s9/F</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_202_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_202_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_202_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.600%; route: 8.984, 73.643%; tC2Q: 0.458, 3.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_203_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.396</td>
<td>4.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>chirp_gen_u1/n4838_s9/I1</td>
</tr>
<tr>
<td>13.428</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4838_s9/F</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_203_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_203_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_203_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 22.600%; route: 8.984, 73.643%; tC2Q: 0.458, 3.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.267</td>
<td>4.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/n5256_s9/I3</td>
</tr>
<tr>
<td>13.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5256_s9/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.267%; route: 8.855, 72.957%; tC2Q: 0.458, 3.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.267</td>
<td>4.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>chirp_gen_u1/n5252_s8/I2</td>
</tr>
<tr>
<td>13.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5252_s8/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.267%; route: 8.855, 72.957%; tC2Q: 0.458, 3.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.267</td>
<td>4.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>chirp_gen_u1/n5206_s9/I1</td>
</tr>
<tr>
<td>13.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5206_s9/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_19_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.267%; route: 8.855, 72.957%; tC2Q: 0.458, 3.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.267</td>
<td>4.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>chirp_gen_u1/n5190_s9/I1</td>
</tr>
<tr>
<td>13.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5190_s9/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_27_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.267%; route: 8.855, 72.957%; tC2Q: 0.458, 3.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_230_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.267</td>
<td>4.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>chirp_gen_u1/n4784_s9/I1</td>
</tr>
<tr>
<td>13.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4784_s9/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_230_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_230_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_230_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.267%; route: 8.855, 72.957%; tC2Q: 0.458, 3.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_234_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.267</td>
<td>4.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>chirp_gen_u1/n4776_s9/I1</td>
</tr>
<tr>
<td>13.366</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4776_s9/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_234_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_234_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_234_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.267%; route: 8.855, 72.957%; tC2Q: 0.458, 3.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_67_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.258</td>
<td>4.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>chirp_gen_u1/n5110_s9/I1</td>
</tr>
<tr>
<td>13.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5110_s9/F</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_67_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_67_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_67_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.286%; route: 8.845, 72.935%; tC2Q: 0.458, 3.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>195.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_75_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_5_s2/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>chirp_gen_u1/data_shift_reg_1023_s6/I1</td>
</tr>
<tr>
<td>3.129</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>327</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/data_shift_reg_1023_s6/F</td>
</tr>
<tr>
<td>7.307</td>
<td>4.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>chirp_gen_u1/n3200_s9/I0</td>
</tr>
<tr>
<td>7.933</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>144</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3200_s9/F</td>
</tr>
<tr>
<td>12.258</td>
<td>4.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>chirp_gen_u1/n5094_s9/I1</td>
</tr>
<tr>
<td>13.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5094_s9/F</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_75_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_75_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_75_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 23.286%; route: 8.845, 72.935%; tC2Q: 0.458, 3.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/o_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C21[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_31_s0/Q</td>
</tr>
<tr>
<td>1.431</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/o_ce_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/o_ce_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/o_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n39_s2/I</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n39_s2/O</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/n8_s0/I2</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/dac_sampling_nco_u1/n8_s0/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>chirp_gen_u1/n3127_s2/I0</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3127_s2/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_7_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_7_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/n5246_s8/I3</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5246_s8/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_7_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/states_main_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/states_main_2_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_2_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/n3124_s10/I1</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3124_s10/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/states_main_2_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/states_main_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>n36_s2/I</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">n36_s2/O</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">v_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_2_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/n5256_s9/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5256_s9/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>chirp_gen_u1/n5260_s9/I0</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n5260_s9/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/states_main_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>chirp_gen_u1/states_main_5_s1/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_5_s1/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>chirp_gen_u1/n3120_s10/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3120_s10/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>chirp_gen_u1/states_main_5_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>chirp_gen_u1/states_main_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s1/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">tlv5619_u1/states_main_1_s1/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s6/I0</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">tlv5619_u1/states_main_1_s6/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">tlv5619_u1/states_main_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/states_main_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>chirp_gen_u1/states_main_3_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_3_s0/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>chirp_gen_u1/n3123_s10/I1</td>
</tr>
<tr>
<td>1.565</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3123_s10/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>chirp_gen_u1/states_main_3_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>chirp_gen_u1/states_main_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n37_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n37_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n33_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n33_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n31_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n31_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n27_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n27_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n25_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n25_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n21_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n21_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n19_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n19_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n15_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n15_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n13_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n13_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n9_s/I1</td>
</tr>
<tr>
<td>1.582</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n9_s/SUM</td>
</tr>
<tr>
<td>1.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">v_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>n34_s/I1</td>
</tr>
<tr>
<td>1.583</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>1.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">v_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">v_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>1.583</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>1.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">v_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>v_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>v_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>1.583</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>1.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>534</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tlv5619_u1/send_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>tlv5619_u1/send_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>tlv5619_u1/send_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_1014_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_1014_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_1014_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_950_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_950_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_950_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_822_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_822_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_822_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_566_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_566_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_566_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_19_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_20_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>534</td>
<td>o_clk_d</td>
<td>195.396</td>
<td>2.136</td>
</tr>
<tr>
<td>468</td>
<td>data_shift_reg_1023_9</td>
<td>197.844</td>
<td>3.441</td>
</tr>
<tr>
<td>333</td>
<td>states_main[3]</td>
<td>198.487</td>
<td>4.158</td>
</tr>
<tr>
<td>330</td>
<td>n5252_13</td>
<td>195.724</td>
<td>4.459</td>
</tr>
<tr>
<td>327</td>
<td>data_shift_reg_1023_11</td>
<td>195.396</td>
<td>4.188</td>
</tr>
<tr>
<td>144</td>
<td>n3200_13</td>
<td>195.396</td>
<td>4.468</td>
</tr>
<tr>
<td>140</td>
<td>n3198_19</td>
<td>198.855</td>
<td>5.093</td>
</tr>
<tr>
<td>33</td>
<td>baud_rate_nco_clear</td>
<td>204.985</td>
<td>3.133</td>
</tr>
<tr>
<td>11</td>
<td>n14_4</td>
<td>203.075</td>
<td>1.788</td>
</tr>
<tr>
<td>7</td>
<td>r_o_led_3</td>
<td>198.855</td>
<td>3.753</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C34</td>
<td>33.33%</td>
</tr>
<tr>
<td>R16C34</td>
<td>31.94%</td>
</tr>
<tr>
<td>R14C24</td>
<td>31.94%</td>
</tr>
<tr>
<td>R15C18</td>
<td>26.39%</td>
</tr>
<tr>
<td>R12C22</td>
<td>26.39%</td>
</tr>
<tr>
<td>R14C20</td>
<td>26.39%</td>
</tr>
<tr>
<td>R15C27</td>
<td>25.00%</td>
</tr>
<tr>
<td>R12C23</td>
<td>23.61%</td>
</tr>
<tr>
<td>R13C22</td>
<td>23.61%</td>
</tr>
<tr>
<td>R14C28</td>
<td>23.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
