# compile vhdl design source files
vhdl lib_pkg_v1_0_2  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_2  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl fifo_generator_v13_2_2  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl lib_fifo_v1_0_11  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/lib_fifo_v1_0_rfs.vhd" \

vhdl axi_lite_ipif_v3_0_4  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl interrupt_control_v3_1_4  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_quad_spi_v3_2_16  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/sim/PmodOLED_axi_quad_spi_0_0.vhd" \

vhdl axi_gpio_v2_0_19  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/sim/PmodOLED_axi_gpio_0_0.vhd" \

vhdl proc_sys_reset_v5_0_12  \
"../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/sim/PmodGPIO_axi_gpio_0_0.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/ipshared/339b/hdl/myip_v1_0_S00_AXI.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/ipshared/339b/hdl/myip_v1_0.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/ip/design_1_myip_0_1/sim/design_1_myip_0_1.vhd" \
"../../../../lectureADC.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../lectureADC.srcs/sources_1/imports/AD1/AD7476_mef.vhd" \
"../../../../lectureADC.srcs/sources_1/imports/AD1/Ctrl_AD1.vhd" \
"../../../../lectureADC.srcs/sources_1/imports/AD1/Synchro_Horloges.vhd" \
"../../../../lectureADC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../lectureADC.srcs/sources_1/imports/AD1/Top.vhd" \

# Do not sort compile order
nosort
