\hypertarget{group___s_m_c___register___masks}{}\section{S\+MC Register Masks}
\label{group___s_m_c___register___masks}\index{SMC Register Masks@{SMC Register Masks}}
\subsection*{P\+M\+P\+R\+OT -\/ Power Mode Protection register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga62e9f3c7e74a3e5b80b0fae8a896640d}\label{group___s_m_c___register___masks_ga62e9f3c7e74a3e5b80b0fae8a896640d}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+L\+S\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gad625b387a627eb3a69f3a26edc0096b8}\label{group___s_m_c___register___masks_gad625b387a627eb3a69f3a26edc0096b8}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+L\+S\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_ga541d218a478588a9ea88a20e32dca00d}{S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+LS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+L\+S\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+L\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga79d87e312be895d4f2bdfdda8c947600}\label{group___s_m_c___register___masks_ga79d87e312be895d4f2bdfdda8c947600}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+L\+S\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gac6cb1305b9cb329a8bb903036893db11}\label{group___s_m_c___register___masks_gac6cb1305b9cb329a8bb903036893db11}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+L\+S\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_ga94eb76615367d90d1cd865316a56120d}{S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+LS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+L\+S\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+L\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga30602dafb393b5d9c52f0c75e1d78210}\label{group___s_m_c___register___masks_ga30602dafb393b5d9c52f0c75e1d78210}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+P\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gae13777e671c1caf2d10809999574fed4}\label{group___s_m_c___register___masks_gae13777e671c1caf2d10809999574fed4}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+P\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_ga9cc7998d16f01dc2d8deb5cd1bf184df}{S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+LP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+P\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+P\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+M\+C\+T\+RL -\/ Power Mode Control register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga8df79d8a16a6d12e3b343eec59d9453c}\label{group___s_m_c___register___masks_ga8df79d8a16a6d12e3b343eec59d9453c}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+M\+\_\+\+M\+A\+SK}~(0x7\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gaac7423086f31a8fbbfc8d18b1a876f26}\label{group___s_m_c___register___masks_gaac7423086f31a8fbbfc8d18b1a876f26}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+M\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_gaa2ea36f819a21ef6b513564dc1453958}{S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+PM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+M\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gadd72ad662b62a7b51225b529fef2c77a}\label{group___s_m_c___register___masks_gadd72ad662b62a7b51225b529fef2c77a}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+A\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gadfe89210f121f10b74f2fba55f059e1d}\label{group___s_m_c___register___masks_gadfe89210f121f10b74f2fba55f059e1d}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+A\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_gaf2a78629f2034b26e237c45e889e122e}{S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+PA}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+A\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+A\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga1a456925e291d6d53f4891b25fcaf8eb}\label{group___s_m_c___register___masks_ga1a456925e291d6d53f4891b25fcaf8eb}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+N\+M\+\_\+\+M\+A\+SK}~(0x60\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga8f8dc472f4a4b6ad1babae518c44d55e}\label{group___s_m_c___register___masks_ga8f8dc472f4a4b6ad1babae518c44d55e}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+N\+M\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_gaa375b91daca0dd7f4b1452da903b5bdc}{S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+NM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+N\+M\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+N\+M\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+T\+O\+P\+C\+T\+RL -\/ Stop Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga3136f47b42d64148e5d163e5df6fc661}\label{group___s_m_c___register___masks_ga3136f47b42d64148e5d163e5df6fc661}} 
\#define {\bfseries S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+S\+M\+\_\+\+M\+A\+SK}~(0x7\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gadcd933de05a733bb58e1bfdeba6c653b}\label{group___s_m_c___register___masks_gadcd933de05a733bb58e1bfdeba6c653b}} 
\#define {\bfseries S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+S\+M\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_gaab1f5f66e78683bda4b4a8c48f3c753d}{S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+SM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+S\+M\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+S\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga686e24e6e009e5066a1325f159c603bd}\label{group___s_m_c___register___masks_ga686e24e6e009e5066a1325f159c603bd}} 
\#define {\bfseries S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+P\+O\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga36eb36236efe97e99984cfc2e6f215be}\label{group___s_m_c___register___masks_ga36eb36236efe97e99984cfc2e6f215be}} 
\#define {\bfseries S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+P\+O\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_gaac6a41dda8ce84c5d1c5b7d4513e3e4c}{S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+PO}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+P\+O\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+P\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga8495d4f93210f68516438215c68c9b80}\label{group___s_m_c___register___masks_ga8495d4f93210f68516438215c68c9b80}} 
\#define {\bfseries S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+P\+O\+\_\+\+M\+A\+SK}~(0x\+C0\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gac99e62cd86e9c12454c78fd6d5e3dc75}\label{group___s_m_c___register___masks_gac99e62cd86e9c12454c78fd6d5e3dc75}} 
\#define {\bfseries S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+P\+O\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_gab9a92e4e28cd51019d49beff472acdc4}{S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+PO}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+P\+O\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+P\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+M\+S\+T\+AT -\/ Power Mode Status register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_ga2574f973caed7a43c1d0b69888866f63}\label{group___s_m_c___register___masks_ga2574f973caed7a43c1d0b69888866f63}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___s_m_c___register___masks_gaa4083ab43677e6a1b6832f6607a5ef0e}\label{group___s_m_c___register___masks_gaa4083ab43677e6a1b6832f6607a5ef0e}} 
\#define {\bfseries S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_m_c___register___masks_ga27d1d3c05772950ce55e5ad4d2a998e3}{S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+AT}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_c___register___masks_gaa375b91daca0dd7f4b1452da903b5bdc}\label{group___s_m_c___register___masks_gaa375b91daca0dd7f4b1452da903b5bdc}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMCTRL\_RUNM@{SMC\_PMCTRL\_RUNM}}
\index{SMC\_PMCTRL\_RUNM@{SMC\_PMCTRL\_RUNM}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMCTRL\_RUNM}{SMC\_PMCTRL\_RUNM}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+NM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+N\+M\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+R\+U\+N\+M\+\_\+\+M\+A\+SK)}

R\+U\+NM -\/ Run Mode Control 0b00..Normal Run mode (R\+UN) 0b01..Reserved 0b10..Very-\/\+Low-\/\+Power Run mode (V\+L\+PR) 0b11..Reserved \mbox{\Hypertarget{group___s_m_c___register___masks_gaf2a78629f2034b26e237c45e889e122e}\label{group___s_m_c___register___masks_gaf2a78629f2034b26e237c45e889e122e}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMCTRL\_STOPA@{SMC\_PMCTRL\_STOPA}}
\index{SMC\_PMCTRL\_STOPA@{SMC\_PMCTRL\_STOPA}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMCTRL\_STOPA}{SMC\_PMCTRL\_STOPA}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+PA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+A\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+A\+\_\+\+M\+A\+SK)}

S\+T\+O\+PA -\/ Stop Aborted 0b0..The previous stop mode entry was successful. 0b1..The previous stop mode entry was aborted. \mbox{\Hypertarget{group___s_m_c___register___masks_gaa2ea36f819a21ef6b513564dc1453958}\label{group___s_m_c___register___masks_gaa2ea36f819a21ef6b513564dc1453958}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMCTRL\_STOPM@{SMC\_PMCTRL\_STOPM}}
\index{SMC\_PMCTRL\_STOPM@{SMC\_PMCTRL\_STOPM}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMCTRL\_STOPM}{SMC\_PMCTRL\_STOPM}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+PM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+M\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+C\+T\+R\+L\+\_\+\+S\+T\+O\+P\+M\+\_\+\+M\+A\+SK)}

S\+T\+O\+PM -\/ Stop Mode Control 0b000..Normal Stop (S\+T\+OP) 0b001..Reserved 0b010..Very-\/\+Low-\/\+Power Stop (V\+L\+PS) 0b011..Low-\/\+Leakage Stop (L\+LS) 0b100..Very-\/\+Low-\/\+Leakage Stop (V\+L\+L\+Sx) 0b101..Reserved 0b110..Reseved 0b111..Reserved \mbox{\Hypertarget{group___s_m_c___register___masks_ga94eb76615367d90d1cd865316a56120d}\label{group___s_m_c___register___masks_ga94eb76615367d90d1cd865316a56120d}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMPROT\_ALLS@{SMC\_PMPROT\_ALLS}}
\index{SMC\_PMPROT\_ALLS@{SMC\_PMPROT\_ALLS}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMPROT\_ALLS}{SMC\_PMPROT\_ALLS}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+LS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+L\+S\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+L\+L\+S\+\_\+\+M\+A\+SK)}

A\+L\+LS -\/ Allow Low-\/\+Leakage Stop Mode 0b0..L\+LS is not allowed 0b1..L\+LS is allowed \mbox{\Hypertarget{group___s_m_c___register___masks_ga541d218a478588a9ea88a20e32dca00d}\label{group___s_m_c___register___masks_ga541d218a478588a9ea88a20e32dca00d}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMPROT\_AVLLS@{SMC\_PMPROT\_AVLLS}}
\index{SMC\_PMPROT\_AVLLS@{SMC\_PMPROT\_AVLLS}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMPROT\_AVLLS}{SMC\_PMPROT\_AVLLS}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+LS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+L\+S\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+L\+S\+\_\+\+M\+A\+SK)}

A\+V\+L\+LS -\/ Allow Very-\/\+Low-\/\+Leakage Stop Mode 0b0..Any V\+L\+L\+Sx mode is not allowed 0b1..Any V\+L\+L\+Sx mode is allowed \mbox{\Hypertarget{group___s_m_c___register___masks_ga9cc7998d16f01dc2d8deb5cd1bf184df}\label{group___s_m_c___register___masks_ga9cc7998d16f01dc2d8deb5cd1bf184df}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMPROT\_AVLP@{SMC\_PMPROT\_AVLP}}
\index{SMC\_PMPROT\_AVLP@{SMC\_PMPROT\_AVLP}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMPROT\_AVLP}{SMC\_PMPROT\_AVLP}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+LP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+P\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+P\+R\+O\+T\+\_\+\+A\+V\+L\+P\+\_\+\+M\+A\+SK)}

A\+V\+LP -\/ Allow Very-\/\+Low-\/\+Power Modes 0b0..V\+L\+PR, V\+L\+PW, and V\+L\+PS are not allowed. 0b1..V\+L\+PR, V\+L\+PW, and V\+L\+PS are allowed. \mbox{\Hypertarget{group___s_m_c___register___masks_ga27d1d3c05772950ce55e5ad4d2a998e3}\label{group___s_m_c___register___masks_ga27d1d3c05772950ce55e5ad4d2a998e3}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_PMSTAT\_PMSTAT@{SMC\_PMSTAT\_PMSTAT}}
\index{SMC\_PMSTAT\_PMSTAT@{SMC\_PMSTAT\_PMSTAT}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_PMSTAT\_PMSTAT}{SMC\_PMSTAT\_PMSTAT}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+AT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+P\+M\+S\+T\+A\+T\+\_\+\+M\+A\+SK)}

P\+M\+S\+T\+AT -\/ Power Mode Status \mbox{\Hypertarget{group___s_m_c___register___masks_gaac6a41dda8ce84c5d1c5b7d4513e3e4c}\label{group___s_m_c___register___masks_gaac6a41dda8ce84c5d1c5b7d4513e3e4c}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_STOPCTRL\_PORPO@{SMC\_STOPCTRL\_PORPO}}
\index{SMC\_STOPCTRL\_PORPO@{SMC\_STOPCTRL\_PORPO}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_STOPCTRL\_PORPO}{SMC\_STOPCTRL\_PORPO}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+PO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+P\+O\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+O\+R\+P\+O\+\_\+\+M\+A\+SK)}

P\+O\+R\+PO -\/ P\+OR Power Option 0b0..P\+OR detect circuit is enabled in V\+L\+L\+S0 0b1..P\+OR detect circuit is disabled in V\+L\+L\+S0 \mbox{\Hypertarget{group___s_m_c___register___masks_gab9a92e4e28cd51019d49beff472acdc4}\label{group___s_m_c___register___masks_gab9a92e4e28cd51019d49beff472acdc4}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_STOPCTRL\_PSTOPO@{SMC\_STOPCTRL\_PSTOPO}}
\index{SMC\_STOPCTRL\_PSTOPO@{SMC\_STOPCTRL\_PSTOPO}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_STOPCTRL\_PSTOPO}{SMC\_STOPCTRL\_PSTOPO}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+PO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+P\+O\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+P\+S\+T\+O\+P\+O\+\_\+\+M\+A\+SK)}

P\+S\+T\+O\+PO -\/ Partial Stop Option 0b00..S\+T\+OP -\/ Normal Stop mode 0b01..P\+S\+T\+O\+P1 -\/ Partial Stop with both system and bus clocks disabled 0b10..P\+S\+T\+O\+P2 -\/ Partial Stop with system clock disabled and bus clock enabled 0b11..Reserved \mbox{\Hypertarget{group___s_m_c___register___masks_gaab1f5f66e78683bda4b4a8c48f3c753d}\label{group___s_m_c___register___masks_gaab1f5f66e78683bda4b4a8c48f3c753d}} 
\index{SMC Register Masks@{SMC Register Masks}!SMC\_STOPCTRL\_VLLSM@{SMC\_STOPCTRL\_VLLSM}}
\index{SMC\_STOPCTRL\_VLLSM@{SMC\_STOPCTRL\_VLLSM}!SMC Register Masks@{SMC Register Masks}}
\subsubsection{\texorpdfstring{SMC\_STOPCTRL\_VLLSM}{SMC\_STOPCTRL\_VLLSM}}
{\footnotesize\ttfamily \#define S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+SM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+S\+M\+\_\+\+S\+H\+I\+FT)) \& S\+M\+C\+\_\+\+S\+T\+O\+P\+C\+T\+R\+L\+\_\+\+V\+L\+L\+S\+M\+\_\+\+M\+A\+SK)}

V\+L\+L\+SM -\/ V\+L\+LS Mode Control 0b000..V\+L\+L\+S0 0b001..V\+L\+L\+S1 0b010..Reserved 0b011..V\+L\+L\+S3 0b100..Reserved 0b101..Reserved 0b110..Reserved 0b111..Reserved 