EDA Netlist Writer report for wddl_gates
Thu Feb 14 15:17:57 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Feb 14 15:17:57 2013 ;
; Revision Name             ; wddl_gates                            ;
; Top-level Entity Name     ; wddl_dflipflop                        ;
; Family                    ; Cyclone III                           ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Feb 14 15:17:56 2013
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off wddl_gates -c wddl_gates --gen_testbench
Info (119006): Selected device EP3C5E144C7 for design "wddl_gates"
Info (201002): Generated VHDL Test Bench File /home/user2/spring13/asc2171/avlsi/project/wddlgates/simulation/modelsim/wddl_dflipflop.vht for simulation
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Thu Feb 14 15:17:57 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


