#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 21 12:13:23 2023
# Process ID: 15752
# Current directory: C:/Users/Paula/Downloads/map_qam_enviado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20980 C:\Users\Paula\Downloads\map_qam_enviado\map_qam.xpr
# Log file: C:/Users/Paula/Downloads/map_qam_enviado/vivado.log
# Journal file: C:/Users/Paula/Downloads/map_qam_enviado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Paula/Downloads/map_qam_enviado/map_qam.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_0' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_0/qam16_fir_compiler_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_0' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_0/qam16_fir_compiler_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_0' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_0/qam16_fir_compiler_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_0' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_0/qam16_fir_compiler_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_0' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_0/qam16_fir_compiler_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_1' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_1/qam16_fir_compiler_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_1' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_1/qam16_fir_compiler_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_1' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_1/qam16_fir_compiler_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_1' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_1/qam16_fir_compiler_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'qam16_fir_compiler_0_1' generated file not found 'c:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/ip/qam16_fir_compiler_0_1/qam16_fir_compiler_0_1_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_I
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_Q
Adding cell -- xilinx.com:module_ref:mapeado_16QAM_I:1.0 - mapeado_16QAM_I_0
Adding cell -- xilinx.com:module_ref:mapeado_16QAM_Q:1.0 - mapeado_16QAM_Q_0
Successfully read diagram <qam16> from BD file <C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/qam16.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 852.559 ; gain = 85.586
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_qam16_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/FIFO_output.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/QAM_output.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
"xvhdl --relax -prj tb_qam16_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_Q_0_0/sim/qam16_mapeado_16QAM_Q_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_Q_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_I_0_0/sim/qam16_mapeado_16QAM_I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_I_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_0/sim/qam16_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_1/sim/qam16_fir_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/sim/qam16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/hdl/qam16_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_qam16_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 868.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L fir_compiler_v7_2_10 -L secureip -L xpm --snapshot tb_qam16_wrapper_behav xil_defaultlib.tb_qam16_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv_comp
Compiling package fir_compiler_v7_2_10.globals_pkg
Compiling package fir_compiler_v7_2_10.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.dpt_mem [\dpt_mem(c_xdevicefamily="kintex...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_10.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_10.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_0_arch of entity xil_defaultlib.qam16_fir_compiler_0_0 [qam16_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_1_arch of entity xil_defaultlib.qam16_fir_compiler_0_1 [qam16_fir_compiler_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture qam16_mapeado_16qam_i_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_I_0_0 [qam16_mapeado_16qam_i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture qam16_mapeado_16qam_q_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_Q_0_0 [qam16_mapeado_16qam_q_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.qam16 [qam16_default]
Compiling architecture structure of entity xil_defaultlib.qam16_wrapper [qam16_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_qam16_wrapper
Built simulation snapshot tb_qam16_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/xsim.dir/tb_qam16_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 12:16:10 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 868.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_qam16_wrapper_behav -key {Behavioral:sim_1:Functional:tb_qam16_wrapper} -tclbatch {tb_qam16_wrapper.tcl} -view {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg
source tb_qam16_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_qam16_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 880.652 ; gain = 12.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_qam16_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/FIFO_output.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/QAM_output.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
"xvhdl --relax -prj tb_qam16_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_Q_0_0/sim/qam16_mapeado_16QAM_Q_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_Q_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_I_0_0/sim/qam16_mapeado_16QAM_I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_I_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_0/sim/qam16_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_1/sim/qam16_fir_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/sim/qam16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/hdl/qam16_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_qam16_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L fir_compiler_v7_2_10 -L secureip -L xpm --snapshot tb_qam16_wrapper_behav xil_defaultlib.tb_qam16_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv_comp
Compiling package fir_compiler_v7_2_10.globals_pkg
Compiling package fir_compiler_v7_2_10.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.dpt_mem [\dpt_mem(c_xdevicefamily="kintex...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_10.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_10.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_0_arch of entity xil_defaultlib.qam16_fir_compiler_0_0 [qam16_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_1_arch of entity xil_defaultlib.qam16_fir_compiler_0_1 [qam16_fir_compiler_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture qam16_mapeado_16qam_i_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_I_0_0 [qam16_mapeado_16qam_i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture qam16_mapeado_16qam_q_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_Q_0_0 [qam16_mapeado_16qam_q_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.qam16 [qam16_default]
Compiling architecture structure of entity xil_defaultlib.qam16_wrapper [qam16_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_qam16_wrapper
Built simulation snapshot tb_qam16_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/xsim.dir/tb_qam16_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 12:18:31 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 890.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_qam16_wrapper_behav -key {Behavioral:sim_1:Functional:tb_qam16_wrapper} -tclbatch {tb_qam16_wrapper.tcl} -view {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg
source tb_qam16_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_qam16_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 894.156 ; gain = 3.719
run 1000 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 896.258 ; gain = 1.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_qam16_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/FIFO_output.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/QAM_output.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
"xvhdl --relax -prj tb_qam16_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_Q_0_0/sim/qam16_mapeado_16QAM_Q_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_Q_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_I_0_0/sim/qam16_mapeado_16QAM_I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_I_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_0/sim/qam16_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_1/sim/qam16_fir_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/sim/qam16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/hdl/qam16_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_qam16_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L fir_compiler_v7_2_10 -L secureip -L xpm --snapshot tb_qam16_wrapper_behav xil_defaultlib.tb_qam16_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv_comp
Compiling package fir_compiler_v7_2_10.globals_pkg
Compiling package fir_compiler_v7_2_10.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.dpt_mem [\dpt_mem(c_xdevicefamily="kintex...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_10.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_10.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_0_arch of entity xil_defaultlib.qam16_fir_compiler_0_0 [qam16_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_1_arch of entity xil_defaultlib.qam16_fir_compiler_0_1 [qam16_fir_compiler_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture qam16_mapeado_16qam_i_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_I_0_0 [qam16_mapeado_16qam_i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture qam16_mapeado_16qam_q_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_Q_0_0 [qam16_mapeado_16qam_q_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.qam16 [qam16_default]
Compiling architecture structure of entity xil_defaultlib.qam16_wrapper [qam16_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_qam16_wrapper
Built simulation snapshot tb_qam16_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/xsim.dir/tb_qam16_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 12:31:05 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 912.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_qam16_wrapper_behav -key {Behavioral:sim_1:Functional:tb_qam16_wrapper} -tclbatch {tb_qam16_wrapper.tcl} -view {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg
source tb_qam16_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_qam16_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 914.609 ; gain = 2.371
run 1000 ms
run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:59 . Memory (MB): peak = 921.059 ; gain = 5.922
run 1000 ms
add_bp {C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd} 124
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 922.211 ; gain = 0.000
remove_bps -file {C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd} -line 124
add_bp {C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd} 126
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_qam16_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/FIFO_output.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/QAM_output.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
"xvhdl --relax -prj tb_qam16_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_Q_0_0/sim/qam16_mapeado_16QAM_Q_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_Q_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_I_0_0/sim/qam16_mapeado_16QAM_I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_I_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_0/sim/qam16_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_1/sim/qam16_fir_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/sim/qam16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/hdl/qam16_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_qam16_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L fir_compiler_v7_2_10 -L secureip -L xpm --snapshot tb_qam16_wrapper_behav xil_defaultlib.tb_qam16_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv_comp
Compiling package fir_compiler_v7_2_10.globals_pkg
Compiling package fir_compiler_v7_2_10.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.dpt_mem [\dpt_mem(c_xdevicefamily="kintex...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_10.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_10.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_0_arch of entity xil_defaultlib.qam16_fir_compiler_0_0 [qam16_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_1_arch of entity xil_defaultlib.qam16_fir_compiler_0_1 [qam16_fir_compiler_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture qam16_mapeado_16qam_i_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_I_0_0 [qam16_mapeado_16qam_i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture qam16_mapeado_16qam_q_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_Q_0_0 [qam16_mapeado_16qam_q_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.qam16 [qam16_default]
Compiling architecture structure of entity xil_defaultlib.qam16_wrapper [qam16_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_qam16_wrapper
Built simulation snapshot tb_qam16_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/xsim.dir/tb_qam16_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 12:47:52 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 927.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_qam16_wrapper_behav -key {Behavioral:sim_1:Functional:tb_qam16_wrapper} -tclbatch {tb_qam16_wrapper.tcl} -view {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg
source tb_qam16_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_qam16_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 927.977 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:16 . Memory (MB): peak = 927.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_qam16_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/FIFO_output.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/QAM_output.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
"xvhdl --relax -prj tb_qam16_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_Q_0_0/sim/qam16_mapeado_16QAM_Q_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_Q_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_I_0_0/sim/qam16_mapeado_16QAM_I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_I_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_0/sim/qam16_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_1/sim/qam16_fir_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/sim/qam16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/hdl/qam16_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_qam16_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L fir_compiler_v7_2_10 -L secureip -L xpm --snapshot tb_qam16_wrapper_behav xil_defaultlib.tb_qam16_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv_comp
Compiling package fir_compiler_v7_2_10.globals_pkg
Compiling package fir_compiler_v7_2_10.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.dpt_mem [\dpt_mem(c_xdevicefamily="kintex...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_10.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_10.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_0_arch of entity xil_defaultlib.qam16_fir_compiler_0_0 [qam16_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_1_arch of entity xil_defaultlib.qam16_fir_compiler_0_1 [qam16_fir_compiler_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture qam16_mapeado_16qam_i_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_I_0_0 [qam16_mapeado_16qam_i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture qam16_mapeado_16qam_q_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_Q_0_0 [qam16_mapeado_16qam_q_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.qam16 [qam16_default]
Compiling architecture structure of entity xil_defaultlib.qam16_wrapper [qam16_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_qam16_wrapper
Built simulation snapshot tb_qam16_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/xsim.dir/tb_qam16_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 12:50:49 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 927.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_qam16_wrapper_behav -key {Behavioral:sim_1:Functional:tb_qam16_wrapper} -tclbatch {tb_qam16_wrapper.tcl} -view {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg
source tb_qam16_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_qam16_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 928.766 ; gain = 0.789
run 1000 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:58 . Memory (MB): peak = 929.062 ; gain = 0.297
save_wave_config {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_qam16_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/qam16_fir_compiler_0_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/FIFO_output.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/QAM_output.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
"xvhdl --relax -prj tb_qam16_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_Q.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_Q
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/new/mapeado_16QAM_I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mapeado_16QAM_I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_Q_0_0/sim/qam16_mapeado_16QAM_Q_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_Q_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_mapeado_16QAM_I_0_0/sim/qam16_mapeado_16QAM_I_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_mapeado_16QAM_I_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_0/sim/qam16_fir_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/ip/qam16_fir_compiler_0_1/sim/qam16_fir_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_fir_compiler_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.ip_user_files/bd/qam16/sim/qam16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sources_1/bd/qam16/hdl/qam16_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qam16_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/map_qam_enviado/map_qam.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_qam16_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fa628f42c5f4497dafeea3dc78a09eaf --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L fir_compiler_v7_2_10 -L secureip -L xpm --snapshot tb_qam16_wrapper_behav xil_defaultlib.tb_qam16_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2001]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2002]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2003]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1993]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1994]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1995]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv_comp
Compiling package fir_compiler_v7_2_10.globals_pkg
Compiling package fir_compiler_v7_2_10.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.dpt_mem [\dpt_mem(c_xdevicefamily="kintex...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.sp_mem [\sp_mem(c_xdevicefamily="kintex7...]
Compiling architecture synth of entity fir_compiler_v7_2_10.filt_mem [\filt_mem(c_xdevicefamily="kinte...]
Compiling architecture synth of entity fir_compiler_v7_2_10.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_10.buff [\buff(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_10.calc [\calc(c_xdevicefamily="kintex7",...]
Compiling architecture synth of entity fir_compiler_v7_2_10.addsub_mult_accum [\addsub_mult_accum(c_xdevicefami...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_0_arch of entity xil_defaultlib.qam16_fir_compiler_0_0 [qam16_fir_compiler_0_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_10.single_rate [\single_rate(c_xdevicefamily="ki...]
Compiling architecture synth of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10_viv [\fir_compiler_v7_2_10_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_10.fir_compiler_v7_2_10 [\fir_compiler_v7_2_10(c_xdevicef...]
Compiling architecture qam16_fir_compiler_0_1_arch of entity xil_defaultlib.qam16_fir_compiler_0_1 [qam16_fir_compiler_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture qam16_mapeado_16qam_i_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_I_0_0 [qam16_mapeado_16qam_i_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture qam16_mapeado_16qam_q_0_0_arch of entity xil_defaultlib.qam16_mapeado_16QAM_Q_0_0 [qam16_mapeado_16qam_q_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.qam16 [qam16_default]
Compiling architecture structure of entity xil_defaultlib.qam16_wrapper [qam16_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_qam16_wrapper
Built simulation snapshot tb_qam16_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim/xsim.dir/tb_qam16_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 12:53:01 2023...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 929.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/map_qam_enviado/map_qam.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_qam16_wrapper_behav -key {Behavioral:sim_1:Functional:tb_qam16_wrapper} -tclbatch {tb_qam16_wrapper.tcl} -view {C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/map_qam_enviado/tb_mapeado_16QAM_behav2.wcfg
source tb_qam16_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 929.117 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_qam16_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 929.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 12:53:52 2023...
