Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb  8 16:06:34 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lcd_display_control_sets_placed.rpt
| Design       : lcd_display
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              31 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------+------------------------------------------------+------------------+----------------+
|    Clock Signal    |                 Enable Signal                |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------+----------------------------------------------+------------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG |                                              | u1_display_hvscan/u1_display_control/sys_rst_n |                2 |              2 |
|  lcd_clk_OBUF      |                                              | display_en_i_1_n_0                             |                2 |              2 |
|  lcd_clk_OBUF      | u1_display_hvscan/u1_display_control/vs_cnt0 | u1_display_hvscan/u1_display_control/sys_rst_n |                5 |             16 |
|  lcd_clk_OBUF      | u1_display_hvscan/u1_display_control/E[0]    | u1_display_hvscan/u1_display_control/sys_rst_n |                8 |             24 |
|  lcd_clk_OBUF      |                                              | u1_display_hvscan/u1_display_control/sys_rst_n |               10 |             27 |
+--------------------+----------------------------------------------+------------------------------------------------+------------------+----------------+


