//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	_Z14IndexVectorGPUIjEvPKT_S0_PS0_S3_

.visible .entry _Z14IndexVectorGPUIjEvPKT_S0_PS0_S3_(
	.param .u64 _Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_0,
	.param .u32 _Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_1,
	.param .u64 _Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_2,
	.param .u64 _Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_3
)
{
	.local .align 16 .b8 	__local_depot0[96];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<127>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd4, [_Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_0];
	ld.param.u32 	%r27, [_Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_1];
	ld.param.u64 	%rd5, [_Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_2];
	ld.param.u64 	%rd6, [_Z14IndexVectorGPUIjEvPKT_S0_PS0_S3__param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r29, %ntid.x;
	mov.u32 	%r30, %tid.x;
	mad.lo.s32 	%r115, %r28, %r29, %r30;
	setp.ge.u32	%p1, %r115, %r27;
	@%p1 bra 	BB0_15;

	cvta.to.global.u64 	%rd8, %rd4;

BB0_2:
	shl.b32 	%r33, %r115, 3;
	mul.wide.u32 	%rd9, %r33, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r34, [%rd10];
	add.s32 	%r35, %r33, 1;
	mul.wide.u32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd8, %rd11;
	ld.global.u32 	%r36, [%rd12];
	mov.u32 	%r116, 0;
	mul.lo.s32 	%r37, %r34, 3;
	add.s32 	%r38, %r37, -1;
	add.s32 	%r39, %r37, -2;
	mul.lo.s32 	%r40, %r36, 3;
	add.s32 	%r41, %r40, -2;
	st.local.v4.u32 	[%rd3], {%r39, %r38, %r37, %r41};
	add.s32 	%r42, %r33, 2;
	mul.wide.u32 	%rd15, %r42, 4;
	add.s64 	%rd16, %rd8, %rd15;
	ld.global.u32 	%r43, [%rd16];
	add.s32 	%r44, %r40, -1;
	mul.lo.s32 	%r45, %r43, 3;
	add.s32 	%r46, %r45, -1;
	add.s32 	%r47, %r45, -2;
	st.local.v4.u32 	[%rd3+16], {%r44, %r40, %r47, %r46};
	add.s32 	%r48, %r33, 3;
	mul.wide.u32 	%rd17, %r48, 4;
	add.s64 	%rd18, %rd8, %rd17;
	ld.global.u32 	%r49, [%rd18];
	mul.lo.s32 	%r50, %r49, 3;
	add.s32 	%r51, %r50, -1;
	add.s32 	%r52, %r50, -2;
	st.local.v4.u32 	[%rd3+32], {%r45, %r52, %r51, %r50};
	add.s32 	%r53, %r33, 4;
	mul.wide.u32 	%rd19, %r53, 4;
	add.s64 	%rd20, %rd8, %rd19;
	ld.global.u32 	%r54, [%rd20];
	add.s32 	%r55, %r33, 5;
	mul.wide.u32 	%rd21, %r55, 4;
	add.s64 	%rd22, %rd8, %rd21;
	ld.global.u32 	%r56, [%rd22];
	mul.lo.s32 	%r57, %r56, 3;
	add.s32 	%r58, %r57, -2;
	mul.lo.s32 	%r59, %r54, 3;
	add.s32 	%r60, %r59, -1;
	add.s32 	%r61, %r59, -2;
	st.local.v4.u32 	[%rd3+48], {%r61, %r60, %r59, %r58};
	add.s32 	%r62, %r33, 6;
	mul.wide.u32 	%rd23, %r62, 4;
	add.s64 	%rd24, %rd8, %rd23;
	ld.global.u32 	%r63, [%rd24];
	add.s32 	%r64, %r57, -1;
	mul.lo.s32 	%r65, %r63, 3;
	add.s32 	%r66, %r65, -1;
	add.s32 	%r67, %r65, -2;
	st.local.v4.u32 	[%rd3+64], {%r64, %r57, %r67, %r66};
	add.s32 	%r68, %r33, 7;
	mul.wide.u32 	%rd25, %r68, 4;
	add.s64 	%rd26, %rd8, %rd25;
	ld.global.u32 	%r69, [%rd26];
	mul.lo.s32 	%r70, %r69, 3;
	add.s32 	%r71, %r70, -1;
	add.s32 	%r72, %r70, -2;
	st.local.v4.u32 	[%rd3+80], {%r65, %r72, %r71, %r70};
	mov.u32 	%r117, %r116;

BB0_3:
	setp.gt.u32	%p2, %r117, 23;
	mov.u32 	%r126, %r117;
	@%p2 bra 	BB0_13;

	mad.lo.s32 	%r5, %r115, 300, %r116;
	mul.wide.u32 	%rd29, %r117, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.local.u32 	%r6, [%rd30];
	mov.u32 	%r74, 24;
	sub.s32 	%r75, %r74, %r117;
	and.b32  	%r76, %r75, 3;
	setp.eq.s32	%p3, %r76, 0;
	mov.u32 	%r126, 0;
	mov.u32 	%r122, %r117;
	@%p3 bra 	BB0_10;

	setp.eq.s32	%p4, %r76, 1;
	mov.u32 	%r120, %r6;
	mov.u32 	%r121, %r117;
	@%p4 bra 	BB0_9;

	setp.eq.s32	%p5, %r76, 2;
	mov.u32 	%r118, %r6;
	mov.u32 	%r119, %r117;
	@%p5 bra 	BB0_8;

	add.s32 	%r83, %r5, %r117;
	mul.wide.u32 	%rd31, %r83, 4;
	add.s64 	%rd32, %rd2, %rd31;
	add.s64 	%rd33, %rd1, %rd31;
	st.global.u32 	[%rd32], %r6;
	st.global.u32 	[%rd33], %r6;
	add.s32 	%r119, %r117, 1;
	ld.local.u32 	%r118, [%rd30+4];

BB0_8:
	add.s32 	%r84, %r5, %r119;
	mul.wide.u32 	%rd38, %r84, 4;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd40, %rd1, %rd38;
	max.u32 	%r85, %r6, %r118;
	st.global.u32 	[%rd39], %r85;
	min.u32 	%r86, %r118, %r6;
	st.global.u32 	[%rd40], %r86;
	add.s32 	%r121, %r119, 1;
	mul.wide.u32 	%rd41, %r121, 4;
	add.s64 	%rd42, %rd3, %rd41;
	ld.local.u32 	%r120, [%rd42];

BB0_9:
	add.s32 	%r87, %r5, %r121;
	mul.wide.u32 	%rd43, %r87, 4;
	add.s64 	%rd44, %rd2, %rd43;
	add.s64 	%rd45, %rd1, %rd43;
	max.u32 	%r88, %r6, %r120;
	st.global.u32 	[%rd44], %r88;
	min.u32 	%r89, %r120, %r6;
	st.global.u32 	[%rd45], %r89;
	add.s32 	%r122, %r121, 1;
	mov.u32 	%r126, %r122;

BB0_10:
	setp.lt.u32	%p6, %r75, 4;
	@%p6 bra 	BB0_13;

	add.s32 	%r124, %r5, %r122;
	mov.u32 	%r126, %r122;

BB0_12:
	mul.wide.u32 	%rd46, %r126, 4;
	add.s64 	%rd47, %rd3, %rd46;
	mul.wide.u32 	%rd48, %r124, 4;
	add.s64 	%rd49, %rd2, %rd48;
	add.s64 	%rd50, %rd1, %rd48;
	ld.local.u32 	%r93, [%rd47];
	max.u32 	%r94, %r6, %r93;
	min.u32 	%r95, %r93, %r6;
	st.global.u32 	[%rd49], %r94;
	st.global.u32 	[%rd50], %r95;
	add.s32 	%r96, %r126, 1;
	mul.wide.u32 	%rd51, %r96, 4;
	add.s64 	%rd52, %rd3, %rd51;
	add.s32 	%r97, %r124, 1;
	mul.wide.u32 	%rd53, %r97, 4;
	add.s64 	%rd54, %rd2, %rd53;
	add.s64 	%rd55, %rd1, %rd53;
	ld.local.u32 	%r98, [%rd52];
	max.u32 	%r99, %r6, %r98;
	min.u32 	%r100, %r98, %r6;
	st.global.u32 	[%rd54], %r99;
	st.global.u32 	[%rd55], %r100;
	add.s32 	%r101, %r126, 2;
	mul.wide.u32 	%rd56, %r101, 4;
	add.s64 	%rd57, %rd3, %rd56;
	add.s32 	%r102, %r124, 2;
	mul.wide.u32 	%rd58, %r102, 4;
	add.s64 	%rd59, %rd2, %rd58;
	add.s64 	%rd60, %rd1, %rd58;
	ld.local.u32 	%r103, [%rd57];
	max.u32 	%r104, %r6, %r103;
	min.u32 	%r105, %r103, %r6;
	st.global.u32 	[%rd59], %r104;
	st.global.u32 	[%rd60], %r105;
	add.s32 	%r106, %r126, 3;
	mul.wide.u32 	%rd61, %r106, 4;
	add.s64 	%rd62, %rd3, %rd61;
	add.s32 	%r107, %r124, 3;
	mul.wide.u32 	%rd63, %r107, 4;
	add.s64 	%rd64, %rd2, %rd63;
	add.s64 	%rd65, %rd1, %rd63;
	ld.local.u32 	%r108, [%rd62];
	max.u32 	%r109, %r6, %r108;
	min.u32 	%r110, %r108, %r6;
	st.global.u32 	[%rd64], %r109;
	st.global.u32 	[%rd65], %r110;
	add.s32 	%r124, %r124, 4;
	add.s32 	%r126, %r126, 4;
	setp.lt.u32	%p7, %r126, 24;
	@%p7 bra 	BB0_12;

BB0_13:
	not.b32 	%r111, %r117;
	add.s32 	%r112, %r116, %r111;
	add.s32 	%r116, %r112, %r126;
	add.s32 	%r117, %r117, 1;
	setp.lt.u32	%p8, %r117, 24;
	@%p8 bra 	BB0_3;

	mov.u32 	%r113, %nctaid.x;
	mad.lo.s32 	%r115, %r113, %r29, %r115;
	setp.lt.u32	%p9, %r115, %r27;
	@%p9 bra 	BB0_2;

BB0_15:
	ret;
}

	// .globl	_Z14IndexVectorGPUIyEvPKT_S0_PS0_S3_
.visible .entry _Z14IndexVectorGPUIyEvPKT_S0_PS0_S3_(
	.param .u64 _Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_0,
	.param .u64 _Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_1,
	.param .u64 _Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_2,
	.param .u64 _Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_3
)
{
	.local .align 16 .b8 	__local_depot1[192];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<149>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd34, [_Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_0];
	ld.param.u64 	%rd35, [_Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_1];
	ld.param.u64 	%rd36, [_Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_2];
	ld.param.u64 	%rd37, [_Z14IndexVectorGPUIyEvPKT_S0_PS0_S3__param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r5, %r1, %r6;
	cvt.u64.u32	%rd136, %r7;
	setp.ge.u64	%p1, %rd136, %rd35;
	@%p1 bra 	BB1_15;

	mov.u32 	%r8, %nctaid.x;
	mul.lo.s32 	%r2, %r8, %r1;
	cvta.to.global.u64 	%rd40, %rd34;

BB1_2:
	shl.b64 	%rd41, %rd136, 6;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.u64 	%rd43, [%rd42];
	mov.u32 	%r10, 0;
	mul.lo.s64 	%rd44, %rd43, 3;
	add.s64 	%rd45, %rd44, -1;
	add.s64 	%rd46, %rd44, -2;
	add.u64 	%rd48, %SPL, 0;
	st.local.v2.u64 	[%rd48], {%rd46, %rd45};
	ld.global.u64 	%rd49, [%rd42+8];
	mul.lo.s64 	%rd50, %rd49, 3;
	add.s64 	%rd51, %rd50, -2;
	st.local.v2.u64 	[%rd48+16], {%rd44, %rd51};
	add.s64 	%rd52, %rd50, -1;
	st.local.v2.u64 	[%rd48+32], {%rd52, %rd50};
	ld.global.u64 	%rd53, [%rd42+16];
	mul.lo.s64 	%rd54, %rd53, 3;
	add.s64 	%rd55, %rd54, -1;
	add.s64 	%rd56, %rd54, -2;
	st.local.v2.u64 	[%rd48+48], {%rd56, %rd55};
	ld.global.u64 	%rd57, [%rd42+24];
	mul.lo.s64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd58, -2;
	st.local.v2.u64 	[%rd48+64], {%rd54, %rd59};
	add.s64 	%rd60, %rd58, -1;
	st.local.v2.u64 	[%rd48+80], {%rd60, %rd58};
	ld.global.u64 	%rd61, [%rd42+32];
	mul.lo.s64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd62, -1;
	add.s64 	%rd64, %rd62, -2;
	st.local.v2.u64 	[%rd48+96], {%rd64, %rd63};
	ld.global.u64 	%rd65, [%rd42+40];
	mul.lo.s64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd66, -2;
	st.local.v2.u64 	[%rd48+112], {%rd62, %rd67};
	add.s64 	%rd68, %rd66, -1;
	st.local.v2.u64 	[%rd48+128], {%rd68, %rd66};
	ld.global.u64 	%rd69, [%rd42+48];
	mul.lo.s64 	%rd70, %rd69, 3;
	add.s64 	%rd71, %rd70, -1;
	add.s64 	%rd72, %rd70, -2;
	st.local.v2.u64 	[%rd48+144], {%rd72, %rd71};
	ld.global.u64 	%rd73, [%rd42+56];
	mul.lo.s64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd74, -2;
	st.local.v2.u64 	[%rd48+160], {%rd70, %rd75};
	add.s64 	%rd76, %rd74, -1;
	st.local.v2.u64 	[%rd48+176], {%rd76, %rd74};
	mov.u64 	%rd137, 0;
	mov.u64 	%rd138, %rd137;

BB1_3:
	setp.gt.u64	%p2, %rd138, 23;
	mov.u64 	%rd148, %rd138;
	@%p2 bra 	BB1_13;

	mul.lo.s64 	%rd78, %rd136, 300;
	add.s64 	%rd5, %rd137, %rd78;
	shl.b64 	%rd81, %rd138, 3;
	add.s64 	%rd6, %rd48, %rd81;
	ld.local.u64 	%rd7, [%rd6];
	mov.u64 	%rd82, 24;
	sub.s64 	%rd83, %rd82, %rd138;
	and.b64  	%rd8, %rd83, 3;
	setp.eq.s64	%p3, %rd8, 0;
	mov.u64 	%rd148, 0;
	mov.u64 	%rd143, %rd138;
	@%p3 bra 	BB1_10;

	setp.eq.s64	%p4, %rd8, 1;
	mov.u64 	%rd141, %rd7;
	mov.u64 	%rd142, %rd138;
	@%p4 bra 	BB1_9;

	setp.eq.s64	%p5, %rd8, 2;
	mov.u64 	%rd139, %rd7;
	mov.u64 	%rd140, %rd138;
	@%p5 bra 	BB1_8;

	add.s64 	%rd84, %rd5, %rd138;
	cvta.to.global.u64 	%rd85, %rd36;
	shl.b64 	%rd86, %rd84, 3;
	add.s64 	%rd87, %rd85, %rd86;
	cvta.to.global.u64 	%rd88, %rd37;
	add.s64 	%rd89, %rd88, %rd86;
	st.global.u64 	[%rd87], %rd7;
	st.global.u64 	[%rd89], %rd7;
	add.s64 	%rd140, %rd138, 1;
	ld.local.u64 	%rd139, [%rd6+8];

BB1_8:
	cvta.to.global.u64 	%rd90, %rd36;
	add.s64 	%rd91, %rd5, %rd140;
	shl.b64 	%rd92, %rd91, 3;
	add.s64 	%rd93, %rd90, %rd92;
	cvta.to.global.u64 	%rd94, %rd37;
	add.s64 	%rd95, %rd94, %rd92;
	max.u64 	%rd96, %rd7, %rd139;
	st.global.u64 	[%rd93], %rd96;
	min.u64 	%rd97, %rd139, %rd7;
	st.global.u64 	[%rd95], %rd97;
	add.s64 	%rd142, %rd140, 1;
	shl.b64 	%rd100, %rd140, 3;
	add.s64 	%rd101, %rd100, %rd48;
	ld.local.u64 	%rd141, [%rd101+8];

BB1_9:
	cvta.to.global.u64 	%rd102, %rd36;
	add.s64 	%rd103, %rd5, %rd142;
	shl.b64 	%rd104, %rd103, 3;
	add.s64 	%rd105, %rd102, %rd104;
	cvta.to.global.u64 	%rd106, %rd37;
	add.s64 	%rd107, %rd106, %rd104;
	max.u64 	%rd108, %rd7, %rd141;
	st.global.u64 	[%rd105], %rd108;
	min.u64 	%rd109, %rd141, %rd7;
	st.global.u64 	[%rd107], %rd109;
	add.s64 	%rd143, %rd142, 1;
	mov.u64 	%rd148, %rd143;

BB1_10:
	setp.lt.u64	%p6, %rd83, 4;
	@%p6 bra 	BB1_13;

	cvta.to.global.u64 	%rd112, %rd36;
	cvta.to.global.u64 	%rd113, %rd37;
	shl.b64 	%rd116, %rd143, 3;
	add.s64 	%rd146, %rd48, %rd116;
	mul.lo.s64 	%rd117, %rd136, 2400;
	add.s64 	%rd145, %rd117, %rd116;
	shl.b64 	%rd118, %rd137, 3;
	add.s64 	%rd22, %rd113, %rd118;
	add.s64 	%rd23, %rd112, %rd118;
	mov.u64 	%rd148, %rd143;

BB1_12:
	ld.local.u64 	%rd119, [%rd146];
	max.u64 	%rd120, %rd7, %rd119;
	min.u64 	%rd121, %rd119, %rd7;
	add.s64 	%rd122, %rd23, %rd145;
	st.global.u64 	[%rd122], %rd120;
	add.s64 	%rd123, %rd22, %rd145;
	st.global.u64 	[%rd123], %rd121;
	ld.local.u64 	%rd124, [%rd146+8];
	max.u64 	%rd125, %rd7, %rd124;
	min.u64 	%rd126, %rd124, %rd7;
	st.global.u64 	[%rd122+8], %rd125;
	st.global.u64 	[%rd123+8], %rd126;
	ld.local.u64 	%rd127, [%rd146+16];
	max.u64 	%rd128, %rd7, %rd127;
	min.u64 	%rd129, %rd127, %rd7;
	st.global.u64 	[%rd122+16], %rd128;
	st.global.u64 	[%rd123+16], %rd129;
	ld.local.u64 	%rd130, [%rd146+24];
	max.u64 	%rd131, %rd7, %rd130;
	min.u64 	%rd132, %rd130, %rd7;
	st.global.u64 	[%rd122+24], %rd131;
	st.global.u64 	[%rd123+24], %rd132;
	add.s64 	%rd146, %rd146, 32;
	add.s64 	%rd145, %rd145, 32;
	add.s64 	%rd148, %rd148, 4;
	setp.lt.u64	%p7, %rd148, 24;
	@%p7 bra 	BB1_12;

BB1_13:
	not.b64 	%rd133, %rd138;
	add.s64 	%rd134, %rd137, %rd133;
	add.s64 	%rd137, %rd134, %rd148;
	add.s64 	%rd138, %rd138, 1;
	add.s32 	%r10, %r10, 1;
	setp.lt.u32	%p8, %r10, 24;
	@%p8 bra 	BB1_3;

	cvt.u64.u32	%rd135, %r2;
	add.s64 	%rd136, %rd136, %rd135;
	setp.lt.u64	%p9, %rd136, %rd35;
	@%p9 bra 	BB1_2;

BB1_15:
	ret;
}


