{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "lab9_soc.qsys lab9_soc.BAK.qsys " "Backing up file \"lab9_soc.qsys\" to \"lab9_soc.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1606183389649 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "lab9_soc/synthesis/lab9_soc.v lab9_soc.BAK.v " "Backing up file \"lab9_soc/synthesis/lab9_soc.v\" to \"lab9_soc.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1606183389649 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys lab9_soc.qsys " "Started upgrading IP component Qsys with file \"lab9_soc.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1606183389649 ""}
{ "Info" "" "" "2020.11.24.10:03:19 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.11.24.10:03:19 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1606183399193 ""}
{ "Info" "" "" "2020.11.24.10:03:19 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.11.24.10:03:19 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1606183399209 ""}
{ "Info" "lab9_soc_generation.rpt" "" "2020.11.24.10:03:27 Info: Saving generation log to D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc" {  } {  } 0 0 "2020.11.24.10:03:27 Info: Saving generation log to D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc" 0 0 "Shell" 0 -1 1606183407497 ""}
{ "Info" "" "" "2020.11.24.10:03:27 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.11.24.10:03:27 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1606183407497 ""}
{ "Info" "" "" "2020.11.24.10:03:27 Info: qsys-generate D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2020.11.24.10:03:27 Info: qsys-generate D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1606183407512 ""}
{ "Info" "lab9_soc.qsys" "" "2020.11.24.10:03:27 Info: Loading lab9_week2_11.24" {  } {  } 0 0 "2020.11.24.10:03:27 Info: Loading lab9_week2_11.24" 0 0 "Shell" 0 -1 1606183407544 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Reading input file" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Reading input file" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding AES \[AES_Decryption_Core 1.0\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding AES \[AES_Decryption_Core 1.0\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module AES" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module AES" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module sdram" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding sdram_pll \[altpll 18.1\]" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1606183408283 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing module timer_0" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Building connections" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Building connections" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Parameterizing connections" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:28 Info: Validating" {  } {  } 0 0 "2020.11.24.10:03:28 Info: Validating" 0 0 "Shell" 0 -1 1606183408299 ""}
{ "Info" "" "" "2020.11.24.10:03:29 Info: Done reading input file" {  } {  } 0 0 "2020.11.24.10:03:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1606183409113 ""}
{ "Warning" "" "" "2020.11.24.10:03:30 Warning: lab9_soc.AES_Decryption_Core: The SIM_VERILOG fileset must specify the top-level module name." {  } {  } 0 0 "2020.11.24.10:03:30 Warning: lab9_soc.AES_Decryption_Core: The SIM_VERILOG fileset must specify the top-level module name." 0 0 "Shell" 0 -1 1606183410624 ""}
{ "Info" "" "" "2020.11.24.10:03:30 Info: lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.11.24.10:03:30 Info: lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1606183410624 ""}
{ "Info" "" "" "2020.11.24.10:03:30 Info: lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.11.24.10:03:30 Info: lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1606183410624 ""}
{ "Info" "" "" "2020.11.24.10:03:30 Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.11.24.10:03:30 Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1606183410624 ""}
{ "Info" "" "" "2020.11.24.10:03:30 Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.11.24.10:03:30 Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1606183410624 ""}
{ "Info" "" "" "2020.11.24.10:03:30 Info: lab9_soc: Generating lab9_soc \"lab9_soc\" for SIM_VERILOG" {  } {  } 0 0 "2020.11.24.10:03:30 Info: lab9_soc: Generating lab9_soc \"lab9_soc\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1606183410955 ""}
{ "Info" "" "" "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 0 "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" 0 0 "Shell" 0 -1 1606183414506 ""}
{ "Info" "" "" "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" {  } {  } 0 0 "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" 0 0 "Shell" 0 -1 1606183414573 ""}
{ "Info" "" "" "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 0 "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" 0 0 "Shell" 0 -1 1606183414576 ""}
{ "Info" "" "" "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2020.11.24.10:03:34 Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1606183414580 ""}
{ "Info" "" "" "2020.11.24.10:03:38 Info: AES: \"lab9_soc\" instantiated AES_Decryption_Core \"AES\"" {  } {  } 0 0 "2020.11.24.10:03:38 Info: AES: \"lab9_soc\" instantiated AES_Decryption_Core \"AES\"" 0 0 "Shell" 0 -1 1606183418928 ""}
{ "Info" "" "" "2020.11.24.10:03:39 Info: jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 0 "2020.11.24.10:03:39 Info: jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1606183419034 ""}
{ "Info" "  ]" "" "2020.11.24.10:03:39 Info: jtag_uart_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0003_jtag_uart_0_gen//lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0003_jtag_uart_0_gen" {  } {  } 0 0 "2020.11.24.10:03:39 Info: jtag_uart_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0003_jtag_uart_0_gen//lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0003_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1606183419034 ""}
{ "Info" "" "" "2020.11.24.10:03:40 Info: jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 0 "2020.11.24.10:03:40 Info: jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1606183420069 ""}
{ "Info" "" "" "2020.11.24.10:03:40 Info: jtag_uart_0: \"lab9_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2020.11.24.10:03:40 Info: jtag_uart_0: \"lab9_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1606183420085 ""}
{ "Info" "" "" "2020.11.24.10:03:41 Info: nios2_gen2_0: \"lab9_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2020.11.24.10:03:41 Info: nios2_gen2_0: \"lab9_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1606183421384 ""}
{ "Info" "" "" "2020.11.24.10:03:41 Info: onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0'" {  } {  } 0 0 "2020.11.24.10:03:41 Info: onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1606183421392 ""}
{ "Info" "  ]" "" "2020.11.24.10:03:41 Info: onchip_memory2_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0004_onchip_memory2_0_gen//lab9_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2020.11.24.10:03:41 Info: onchip_memory2_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0004_onchip_memory2_0_gen//lab9_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1606183421393 ""}
{ "Info" "" "" "2020.11.24.10:03:41 Info: onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0'" {  } {  } 0 0 "2020.11.24.10:03:41 Info: onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1606183421718 ""}
{ "Info" "" "" "2020.11.24.10:03:41 Info: onchip_memory2_0: \"lab9_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2020.11.24.10:03:41 Info: onchip_memory2_0: \"lab9_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1606183421733 ""}
{ "Info" "" "" "2020.11.24.10:03:41 Info: sdram: Starting RTL generation for module 'lab9_soc_sdram'" {  } {  } 0 0 "2020.11.24.10:03:41 Info: sdram: Starting RTL generation for module 'lab9_soc_sdram'" 0 0 "Shell" 0 -1 1606183421741 ""}
{ "Info" "  ]" "" "2020.11.24.10:03:41 Info: sdram:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0005_sdram_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0005_sdram_gen//lab9_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0005_sdram_gen" {  } {  } 0 0 "2020.11.24.10:03:41 Info: sdram:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0005_sdram_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0005_sdram_gen//lab9_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0005_sdram_gen" 0 0 "Shell" 0 -1 1606183421741 ""}
{ "Info" "" "" "2020.11.24.10:03:42 Info: sdram: Done RTL generation for module 'lab9_soc_sdram'" {  } {  } 0 0 "2020.11.24.10:03:42 Info: sdram: Done RTL generation for module 'lab9_soc_sdram'" 0 0 "Shell" 0 -1 1606183422148 ""}
{ "Info" "" "" "2020.11.24.10:03:42 Info: sdram: \"lab9_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2020.11.24.10:03:42 Info: sdram: \"lab9_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1606183422159 ""}
{ "Info" "" "" "2020.11.24.10:03:44 Info: sdram_pll: Generating Verilog simulation model" {  } {  } 0 0 "2020.11.24.10:03:44 Info: sdram_pll: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1606183424953 ""}
{ "Warning" "" "" "2020.11.24.10:03:55 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2020.11.24.10:03:55 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1606183435036 ""}
{ "Info" "" "" "2020.11.24.10:03:55 Info: sdram_pll: Generated simulation model lab9_soc_sdram_pll.vo" {  } {  } 0 0 "2020.11.24.10:03:55 Info: sdram_pll: Generated simulation model lab9_soc_sdram_pll.vo" 0 0 "Shell" 0 -1 1606183435068 ""}
{ "Info" "" "" "2020.11.24.10:03:55 Info: sdram_pll: \"lab9_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2020.11.24.10:03:55 Info: sdram_pll: \"lab9_soc\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1606183435083 ""}
{ "Info" "" "" "2020.11.24.10:03:55 Info: sysid_qsys_0: \"lab9_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2020.11.24.10:03:55 Info: sysid_qsys_0: \"lab9_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1606183435106 ""}
{ "Info" "" "" "2020.11.24.10:03:55 Info: timer_0: Starting RTL generation for module 'lab9_soc_timer_0'" {  } {  } 0 0 "2020.11.24.10:03:55 Info: timer_0: Starting RTL generation for module 'lab9_soc_timer_0'" 0 0 "Shell" 0 -1 1606183435113 ""}
{ "Info" "  ]" "" "2020.11.24.10:03:55 Info: timer_0:   Generation command is \[exec D:/ece385/quartus/bin64//perl/bin/perl.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab9_soc_timer_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0011_timer_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0011_timer_0_gen//lab9_soc_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0011_timer_0_gen" {  } {  } 0 0 "2020.11.24.10:03:55 Info: timer_0:   Generation command is \[exec D:/ece385/quartus/bin64//perl/bin/perl.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab9_soc_timer_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0011_timer_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0011_timer_0_gen//lab9_soc_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0011_timer_0_gen" 0 0 "Shell" 0 -1 1606183435113 ""}
{ "Info" "" "" "2020.11.24.10:03:55 Info: timer_0: Done RTL generation for module 'lab9_soc_timer_0'" {  } {  } 0 0 "2020.11.24.10:03:55 Info: timer_0: Done RTL generation for module 'lab9_soc_timer_0'" 0 0 "Shell" 0 -1 1606183435393 ""}
{ "Info" "" "" "2020.11.24.10:03:55 Info: timer_0: \"lab9_soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2020.11.24.10:03:55 Info: timer_0: \"lab9_soc\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1606183435405 ""}
{ "Info" "" "" "2020.11.24.10:04:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183443620 ""}
{ "Info" "" "" "2020.11.24.10:04:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183444281 ""}
{ "Info" "" "" "2020.11.24.10:04:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183444953 ""}
{ "Info" "" "" "2020.11.24.10:04:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183445608 ""}
{ "Info" "" "" "2020.11.24.10:04:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183446264 ""}
{ "Info" "" "" "2020.11.24.10:04:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183446911 ""}
{ "Info" "" "" "2020.11.24.10:04:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183447582 ""}
{ "Info" "" "" "2020.11.24.10:04:08 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:08 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183448225 ""}
{ "Info" "" "" "2020.11.24.10:04:14 Info: mm_interconnect_0: \"lab9_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.11.24.10:04:14 Info: mm_interconnect_0: \"lab9_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1606183454150 ""}
{ "Info" "" "" "2020.11.24.10:04:14 Info: irq_mapper: \"lab9_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.11.24.10:04:14 Info: irq_mapper: \"lab9_soc\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1606183454196 ""}
{ "Info" "" "" "2020.11.24.10:04:14 Info: rst_controller: \"lab9_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.11.24.10:04:14 Info: rst_controller: \"lab9_soc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1606183454243 ""}
{ "Info" "" "" "2020.11.24.10:04:14 Info: cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2020.11.24.10:04:14 Info: cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1606183454368 ""}
{ "Info" "  ]" "" "2020.11.24.10:04:14 Info: cpu:   Generation command is \[exec D:/ece385/quartus/bin64//eperlcmd.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen/ --quartus_bindir=D:/ece385/quartus/bin64/ --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen//lab9_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen" {  } {  } 0 0 "2020.11.24.10:04:14 Info: cpu:   Generation command is \[exec D:/ece385/quartus/bin64//eperlcmd.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen/ --quartus_bindir=D:/ece385/quartus/bin64/ --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen//lab9_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen" 0 0 "Shell" 0 -1 1606183454368 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:15 (*) Starting Nios II generation" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:15 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:15 (*)   Checking for plaintext license." {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:15 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Couldn't query license setup in Quartus directory D:/ece385/quartus/bin64" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Couldn't query license setup in Quartus directory D:/ece385/quartus/bin64" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Plaintext license not found." {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "e." "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Creating all objects for CPU" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:16 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "lab9_soc_nios2_gen2_0_cpu_nios2_waves.do'" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:17 (*)   Creating 'C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen/" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:17 (*)   Creating 'C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0014_cpu_gen/" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:17 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:17 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:17 (*)   Creating plain-text RTL" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:17 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:18 (*) Done Nios II generation" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: # 2020.11.24 10:04:18 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1606183458487 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1606183458518 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1606183458627 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: AES_AES_Slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AES_AES_Slave_translator\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: AES_AES_Slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AES_AES_Slave_translator\"" 0 0 "Shell" 0 -1 1606183458643 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1606183458659 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: AES_AES_Slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AES_AES_Slave_agent\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: AES_AES_Slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AES_AES_Slave_agent\"" 0 0 "Shell" 0 -1 1606183458690 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: AES_AES_Slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"AES_AES_Slave_agent_rsp_fifo\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: AES_AES_Slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"AES_AES_Slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1606183458706 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606183458737 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1606183458752 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1606183458784 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1606183458799 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606183458831 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1606183458831 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606183458863 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1606183458879 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.24.10:04:18 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation/submodules" {  } {  } 0 0 "2020.11.24.10:04:18 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation/submodules" 0 0 "Shell" 0 -1 1606183458879 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606183458894 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1606183458910 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606183458941 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.24.10:04:18 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation/submodules" {  } {  } 0 0 "2020.11.24.10:04:18 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation/submodules" 0 0 "Shell" 0 -1 1606183458941 ""}
{ "Info" "" "" "2020.11.24.10:04:18 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2020.11.24.10:04:18 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1606183458957 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.24.10:04:18 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation/submodules" {  } {  } 0 0 "2020.11.24.10:04:18 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation/submodules" 0 0 "Shell" 0 -1 1606183458957 ""}
{ "Info" "" "" "2020.11.24.10:04:19 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2020.11.24.10:04:19 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1606183459051 ""}
{ "Info" "" "" "2020.11.24.10:04:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.11.24.10:04:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1606183460337 ""}
{ "Info" "" "" "2020.11.24.10:04:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.11.24.10:04:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1606183460353 ""}
{ "Info" "" "" "2020.11.24.10:04:20 Info: lab9_soc: Done \"lab9_soc\" with 33 modules, 57 files" {  } {  } 0 0 "2020.11.24.10:04:20 Info: lab9_soc: Done \"lab9_soc\" with 33 modules, 57 files" 0 0 "Shell" 0 -1 1606183460368 ""}
{ "Info" "" "" "2020.11.24.10:04:20 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.11.24.10:04:20 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1606183460384 ""}
{ "Info" "" "" "2020.11.24.10:04:20 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.11.24.10:04:20 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1606183460384 ""}
{ "Info" "" "" "2020.11.24.10:04:20 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.11.24.10:04:20 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1606183460384 ""}
{ "Info" " --use-relative-paths=true" "" "2020.11.24.10:04:20 Info: sim-script-gen --spd=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\lab9_soc.spd --output-directory=D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:20 Info: sim-script-gen --spd=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\lab9_soc.spd --output-directory=D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183460384 ""}
{ "Info" " --use-relative-paths=true" "" "2020.11.24.10:04:20 Info: Doing: ip-make-simscript --spd=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\lab9_soc.spd --output-directory=D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:20 Info: Doing: ip-make-simscript --spd=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\lab9_soc.spd --output-directory=D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183460384 ""}
{ "Info" " directory:" "" "2020.11.24.10:04:21 Info: Generating the following file(s) for MODELSIM simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Generating the following file(s) for MODELSIM simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" "msim_setup.tcl" "" "2020.11.24.10:04:21 Info:     mentor" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     mentor" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" " directory:" "" "2020.11.24.10:04:21 Info: Generating the following file(s) for VCS simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Generating the following file(s) for VCS simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" "vcs_setup.sh" "" "2020.11.24.10:04:21 Info:     synopsys/vcs" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" " directory:" "" "2020.11.24.10:04:21 Info: Generating the following file(s) for VCSMX simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Generating the following file(s) for VCSMX simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" "synopsys_sim.setup" "" "2020.11.24.10:04:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.11.24.10:04:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1606183461515 ""}
{ "Info" " directory:" "" "2020.11.24.10:04:21 Info: Generating the following file(s) for NCSIM simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Generating the following file(s) for NCSIM simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183461530 ""}
{ "Info" "cds.lib" "" "2020.11.24.10:04:21 Info:     cadence" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     cadence" 0 0 "Shell" 0 -1 1606183461530 ""}
{ "Info" "hdl.var" "" "2020.11.24.10:04:21 Info:     cadence" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     cadence" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "ncsim_setup.sh" "" "2020.11.24.10:04:21 Info:     cadence" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     cadence" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" " directory" "" "2020.11.24.10:04:21 Info:     32 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     32 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" " directory:" "" "2020.11.24.10:04:21 Info: Generating the following file(s) for RIVIERA simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Generating the following file(s) for RIVIERA simulator in D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.11.24.10:04:21 Info:     aldec" {  } {  } 0 0 "2020.11.24.10:04:21 Info:     aldec" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "." "" "2020.11.24.10:04:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" {  } {  } 0 0 "2020.11.24.10:04:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/simulation" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "" "" "2020.11.24.10:04:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.11.24.10:04:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "" "" "2020.11.24.10:04:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.11.24.10:04:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "" "" "2020.11.24.10:04:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "" "" "2020.11.24.10:04:21 Info: qsys-generate D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc.qsys --block-symbol-file --output-directory=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2020.11.24.10:04:21 Info: qsys-generate D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc.qsys --block-symbol-file --output-directory=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "lab9_soc.qsys" "" "2020.11.24.10:04:21 Info: Loading lab9_week2_11.24" {  } {  } 0 0 "2020.11.24.10:04:21 Info: Loading lab9_week2_11.24" 0 0 "Shell" 0 -1 1606183461577 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Reading input file" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Reading input file" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding AES \[AES_Decryption_Core 1.0\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding AES \[AES_Decryption_Core 1.0\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module AES" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module AES" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module sdram" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding sdram_pll \[altpll 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing module timer_0" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Building connections" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Building connections" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Parameterizing connections" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Validating" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Validating" 0 0 "Shell" 0 -1 1606183462203 ""}
{ "Info" "" "" "2020.11.24.10:04:22 Info: Done reading input file" {  } {  } 0 0 "2020.11.24.10:04:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1606183462929 ""}
{ "Warning" "" "" "2020.11.24.10:04:24 Warning: lab9_soc.AES_Decryption_Core: The SIM_VERILOG fileset must specify the top-level module name." {  } {  } 0 0 "2020.11.24.10:04:24 Warning: lab9_soc.AES_Decryption_Core: The SIM_VERILOG fileset must specify the top-level module name." 0 0 "Shell" 0 -1 1606183464350 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.11.24.10:04:24 Info: lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1606183464350 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.11.24.10:04:24 Info: lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1606183464350 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.11.24.10:04:24 Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1606183464350 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.11.24.10:04:24 Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1606183464350 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.11.24.10:04:24 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1606183464872 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.11.24.10:04:24 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1606183464872 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info:" {  } {  } 0 0 "2020.11.24.10:04:24 Info:" 0 0 "Shell" 0 -1 1606183464872 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.11.24.10:04:24 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1606183464872 ""}
{ "Info" "" "" "2020.11.24.10:04:24 Info: qsys-generate D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc.qsys --synthesis=VERILOG --output-directory=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2020.11.24.10:04:24 Info: qsys-generate D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc.qsys --synthesis=VERILOG --output-directory=D:\\ece385\\common\\ECE-385\\lab9_week2_11.24\\lab9_soc\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1606183464872 ""}
{ "Info" "lab9_soc.qsys" "" "2020.11.24.10:04:24 Info: Loading lab9_week2_11.24" {  } {  } 0 0 "2020.11.24.10:04:24 Info: Loading lab9_week2_11.24" 0 0 "Shell" 0 -1 1606183464872 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Reading input file" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Reading input file" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding AES \[AES_Decryption_Core 1.0\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding AES \[AES_Decryption_Core 1.0\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module AES" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module AES" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module sdram" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding sdram_pll \[altpll 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing module timer_0" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Building connections" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Building connections" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Parameterizing connections" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:25 Info: Validating" {  } {  } 0 0 "2020.11.24.10:04:25 Info: Validating" 0 0 "Shell" 0 -1 1606183465497 ""}
{ "Info" "" "" "2020.11.24.10:04:26 Info: Done reading input file" {  } {  } 0 0 "2020.11.24.10:04:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1606183466216 ""}
{ "Warning" "" "" "2020.11.24.10:04:27 Warning: lab9_soc.AES_Decryption_Core: The SIM_VERILOG fileset must specify the top-level module name." {  } {  } 0 0 "2020.11.24.10:04:27 Warning: lab9_soc.AES_Decryption_Core: The SIM_VERILOG fileset must specify the top-level module name." 0 0 "Shell" 0 -1 1606183467623 ""}
{ "Info" "" "" "2020.11.24.10:04:27 Info: lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.11.24.10:04:27 Info: lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1606183467623 ""}
{ "Info" "" "" "2020.11.24.10:04:27 Info: lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.11.24.10:04:27 Info: lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1606183467623 ""}
{ "Info" "" "" "2020.11.24.10:04:27 Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.11.24.10:04:27 Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1606183467623 ""}
{ "Info" "" "" "2020.11.24.10:04:27 Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.11.24.10:04:27 Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1606183467623 ""}
{ "Info" "" "" "2020.11.24.10:04:27 Info: lab9_soc: Generating lab9_soc \"lab9_soc\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.11.24.10:04:27 Info: lab9_soc: Generating lab9_soc \"lab9_soc\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1606183467920 ""}
{ "Info" "" "" "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 0 "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" 0 0 "Shell" 0 -1 1606183470168 ""}
{ "Info" "" "" "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" {  } {  } 0 0 "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" 0 0 "Shell" 0 -1 1606183470168 ""}
{ "Info" "" "" "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 0 "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" 0 0 "Shell" 0 -1 1606183470168 ""}
{ "Info" "" "" "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2020.11.24.10:04:30 Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1606183470168 ""}
{ "Info" "" "" "2020.11.24.10:04:34 Info: AES: \"lab9_soc\" instantiated AES_Decryption_Core \"AES\"" {  } {  } 0 0 "2020.11.24.10:04:34 Info: AES: \"lab9_soc\" instantiated AES_Decryption_Core \"AES\"" 0 0 "Shell" 0 -1 1606183474108 ""}
{ "Info" "" "" "2020.11.24.10:04:34 Info: jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 0 "2020.11.24.10:04:34 Info: jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1606183474129 ""}
{ "Info" "lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.24.10:04:34 Info: jtag_uart_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0036_jtag_uart_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0036_jtag_uart_0_gen/" {  } {  } 0 0 "2020.11.24.10:04:34 Info: jtag_uart_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0036_jtag_uart_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0036_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1606183474129 ""}
{ "Info" "" "" "2020.11.24.10:04:34 Info: jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 0 "2020.11.24.10:04:34 Info: jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1606183474421 ""}
{ "Info" "" "" "2020.11.24.10:04:34 Info: jtag_uart_0: \"lab9_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2020.11.24.10:04:34 Info: jtag_uart_0: \"lab9_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1606183474437 ""}
{ "Info" "" "" "2020.11.24.10:04:35 Info: nios2_gen2_0: \"lab9_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2020.11.24.10:04:35 Info: nios2_gen2_0: \"lab9_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1606183475748 ""}
{ "Info" "" "" "2020.11.24.10:04:35 Info: onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0'" {  } {  } 0 0 "2020.11.24.10:04:35 Info: onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1606183475761 ""}
{ "Info" "lab9_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.24.10:04:35 Info: onchip_memory2_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0037_onchip_memory2_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0037_onchip_memory2_0_gen/" {  } {  } 0 0 "2020.11.24.10:04:35 Info: onchip_memory2_0:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0037_onchip_memory2_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0037_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1606183475762 ""}
{ "Info" "" "" "2020.11.24.10:04:35 Info: onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0'" {  } {  } 0 0 "2020.11.24.10:04:35 Info: onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1606183475995 ""}
{ "Info" "" "" "2020.11.24.10:04:36 Info: onchip_memory2_0: \"lab9_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2020.11.24.10:04:36 Info: onchip_memory2_0: \"lab9_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1606183476010 ""}
{ "Info" "" "" "2020.11.24.10:04:36 Info: sdram: Starting RTL generation for module 'lab9_soc_sdram'" {  } {  } 0 0 "2020.11.24.10:04:36 Info: sdram: Starting RTL generation for module 'lab9_soc_sdram'" 0 0 "Shell" 0 -1 1606183476018 ""}
{ "Info" "lab9_soc_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.24.10:04:36 Info: sdram:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0038_sdram_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0038_sdram_gen/" {  } {  } 0 0 "2020.11.24.10:04:36 Info: sdram:   Generation command is \[exec D:/ece385/quartus/bin64/perl/bin/perl.exe -I D:/ece385/quartus/bin64/perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0038_sdram_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0038_sdram_gen/" 0 0 "Shell" 0 -1 1606183476018 ""}
{ "Info" "" "" "2020.11.24.10:04:36 Info: sdram: Done RTL generation for module 'lab9_soc_sdram'" {  } {  } 0 0 "2020.11.24.10:04:36 Info: sdram: Done RTL generation for module 'lab9_soc_sdram'" 0 0 "Shell" 0 -1 1606183476399 ""}
{ "Info" "" "" "2020.11.24.10:04:36 Info: sdram: \"lab9_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2020.11.24.10:04:36 Info: sdram: \"lab9_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1606183476410 ""}
{ "Info" "" "" "2020.11.24.10:04:37 Info: sdram_pll: \"lab9_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2020.11.24.10:04:37 Info: sdram_pll: \"lab9_soc\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1606183477338 ""}
{ "Info" "" "" "2020.11.24.10:04:37 Info: sysid_qsys_0: \"lab9_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2020.11.24.10:04:37 Info: sysid_qsys_0: \"lab9_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1606183477354 ""}
{ "Info" "" "" "2020.11.24.10:04:37 Info: timer_0: Starting RTL generation for module 'lab9_soc_timer_0'" {  } {  } 0 0 "2020.11.24.10:04:37 Info: timer_0: Starting RTL generation for module 'lab9_soc_timer_0'" 0 0 "Shell" 0 -1 1606183477362 ""}
{ "Info" "lab9_soc_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.11.24.10:04:37 Info: timer_0:   Generation command is \[exec D:/ece385/quartus/bin64//perl/bin/perl.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab9_soc_timer_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0042_timer_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0042_timer_0_gen/" {  } {  } 0 0 "2020.11.24.10:04:37 Info: timer_0:   Generation command is \[exec D:/ece385/quartus/bin64//perl/bin/perl.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/common -I D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/ece385/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab9_soc_timer_0 --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0042_timer_0_gen/ --quartus_dir=D:/ece385/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0042_timer_0_gen/" 0 0 "Shell" 0 -1 1606183477362 ""}
{ "Info" "" "" "2020.11.24.10:04:37 Info: timer_0: Done RTL generation for module 'lab9_soc_timer_0'" {  } {  } 0 0 "2020.11.24.10:04:37 Info: timer_0: Done RTL generation for module 'lab9_soc_timer_0'" 0 0 "Shell" 0 -1 1606183477614 ""}
{ "Info" "" "" "2020.11.24.10:04:37 Info: timer_0: \"lab9_soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2020.11.24.10:04:37 Info: timer_0: \"lab9_soc\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1606183477624 ""}
{ "Info" "" "" "2020.11.24.10:04:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183485697 ""}
{ "Info" "" "" "2020.11.24.10:04:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183486347 ""}
{ "Info" "" "" "2020.11.24.10:04:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:47 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183487000 ""}
{ "Info" "" "" "2020.11.24.10:04:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:47 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183487650 ""}
{ "Info" "" "" "2020.11.24.10:04:48 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:48 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183488300 ""}
{ "Info" "" "" "2020.11.24.10:04:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:48 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183488953 ""}
{ "Info" "" "" "2020.11.24.10:04:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183489619 ""}
{ "Info" "" "" "2020.11.24.10:04:50 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.11.24.10:04:50 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1606183490267 ""}
{ "Info" "" "" "2020.11.24.10:04:56 Info: mm_interconnect_0: \"lab9_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.11.24.10:04:56 Info: mm_interconnect_0: \"lab9_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1606183496225 ""}
{ "Info" "" "" "2020.11.24.10:04:56 Info: irq_mapper: \"lab9_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.11.24.10:04:56 Info: irq_mapper: \"lab9_soc\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1606183496237 ""}
{ "Info" "" "" "2020.11.24.10:04:56 Info: rst_controller: \"lab9_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.11.24.10:04:56 Info: rst_controller: \"lab9_soc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1606183496251 ""}
{ "Info" "" "" "2020.11.24.10:04:56 Info: cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2020.11.24.10:04:56 Info: cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1606183496268 ""}
{ "Info" "lab9_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2020.11.24.10:04:56 Info: cpu:   Generation command is \[exec D:/ece385/quartus/bin64//eperlcmd.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0045_cpu_gen/ --quartus_bindir=D:/ece385/quartus/bin64/ --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0045_cpu_gen/" {  } {  } 0 0 "2020.11.24.10:04:56 Info: cpu:   Generation command is \[exec D:/ece385/quartus/bin64//eperlcmd.exe -I D:/ece385/quartus/bin64//perl/lib -I D:/ece385/quartus/sopc_builder/bin/europa -I D:/ece385/quartus/sopc_builder/bin/perl_lib -I D:/ece385/quartus/sopc_builder/bin -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/ece385/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0045_cpu_gen/ --quartus_bindir=D:/ece385/quartus/bin64/ --verilog --config=C:/Users/HP/AppData/Local/Temp/alt8590_8052248364048427452.dir/0045_cpu_gen/" 0 0 "Shell" 0 -1 1606183496268 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:56 (*) Starting Nios II generation" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:56 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:56 (*)   Checking for plaintext license." {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:56 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Couldn't query license setup in Quartus directory D:/ece385/quartus/bin64" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Couldn't query license setup in Quartus directory D:/ece385/quartus/bin64" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Plaintext license not found." {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "e." "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Creating all objects for CPU" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:57 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:58 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:58 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:58 (*)   Creating plain-text RTL" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:58 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:58 (*) Done Nios II generation" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: # 2020.11.24 10:04:58 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1606183498766 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1606183498797 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1606183498812 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: AES_AES_Slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AES_AES_Slave_translator\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: AES_AES_Slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"AES_AES_Slave_translator\"" 0 0 "Shell" 0 -1 1606183498812 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1606183498828 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: AES_AES_Slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AES_AES_Slave_agent\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: AES_AES_Slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"AES_AES_Slave_agent\"" 0 0 "Shell" 0 -1 1606183498844 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: AES_AES_Slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"AES_AES_Slave_agent_rsp_fifo\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: AES_AES_Slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"AES_AES_Slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1606183498844 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1606183498875 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1606183498891 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1606183498922 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1606183498937 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1606183498953 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1606183498953 ""}
{ "Info" "" "" "2020.11.24.10:04:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.11.24.10:04:58 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1606183498969 ""}
{ "Info" "" "" "2020.11.24.10:04:59 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.11.24.10:04:59 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1606183499000 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.24.10:04:59 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/synthesis/submodules" {  } {  } 0 0 "2020.11.24.10:04:59 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1606183499000 ""}
{ "Info" "" "" "2020.11.24.10:04:59 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.11.24.10:04:59 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1606183499000 ""}
{ "Info" "" "" "2020.11.24.10:04:59 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.11.24.10:04:59 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1606183499015 ""}
{ "Info" "" "" "2020.11.24.10:04:59 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.11.24.10:04:59 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1606183499031 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.24.10:04:59 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/synthesis/submodules" {  } {  } 0 0 "2020.11.24.10:04:59 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1606183499031 ""}
{ "Info" "" "" "2020.11.24.10:04:59 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2020.11.24.10:04:59 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1606183499047 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.11.24.10:04:59 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/synthesis/submodules" {  } {  } 0 0 "2020.11.24.10:04:59 Info: Reusing file D:/ece385/common/ECE-385/lab9_week2_11.24/lab9_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1606183499047 ""}
{ "Info" "" "" "2020.11.24.10:04:59 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2020.11.24.10:04:59 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1606183499062 ""}
{ "Info" "" "" "2020.11.24.10:05:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.11.24.10:05:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1606183500326 ""}
{ "Info" "" "" "2020.11.24.10:05:00 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.11.24.10:05:00 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1606183500342 ""}
{ "Info" "" "" "2020.11.24.10:05:00 Info: lab9_soc: Done \"lab9_soc\" with 33 modules, 50 files" {  } {  } 0 0 "2020.11.24.10:05:00 Info: lab9_soc: Done \"lab9_soc\" with 33 modules, 50 files" 0 0 "Shell" 0 -1 1606183500342 ""}
{ "Info" "" "" "2020.11.24.10:05:00 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.11.24.10:05:00 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1606183500530 ""}
{ "Info" "" "" "2020.11.24.10:05:00 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.11.24.10:05:00 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1606183500530 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys lab9_soc.qsys " "Completed upgrading IP component Qsys with file \"lab9_soc.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1606183500796 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/ece385/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/ece385/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1606183501249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 4 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606183501249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 10:05:01 2020 " "Processing ended: Tue Nov 24 10:05:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606183501249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606183501249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606183501249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1606183501249 ""}
