<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BRAM_build.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MEMARRAY_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MEMARRAY_V4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_MEMARRAY_V4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_MEMARRAY_V4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1436519219" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1436519219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436542704" xil_pn:in_ck="4334442338093697581" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1436542703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDR_GEN_FSM.vhd"/>
      <outfile xil_pn:name="ADDR_GEN_FSM_v2.vhd"/>
      <outfile xil_pn:name="ADDR_GEN_FSM_v3.vhd"/>
      <outfile xil_pn:name="BRAM_WRAPPER.vhd"/>
      <outfile xil_pn:name="BRAM_WRAPPER_V2.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT.vhd"/>
      <outfile xil_pn:name="MATRIXMULT_V2.vhd"/>
      <outfile xil_pn:name="MEMARRAY.vhd"/>
      <outfile xil_pn:name="MEMARRAY_PCIN.vhd"/>
      <outfile xil_pn:name="MEMARRAY_V2.vhd"/>
      <outfile xil_pn:name="MEMARRAY_V3.vhd"/>
      <outfile xil_pn:name="M_OPERATOR.vhd"/>
      <outfile xil_pn:name="SCRATCHPAD_REG.vhd"/>
      <outfile xil_pn:name="STANDARD_RAM.vhd"/>
      <outfile xil_pn:name="TB_ADDR_FSM_V2.vhd"/>
      <outfile xil_pn:name="TB_ADDR_GEN_FSM_v3.vhd"/>
      <outfile xil_pn:name="TB_BRAM_WRAPPER.vhd"/>
      <outfile xil_pn:name="TB_DSP.vhd"/>
      <outfile xil_pn:name="TB_FSM.vhd"/>
      <outfile xil_pn:name="TB_MATRIXMULT.vhd"/>
      <outfile xil_pn:name="TB_MATRIXMULT_PCIN.vhd"/>
      <outfile xil_pn:name="TB_MATRIXMULT_V2.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V2.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V3.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V4.vhd"/>
      <outfile xil_pn:name="TB_M_OPERATOR.vhd"/>
      <outfile xil_pn:name="TB_SP_ring.vhd"/>
      <outfile xil_pn:name="TB_delayline.vhd"/>
      <outfile xil_pn:name="VARDELAYLINE.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1436450836" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1448440912670718610" xil_pn:start_ts="1436450836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436450836" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4433635301960508348" xil_pn:start_ts="1436450836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436450837" xil_pn:in_ck="4933075307002178443" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3136504841111865936" xil_pn:start_ts="1436450836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k.vhd"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k_synth.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_C.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_PCIN.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_PCIN.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1436542704" xil_pn:in_ck="4334442338093697581" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1436542704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDR_GEN_FSM.vhd"/>
      <outfile xil_pn:name="ADDR_GEN_FSM_v2.vhd"/>
      <outfile xil_pn:name="ADDR_GEN_FSM_v3.vhd"/>
      <outfile xil_pn:name="BRAM_WRAPPER.vhd"/>
      <outfile xil_pn:name="BRAM_WRAPPER_V2.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT.vhd"/>
      <outfile xil_pn:name="MATRIXMULT_V2.vhd"/>
      <outfile xil_pn:name="MEMARRAY.vhd"/>
      <outfile xil_pn:name="MEMARRAY_PCIN.vhd"/>
      <outfile xil_pn:name="MEMARRAY_V2.vhd"/>
      <outfile xil_pn:name="MEMARRAY_V3.vhd"/>
      <outfile xil_pn:name="M_OPERATOR.vhd"/>
      <outfile xil_pn:name="SCRATCHPAD_REG.vhd"/>
      <outfile xil_pn:name="STANDARD_RAM.vhd"/>
      <outfile xil_pn:name="TB_ADDR_FSM_V2.vhd"/>
      <outfile xil_pn:name="TB_ADDR_GEN_FSM_v3.vhd"/>
      <outfile xil_pn:name="TB_BRAM_WRAPPER.vhd"/>
      <outfile xil_pn:name="TB_DSP.vhd"/>
      <outfile xil_pn:name="TB_FSM.vhd"/>
      <outfile xil_pn:name="TB_MATRIXMULT.vhd"/>
      <outfile xil_pn:name="TB_MATRIXMULT_PCIN.vhd"/>
      <outfile xil_pn:name="TB_MATRIXMULT_V2.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V2.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V3.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V4.vhd"/>
      <outfile xil_pn:name="TB_M_OPERATOR.vhd"/>
      <outfile xil_pn:name="TB_SP_ring.vhd"/>
      <outfile xil_pn:name="TB_delayline.vhd"/>
      <outfile xil_pn:name="VARDELAYLINE.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1436542719" xil_pn:in_ck="8264365312669435347" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="291374020338724078" xil_pn:start_ts="1436542704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_MEMARRAY_V4_beh.prj"/>
      <outfile xil_pn:name="TB_MEMARRAY_V4_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1436542719" xil_pn:in_ck="-8579852953316833077" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2493770851734732028" xil_pn:start_ts="1436542719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_MEMARRAY_V4_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
