// Seed: 2351018097
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wand id_8,
    output supply1 id_9,
    output tri id_10,
    input supply0 id_11
);
  wire id_13;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    inout  wire  id_2,
    output tri   id_3
    , id_8,
    output tri   id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  assign id_4 = id_2;
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_6, id_1, id_6, id_6, id_3, id_3, id_8
  );
  assign id_3 = 1;
  assign id_4 = id_8;
endmodule
