m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/cqiu/AIPrj/sim/sim_cnna190717a/runsim/run_qst_vrd_nuvm_vvd1602_hls_190717a
vAESL_axi_master_FIN_DDR
Z1 !s10a 1563597368
Z2 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 Ckjh[i`IbR=d]ehb<C?2k1
I]]mLAiEc3AZNU=g>_4MNg0
!s105 AESL_axi_master_FIN_DDR_v_unit
S1
R0
Z4 w1563597368
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FIN_DDR.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FIN_DDR.v
Z5 L0 11
Z6 OL;L;10.4c;61
Z7 !s108 1563760613.000000
Z8 !s107 /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/spram.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_weights.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_bias.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_all_weights.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/glbl.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FOUT_DDR_m_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FIN_DDR_m_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_axilite_s_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cm_cnt.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/ceil_power_of_2.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axvalid_ctrl.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axibus2rambus.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_slave_axilite.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FOUT_DDR.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FIN_DDR.v|
Z9 !s90 -sv|+define+x2Gb|+define+sg15E|+define+x16|+incdir+/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl|-writetoplevels|questa.tops|-cover|bces|-incr|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FIN_DDR.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FOUT_DDR.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_slave_axilite.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axibus2rambus.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axvalid_ctrl.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/ceil_power_of_2.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cm_cnt.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_axilite_s_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FIN_DDR_m_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FOUT_DDR_m_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/glbl.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_all_weights.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_bias.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_weights.v|/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/spram.v|
!i113 0
Z10 !s102 -cover bces
Z11 o-sv -cover bces -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 !s92 -sv +define+x2Gb +define+sg15E +define+x16 +incdir+/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl -cover bces -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@e@s@l_axi_master_@f@i@n_@d@d@r
vAESL_axi_master_FOUT_DDR
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 kUoF:;>PohD7cGH5Bo@SL0
I7gKP1FLVjz=8i4Bo7_3P41
!s105 AESL_axi_master_FOUT_DDR_v_unit
S1
R0
R4
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FOUT_DDR.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FOUT_DDR.v
R5
R6
R7
R8
R9
!i113 0
R10
R11
R12
n@a@e@s@l_axi_master_@f@o@u@t_@d@d@r
vAESL_axi_master_WEIGHTS_DDR
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 SHBHj^6eoDLdR=eJhFLfo0
I2F^YHU?PN;U>V=bUB0:Jf1
!s105 AESL_axi_master_WEIGHTS_DDR_v_unit
S1
R0
R4
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v
R5
R6
R7
R8
R9
!i113 0
R10
R11
R12
n@a@e@s@l_axi_master_@w@e@i@g@h@t@s_@d@d@r
vAESL_axi_slave_axilite
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 M2o]i@cd;_PzScCD=C6030
IjjEIX8GQgm9BWC6>Qfi880
!s105 AESL_axi_slave_axilite_v_unit
S1
R0
R4
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_slave_axilite.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_slave_axilite.v
R5
R6
R7
R8
R9
!i113 0
R10
R11
R12
n@a@e@s@l_axi_slave_axilite
vapatb_cnna_top
!s10a 1563597622
R2
R3
r1
!s85 0
31
!i10b 1
!s100 OGVl8@VP`nHJjIANiZbTe0
I18mmNIL2C:cdR1=hD9QYY0
!s105 cnna_autotb_v_unit
S1
R0
w1563597622
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v
L0 187
R6
R7
R8
R9
!i113 0
R10
R11
R12
vaxibus2rambus
Z13 !s10a 1563760347
R2
R3
r1
!s85 0
31
!i10b 1
!s100 VDmWLIR=YWZ[ZaJHmOk9d0
I@1Vz]NcBIWmF[J8QK8O>j3
!s105 axibus2rambus_v_unit
S1
R0
Z14 w1563760347
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axibus2rambus.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axibus2rambus.v
Z15 L0 33
R6
R7
R8
R9
!i113 0
R10
R11
R12
vaxvalid_ctrl
!s10a 1563239751
R2
R3
r1
!s85 0
31
!i10b 1
!s100 6PlAEHj[2T58>k26NkEk12
I8YKZNhg2^O:H3]:Cm38Sm1
!s105 axvalid_ctrl_v_unit
S1
R0
w1563239751
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axvalid_ctrl.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axvalid_ctrl.v
R15
R6
R7
R8
R9
!i113 0
R10
R11
R12
vceil_power_of_2
!s10a 1563597906
R2
R3
r1
!s85 0
31
!i10b 1
!s100 F=A<el6`@Qh9jQIiz]oh^3
IiKE8ch]gPGzejX11Zl5QN3
!s105 ceil_power_of_2_v_unit
S1
R0
w1563597906
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/ceil_power_of_2.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/ceil_power_of_2.v
Z16 L0 32
R6
R7
R8
R9
!i113 0
R10
R11
R12
vcm_cnt
R13
R2
R3
r1
!s85 0
31
!i10b 1
!s100 QKEW]A0YU??7k4P_I7B@<3
I?iNAPzEf1AmXJOo4[1Hl61
!s105 cm_cnt_v_unit
S1
R0
R14
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cm_cnt.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cm_cnt.v
R16
R6
R7
R8
R9
!i113 0
R10
R11
R12
vcnna
R2
R3
r1
!s85 0
31
!i10b 1
!s100 B8N^da:<:QFR0BK69<f7;0
I70V?o2JI0laC_oKRKiMYm0
!s105 cnna_v_unit
S1
R0
w1563760821
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.v
L0 12
R6
!s108 1563760825.000000
R8
R9
!i113 0
R10
R11
R12
vcnna_axilite_s_axi
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 H895G[ODVDa]ZZ::nYm>S0
IiUPdXAMa0LfN]DYPgbk[H2
Z17 !s105 cnna_axilite_s_axi_v_unit
S1
R0
R4
Z18 8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_axilite_s_axi.v
Z19 F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_axilite_s_axi.v
L0 9
R6
R7
R8
R9
!i113 0
R10
R11
R12
vcnna_axilite_s_axi_ram
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 =U2^=Q]jjALBzERzg<ic73
INHCzLbD9B;8Co]5mNn>?<0
R17
S1
R0
R4
R18
R19
L0 2219
R6
R7
R8
R9
!i113 0
R10
R11
R12
vcnna_FIN_DDR_m_axi
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 PBnHImb][b_izXhoXkb=e1
IkRGaUY^FoXo`fRF5OL;742
Z20 !s105 cnna_FIN_DDR_m_axi_v_unit
S1
R0
R4
Z21 8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FIN_DDR_m_axi.v
Z22 F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FIN_DDR_m_axi.v
Z23 L0 10
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi
vcnna_FIN_DDR_m_axi_buffer
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 37?bT;4nYl7aQd6@@2H6S1
IRD<=U5lJYaQHl?KzRWUJ]3
R20
S1
R0
R4
R21
R22
Z24 L0 528
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_buffer
vcnna_FIN_DDR_m_axi_decoder
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 02DdOVc=m`h2K:=XESHNV1
I`Qde?TA_?Se6Cek7gOlUI1
R20
S1
R0
R4
R21
R22
Z25 L0 693
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_decoder
vcnna_FIN_DDR_m_axi_fifo
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 TXTEoa4WXihbWWVJdMV071
I@e><ZEiQlVVA17gPhM^zH3
R20
S1
R0
R4
R21
R22
Z26 L0 419
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_fifo
vcnna_FIN_DDR_m_axi_read
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 9CSNzaAG:IhHjh2G:2k5>2
IoOoVVY77bk^l[8NV;;oI23
R20
S1
R0
R4
R21
R22
Z27 L0 905
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_read
vcnna_FIN_DDR_m_axi_reg_slice
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 :2;T]`ZCdXBRC`b1[Nhha3
If^ie>PzIZimmcA;E]U6MO1
R20
S1
R0
R4
R21
R22
Z28 L0 315
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_reg_slice
vcnna_FIN_DDR_m_axi_throttl
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 P5^Sad<Mll?^G1AZmLT9D2
I7ZfhDz@mfznkVbOzWCD3B2
R20
S1
R0
R4
R21
R22
Z29 L0 709
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_throttl
vcnna_FIN_DDR_m_axi_write
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 ZY9DD4G6Yc`nle11]zNk82
I1S3YR^1AY2UNl:oJCA9gm3
R20
S1
R0
R4
R21
R22
Z30 L0 1702
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@i@n_@d@d@r_m_axi_write
vcnna_FOUT_DDR_m_axi
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 8D1^3Yn4RUD4QO^^81dmJ0
IkgOR:62FAONmCh=9RnE`R2
Z31 !s105 cnna_FOUT_DDR_m_axi_v_unit
S1
R0
R4
Z32 8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FOUT_DDR_m_axi.v
Z33 F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FOUT_DDR_m_axi.v
R23
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi
vcnna_FOUT_DDR_m_axi_buffer
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 1>`dX0>8o=jRcnd@`MeJj0
IWnEMzWe[NM6l3IT76`N653
R31
S1
R0
R4
R32
R33
R24
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_buffer
vcnna_FOUT_DDR_m_axi_decoder
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 X@6]Tc<OYdO09m[gaO;;e0
I3ggoJKe>f:T2ad;DO7S=j1
R31
S1
R0
R4
R32
R33
R25
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_decoder
vcnna_FOUT_DDR_m_axi_fifo
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 MVbAi?PEF2P[mhoAo=W3P3
IIAF^_D:f<<AgKH7@;RURP2
R31
S1
R0
R4
R32
R33
R26
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_fifo
vcnna_FOUT_DDR_m_axi_read
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Y[KVcCLiaae3In<02WJgX2
IgNoVM5LIZ=NlF8^]@8Ahl3
R31
S1
R0
R4
R32
R33
R27
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_read
vcnna_FOUT_DDR_m_axi_reg_slice
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 8_BDzd8acSEcBL]222=Qn3
IG50aQTMc<]ja]]lVb=<mT0
R31
S1
R0
R4
R32
R33
R28
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_reg_slice
vcnna_FOUT_DDR_m_axi_throttl
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 AO^]RPFj:dh56mmZ@]Mz23
I6ebB0zhf]<>BlMX<El3zI2
R31
S1
R0
R4
R32
R33
R29
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_throttl
vcnna_FOUT_DDR_m_axi_write
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 18_F57]gPz91k:;KlUQ4M3
IXoEd3PSNcVA[TlTObLgif1
R31
S1
R0
R4
R32
R33
R30
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@f@o@u@t_@d@d@r_m_axi_write
vcnna_WEIGHTS_DDR_m_axi
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 `Hbk7]9L9XFM89F=b7IVH1
IZU@o^9ePQ07dJ9@:19g0Y3
Z34 !s105 cnna_WEIGHTS_DDR_m_axi_v_unit
S1
R0
R4
Z35 8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v
Z36 F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v
R23
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi
vcnna_WEIGHTS_DDR_m_axi_buffer
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 _A45RK2V[AF9TK`]]9F9X0
IkX;lijFV95c0c>a64=`WR0
R34
S1
R0
R4
R35
R36
R24
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_buffer
vcnna_WEIGHTS_DDR_m_axi_decoder
R1
R2
!s110 1563760613
!i10b 1
!s100 2JXXef5JF;6?[i6Fh0UO=3
I`<AgPi4Ccc7bjbIF?CS`J1
R3
R34
S1
R0
R4
R35
R36
R25
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_decoder
vcnna_WEIGHTS_DDR_m_axi_fifo
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 CiP?4zX`<CdA3cWR=j1VW1
I4b35j<_3hflVfzZ`XKC7>3
R34
S1
R0
R4
R35
R36
R26
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_fifo
vcnna_WEIGHTS_DDR_m_axi_read
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 O8m57d8Jj5[`?lk4<HjUe1
IzK35cNlS:D=QPb<i71aD60
R34
S1
R0
R4
R35
R36
R27
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_read
vcnna_WEIGHTS_DDR_m_axi_reg_slice
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 93<h@ZILhaMkO2U;baeB72
IzlISU@>THJ^hbdW2iJ?YH1
R34
S1
R0
R4
R35
R36
R28
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_reg_slice
vcnna_WEIGHTS_DDR_m_axi_throttl
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 XR9X[Q2gUB_2HRZO3bUaK1
IAPdX`RW>CRG=Oa_5@XIEo1
R34
S1
R0
R4
R35
R36
R29
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_throttl
vcnna_WEIGHTS_DDR_m_axi_write
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 `cM>IbeoZB9DI;8<n;JDI2
IjRII?E<F3XG;7;G;=SAIm3
R34
S1
R0
R4
R35
R36
R30
R6
R7
R8
R9
!i113 0
R10
R11
R12
ncnna_@w@e@i@g@h@t@s_@d@d@r_m_axi_write
vglbl
!s10a 1544155481
R2
R3
r1
!s85 0
31
!i10b 1
!s100 hDgEfEQc?7RG;`7Ja9A:53
I6CfEz0J3ZFLckWGBoioMi0
!s105 glbl_v_unit
S1
R0
w1544155481
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/glbl.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/glbl.v
L0 6
R6
R7
R8
R9
!i113 0
R10
R11
R12
vload_all_weights
R13
R2
R3
r1
!s85 0
31
!i10b 1
!s100 CFX_BlGX]7eR8CFRH<nWR0
I9egknMUnPFK8z0]0^Yc:R2
!s105 load_all_weights_v_unit
S1
R0
R14
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_all_weights.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_all_weights.v
R16
R6
R7
R8
R9
!i113 0
R10
R11
R12
vload_bias
R13
R2
R3
r1
!s85 0
31
!i10b 1
!s100 ZBR1lHL:l@Xm<UZHRhHKh2
Ig@nEFSmj:`gAFR:1AiDmg0
!s105 load_bias_v_unit
S1
R0
R14
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_bias.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_bias.v
R15
R6
R7
R8
R9
!i113 0
R10
R11
R12
vload_weights
R13
R2
R3
r1
!s85 0
31
!i10b 1
!s100 1caCQY^UhEjHObD6jN^KH3
Iejn`8di4XbJAz_Pg6D_1a1
!s105 load_weights_v_unit
S1
R0
R14
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_weights.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/load_weights.v
R16
R6
R7
R8
R9
!i113 0
R10
R11
R12
vspram
!s10a 1563606338
R2
R3
r1
!s85 0
31
!i10b 1
!s100 @h@NIC`l6TXK^jFb_IP6L1
IG`_KcgWg8ZS?TWeeiM6FS1
!s105 spram_v_unit
S1
R0
w1563606338
8/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/spram.v
F/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/spram.v
R15
R6
R7
R8
R9
!i113 0
R10
R11
R12
