

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Wed Apr 15 18:08:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG0
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  109|  109|  109|  109|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_aes256_encrypt_ecb_fu_351  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        |grp_aes256_encrypt_ecb_fu_363  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   32|   32|         1|          1|          1|    32|    yes   |
        |- major_loop     |   74|   74|        74|          -|          -|     1|    no    |
        | + reshape1      |   16|   16|         8|          -|          -|     2|    no    |
        |  ++ reshape1.1  |    6|    6|         3|          -|          -|     2|    no    |
        | + reshape2      |    8|    8|         4|          -|          -|     2|    no    |
        |  ++ reshape2.1  |    2|    2|         1|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / (!i_2)
5 --> 
	9  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / (!exitcond5)
	5  / (exitcond5)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond6)
	4  / (exitcond6)
11 --> 
	11  / (!exitcond)
	10  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_offset)" [buf4bug0.cpp:237]   --->   Operation 12 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %.preheader132" [buf4bug0.cpp:254]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_2, %0 ], [ 0, %.preheader132.preheader ]"   --->   Operation 14 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.45ns)   --->   "%exitcond2 = icmp eq i6 %j, -32" [buf4bug0.cpp:254]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.94ns)   --->   "%j_2 = add i6 %j, 1" [buf4bug0.cpp:254]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1.preheader, label %0" [buf4bug0.cpp:254]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [buf4bug0.cpp:254]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug0.cpp:255]   --->   Operation 20 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [buf4bug0.cpp:260]   --->   Operation 21 'specregionend' 'empty_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %.preheader132" [buf4bug0.cpp:254]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_offset_cast = zext i4 %data_offset_read to i5" [buf4bug0.cpp:273]   --->   Operation 23 'zext' 'data_offset_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "br label %.preheader1"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_1 = phi i8 [ %buf_1_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 25 'phi' 'buf_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%buf_1_0 = phi i8 [ %buf_1_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 26 'phi' 'buf_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%buf_0_1 = phi i8 [ %buf_0_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'buf_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%buf_0_0 = phi i8 [ %buf_0_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'buf_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = phi i1 [ true, %9 ], [ false, %.preheader1.preheader ]"   --->   Operation 29 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %i_2, label %10, label %1" [buf4bug0.cpp:269]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [buf4bug0.cpp:269]   --->   Operation 32 'specloopname' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [buf4bug0.cpp:269]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!i_2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %2" [buf4bug0.cpp:270]   --->   Operation 34 'br' <Predicate = (!i_2)> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [buf4bug0.cpp:291]   --->   Operation 35 'ret' <Predicate = (i_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.97>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%buf_1_1_1 = phi i8 [ %buf_1_1, %1 ], [ %buf_1_1_2, %5 ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 36 'phi' 'buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%buf_1_0_1 = phi i8 [ %buf_1_0, %1 ], [ %buf_1_0_2, %5 ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 37 'phi' 'buf_1_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%buf_0_1_1 = phi i8 [ %buf_0_1, %1 ], [ %buf_0_1_2, %5 ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 38 'phi' 'buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%buf_0_0_1 = phi i8 [ %buf_0_0, %1 ], [ %buf_0_0_2, %5 ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 39 'phi' 'buf_0_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %1 ], [ %j_4, %5 ]"   --->   Operation 40 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.93ns)   --->   "%exitcond3 = icmp eq i2 %j_1, -2" [buf4bug0.cpp:270]   --->   Operation 41 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 42 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%j_4 = add i2 %j_1, 1" [buf4bug0.cpp:270]   --->   Operation 43 'add' 'j_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader131.0, label %3" [buf4bug0.cpp:270]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [buf4bug0.cpp:270]   --->   Operation 45 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [buf4bug0.cpp:270]   --->   Operation 46 'specregionbegin' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i2 %j_1 to i1" [buf4bug0.cpp:270]   --->   Operation 47 'trunc' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_2, i2 0)" [buf4bug0.cpp:273]   --->   Operation 48 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i3 %tmp_3 to i5" [buf4bug0.cpp:273]   --->   Operation 49 'zext' 'tmp_4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.77ns)   --->   "%tmp7 = add i5 %data_offset_cast, %tmp_4_cast" [buf4bug0.cpp:273]   --->   Operation 50 'add' 'tmp7' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.66ns)   --->   "br label %.backedge" [buf4bug0.cpp:271]   --->   Operation 51 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_5 : Operation 52 [2/2] (1.66ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 52 'call' 'call_ret4' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [2/2] (1.66ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 53 'call' 'call_ret' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%buf_1_1_2 = phi i8 [ %buf_1_1_1, %3 ], [ %buf_1_1_2_be, %.backedge.backedge ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 54 'phi' 'buf_1_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buf_1_0_2 = phi i8 [ %buf_1_0_1, %3 ], [ %buf_1_0_2_be, %.backedge.backedge ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 55 'phi' 'buf_1_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%buf_0_1_2 = phi i8 [ %buf_0_1_1, %3 ], [ %buf_0_1_2_be, %.backedge.backedge ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 56 'phi' 'buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%buf_0_0_2 = phi i8 [ %buf_0_0_1, %3 ], [ %buf_0_0_2_be, %.backedge.backedge ]" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 57 'phi' 'buf_0_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %3 ], [ %k_2, %.backedge.backedge ]"   --->   Operation 58 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.93ns)   --->   "%exitcond5 = icmp eq i2 %k, -2" [buf4bug0.cpp:271]   --->   Operation 59 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 60 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.58ns)   --->   "%k_2 = add i2 %k, 1" [buf4bug0.cpp:271]   --->   Operation 61 'add' 'k_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %4" [buf4bug0.cpp:271]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i2 %k to i1" [buf4bug0.cpp:273]   --->   Operation 63 'trunc' 'tmp_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i1 %tmp_7 to i5" [buf4bug0.cpp:273]   --->   Operation 64 'zext' 'tmp8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.86ns)   --->   "%sum = add i5 %tmp8_cast, %tmp7" [buf4bug0.cpp:273]   --->   Operation 65 'add' 'sum' <Predicate = (!exitcond5)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sum_cast = zext i5 %sum to i64" [buf4bug0.cpp:273]   --->   Operation 66 'zext' 'sum_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [16 x i8]* %data, i64 0, i64 %sum_cast" [buf4bug0.cpp:273]   --->   Operation 67 'getelementptr' 'data_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug0.cpp:273]   --->   Operation 68 'load' 'buf_0_1_5' <Predicate = (!exitcond5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_6)" [buf4bug0.cpp:277]   --->   Operation 69 'specregionend' 'empty_9' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [buf4bug0.cpp:270]   --->   Operation 70 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 71 [1/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug0.cpp:273]   --->   Operation 71 'load' 'buf_0_1_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch3, label %branch2" [buf4bug0.cpp:273]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.37ns)   --->   "%buf_1_1_7 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_0_1_2" [buf4bug0.cpp:273]   --->   Operation 73 'select' 'buf_1_1_7' <Predicate = (!tmp_2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.37ns)   --->   "%buf_1_1_8 = select i1 %tmp_7, i8 %buf_0_0_2, i8 %buf_0_1_5" [buf4bug0.cpp:273]   --->   Operation 74 'select' 'buf_1_1_8' <Predicate = (!tmp_2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4bug0.cpp:273]   --->   Operation 75 'br' <Predicate = (!tmp_2)> <Delay = 1.66>
ST_7 : Operation 76 [1/1] (1.37ns)   --->   "%buf_1_1_4 = select i1 %tmp_7, i8 %buf_0_1_5, i8 %buf_1_1_2" [buf4bug0.cpp:273]   --->   Operation 76 'select' 'buf_1_1_4' <Predicate = (tmp_2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.37ns)   --->   "%buf_1_1_6 = select i1 %tmp_7, i8 %buf_1_0_2, i8 %buf_0_1_5" [buf4bug0.cpp:273]   --->   Operation 77 'select' 'buf_1_1_6' <Predicate = (tmp_2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (1.66ns)   --->   "br label %.backedge.backedge" [buf4bug0.cpp:273]   --->   Operation 78 'br' <Predicate = (tmp_2)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%buf_1_1_2_be = phi i8 [ %buf_1_1_4, %branch3 ], [ %buf_1_1_2, %branch2 ]"   --->   Operation 79 'phi' 'buf_1_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%buf_1_0_2_be = phi i8 [ %buf_1_1_6, %branch3 ], [ %buf_1_0_2, %branch2 ]"   --->   Operation 80 'phi' 'buf_1_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%buf_0_1_2_be = phi i8 [ %buf_0_1_2, %branch3 ], [ %buf_1_1_7, %branch2 ]"   --->   Operation 81 'phi' 'buf_0_1_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%buf_0_0_2_be = phi i8 [ %buf_0_0_2, %branch3 ], [ %buf_1_1_8, %branch2 ]"   --->   Operation 82 'phi' 'buf_0_0_2_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.66>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 84 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%buf_0_0_3 = extractvalue { i8, i8 } %call_ret4, 0" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 85 'extractvalue' 'buf_0_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%buf_0_1_3 = extractvalue { i8, i8 } %call_ret4, 1" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 86 'extractvalue' 'buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* @local_key_1, i8 %buf_1_0_1, i8 %buf_1_1_1)" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 87 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%buf_1_0_3 = extractvalue { i8, i8 } %call_ret, 0" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 88 'extractvalue' 'buf_1_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%buf_1_1_3 = extractvalue { i8, i8 } %call_ret, 1" [buf4bug0.cpp:234->buf4bug0.cpp:280]   --->   Operation 89 'extractvalue' 'buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.66ns)   --->   "br label %.preheader" [buf4bug0.cpp:282]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 6> <Delay = 1.97>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ %j_5, %8 ], [ 0, %.preheader131.0 ]"   --->   Operation 91 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.93ns)   --->   "%exitcond6 = icmp eq i2 %j_3, -2" [buf4bug0.cpp:282]   --->   Operation 92 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 93 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.58ns)   --->   "%j_5 = add i2 %j_3, 1" [buf4bug0.cpp:282]   --->   Operation 94 'add' 'j_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %9, label %6" [buf4bug0.cpp:282]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [buf4bug0.cpp:282]   --->   Operation 96 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [buf4bug0.cpp:282]   --->   Operation 97 'specregionbegin' 'tmp_9' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i2 %j_3 to i1" [buf4bug0.cpp:282]   --->   Operation 98 'trunc' 'tmp_4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = shl i2 %j_3, 1" [buf4bug0.cpp:285]   --->   Operation 99 'shl' 'tmp_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.66ns)   --->   "br label %7" [buf4bug0.cpp:283]   --->   Operation 100 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_1)" [buf4bug0.cpp:290]   --->   Operation 101 'specregionend' 'empty_13' <Predicate = (exitcond6)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader1" [buf4bug0.cpp:269]   --->   Operation 102 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.51>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%k_1 = phi i2 [ 0, %6 ], [ %k_3, %_ifconv ]"   --->   Operation 103 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %k_1, -2" [buf4bug0.cpp:283]   --->   Operation 104 'icmp' 'exitcond' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 105 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.58ns)   --->   "%k_3 = add i2 %k_1, 1" [buf4bug0.cpp:283]   --->   Operation 106 'add' 'k_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [buf4bug0.cpp:283]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i2 %k_1 to i1" [buf4bug0.cpp:285]   --->   Operation 108 'trunc' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node buf_load_phi)   --->   "%buf_1_load_phi = select i1 %tmp_8, i8 %buf_1_1_3, i8 %buf_1_0_3" [buf4bug0.cpp:285]   --->   Operation 109 'select' 'buf_1_load_phi' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_0_load_phi = select i1 %tmp_8, i8 %buf_0_1_3, i8 %buf_0_0_3" [buf4bug0.cpp:285]   --->   Operation 110 'select' 'buf_0_load_phi' <Predicate = (!exitcond & !tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (1.37ns) (out node of the LUT)   --->   "%buf_load_phi = select i1 %tmp_4, i8 %buf_1_load_phi, i8 %buf_0_load_phi" [buf4bug0.cpp:285]   --->   Operation 111 'select' 'buf_load_phi' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.58ns)   --->   "%tmp1 = add i2 %k_1, %tmp_5" [buf4bug0.cpp:285]   --->   Operation 112 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i2 %tmp1 to i4" [buf4bug0.cpp:285]   --->   Operation 113 'zext' 'tmp10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.77ns)   --->   "%sum2 = add i4 %data_offset_read, %tmp10_cast" [buf4bug0.cpp:285]   --->   Operation 114 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%sum2_cast = zext i4 %sum2 to i64" [buf4bug0.cpp:285]   --->   Operation 115 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [16 x i8]* %data, i64 0, i64 %sum2_cast" [buf4bug0.cpp:285]   --->   Operation 116 'getelementptr' 'data_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (2.15ns)   --->   "store i8 %buf_load_phi, i8* %data_addr_1, align 1" [buf4bug0.cpp:285]   --->   Operation 117 'store' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "br label %7" [buf4bug0.cpp:283]   --->   Operation 118 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_9)" [buf4bug0.cpp:289]   --->   Operation 119 'specregionend' 'empty_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4bug0.cpp:282]   --->   Operation 120 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ local_key_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_key_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_offset_read (read             ) [ 001111111111]
StgValue_13      (br               ) [ 011000000000]
j                (phi              ) [ 001000000000]
exitcond2        (icmp             ) [ 001000000000]
empty            (speclooptripcount) [ 000000000000]
j_2              (add              ) [ 011000000000]
StgValue_18      (br               ) [ 000000000000]
tmp              (specregionbegin  ) [ 000000000000]
StgValue_20      (specpipeline     ) [ 000000000000]
empty_5          (specregionend    ) [ 000000000000]
StgValue_22      (br               ) [ 011000000000]
data_offset_cast (zext             ) [ 000011111111]
StgValue_24      (br               ) [ 000111111111]
buf_1_1          (phi              ) [ 000011111000]
buf_1_0          (phi              ) [ 000011111000]
buf_0_1          (phi              ) [ 000011111000]
buf_0_0          (phi              ) [ 000011111000]
i_2              (phi              ) [ 000011111111]
empty_6          (speclooptripcount) [ 000000000000]
StgValue_31      (br               ) [ 000000000000]
StgValue_32      (specloopname     ) [ 000000000000]
tmp_1            (specregionbegin  ) [ 000001111111]
StgValue_34      (br               ) [ 000011111111]
StgValue_35      (ret              ) [ 000000000000]
buf_1_1_1        (phi              ) [ 000001111100]
buf_1_0_1        (phi              ) [ 000001111100]
buf_0_1_1        (phi              ) [ 000001111100]
buf_0_0_1        (phi              ) [ 000001111100]
j_1              (phi              ) [ 000001000000]
exitcond3        (icmp             ) [ 000011111111]
empty_7          (speclooptripcount) [ 000000000000]
j_4              (add              ) [ 000011111111]
StgValue_44      (br               ) [ 000000000000]
StgValue_45      (specloopname     ) [ 000000000000]
tmp_6            (specregionbegin  ) [ 000000111000]
tmp_2            (trunc            ) [ 000000111000]
tmp_3            (bitconcatenate   ) [ 000000000000]
tmp_4_cast       (zext             ) [ 000000000000]
tmp7             (add              ) [ 000000111000]
StgValue_51      (br               ) [ 000011111111]
buf_1_1_2        (phi              ) [ 000011111111]
buf_1_0_2        (phi              ) [ 000011111111]
buf_0_1_2        (phi              ) [ 000011111111]
buf_0_0_2        (phi              ) [ 000011111111]
k                (phi              ) [ 000000100000]
exitcond5        (icmp             ) [ 000011111111]
empty_8          (speclooptripcount) [ 000000000000]
k_2              (add              ) [ 000011111111]
StgValue_62      (br               ) [ 000000000000]
tmp_7            (trunc            ) [ 000000010000]
tmp8_cast        (zext             ) [ 000000000000]
sum              (add              ) [ 000000000000]
sum_cast         (zext             ) [ 000000000000]
data_addr        (getelementptr    ) [ 000000010000]
empty_9          (specregionend    ) [ 000000000000]
StgValue_70      (br               ) [ 000011111111]
buf_0_1_5        (load             ) [ 000000000000]
StgValue_72      (br               ) [ 000000000000]
buf_1_1_7        (select           ) [ 000011111111]
buf_1_1_8        (select           ) [ 000011111111]
StgValue_75      (br               ) [ 000011111111]
buf_1_1_4        (select           ) [ 000011111111]
buf_1_1_6        (select           ) [ 000011111111]
StgValue_78      (br               ) [ 000011111111]
buf_1_1_2_be     (phi              ) [ 000011101111]
buf_1_0_2_be     (phi              ) [ 000011101111]
buf_0_1_2_be     (phi              ) [ 000011101111]
buf_0_0_2_be     (phi              ) [ 000011101111]
StgValue_83      (br               ) [ 000011111111]
call_ret4        (call             ) [ 000000000000]
buf_0_0_3        (extractvalue     ) [ 000110000011]
buf_0_1_3        (extractvalue     ) [ 000110000011]
call_ret         (call             ) [ 000000000000]
buf_1_0_3        (extractvalue     ) [ 000110000011]
buf_1_1_3        (extractvalue     ) [ 000110000011]
StgValue_90      (br               ) [ 000011111111]
j_3              (phi              ) [ 000000000010]
exitcond6        (icmp             ) [ 000011111111]
empty_10         (speclooptripcount) [ 000000000000]
j_5              (add              ) [ 000011111111]
StgValue_95      (br               ) [ 000000000000]
StgValue_96      (specloopname     ) [ 000000000000]
tmp_9            (specregionbegin  ) [ 000000000001]
tmp_4            (trunc            ) [ 000000000001]
tmp_5            (shl              ) [ 000000000001]
StgValue_100     (br               ) [ 000011111111]
empty_13         (specregionend    ) [ 000000000000]
StgValue_102     (br               ) [ 000111111111]
k_1              (phi              ) [ 000000000001]
exitcond         (icmp             ) [ 000011111111]
empty_11         (speclooptripcount) [ 000000000000]
k_3              (add              ) [ 000011111111]
StgValue_107     (br               ) [ 000000000000]
tmp_8            (trunc            ) [ 000000000000]
buf_1_load_phi   (select           ) [ 000000000000]
buf_0_load_phi   (select           ) [ 000000000000]
buf_load_phi     (select           ) [ 000000000000]
tmp1             (add              ) [ 000000000000]
tmp10_cast       (zext             ) [ 000000000000]
sum2             (add              ) [ 000000000000]
sum2_cast        (zext             ) [ 000000000000]
data_addr_1      (getelementptr    ) [ 000000000000]
StgValue_117     (store            ) [ 000000000000]
StgValue_118     (br               ) [ 000011111111]
empty_12         (specregionend    ) [ 000000000000]
StgValue_120     (br               ) [ 000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_key_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_key_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes256_encrypt_ecb"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="data_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_1_5/6 StgValue_117/11 "/>
</bind>
</comp>

<comp id="87" class="1004" name="data_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/11 "/>
</bind>
</comp>

<comp id="95" class="1005" name="j_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="1"/>
<pin id="97" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="j_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="buf_1_1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_1_1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="buf_1_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_1_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="buf_0_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf_0_1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="buf_0_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_0_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_2_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="buf_1_1_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_1_1_1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="8" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_1/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="buf_1_0_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_1 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_1_0_1_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="8" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_1/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="buf_0_1_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="buf_0_1_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="8" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_1/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="buf_0_0_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="buf_0_0_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="8" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_1/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="j_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="222" class="1005" name="buf_1_1_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="buf_1_1_2_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="8" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_2/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="buf_1_0_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_2 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="buf_1_0_2_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="8" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_2/6 "/>
</bind>
</comp>

<comp id="246" class="1005" name="buf_0_1_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="buf_0_1_2_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="8" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2/6 "/>
</bind>
</comp>

<comp id="258" class="1005" name="buf_0_0_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="buf_0_0_2_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="8" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="k_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="1"/>
<pin id="272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="k_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="281" class="1005" name="buf_1_1_2_be_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2_be (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="buf_1_1_2_be_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="8" slack="2"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_1_2_be/8 "/>
</bind>
</comp>

<comp id="293" class="1005" name="buf_1_0_2_be_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_2_be (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="buf_1_0_2_be_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="8" slack="2"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_1_0_2_be/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="buf_0_1_2_be_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2_be (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="buf_0_1_2_be_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="2"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="8" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2_be/8 "/>
</bind>
</comp>

<comp id="317" class="1005" name="buf_0_0_2_be_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2_be (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="buf_0_0_2_be_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="2"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="8" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2_be/8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="j_3_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="340" class="1005" name="k_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="k_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="2" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_aes256_encrypt_ecb_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="0" index="3" bw="8" slack="0"/>
<pin id="356" dir="0" index="4" bw="8" slack="0"/>
<pin id="357" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_aes256_encrypt_ecb_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="8" slack="0"/>
<pin id="368" dir="0" index="4" bw="8" slack="0"/>
<pin id="369" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="j_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="data_offset_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="2"/>
<pin id="389" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="data_offset_cast/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="exitcond3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="j_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_4_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="2"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="k_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp8_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp8_cast/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sum_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="1"/>
<pin id="446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sum_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="buf_1_1_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="1"/>
<pin id="457" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_7/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="buf_1_1_8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="8" slack="1"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_8/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="buf_1_1_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="0" index="2" bw="8" slack="1"/>
<pin id="471" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_4/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="buf_1_1_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="8" slack="1"/>
<pin id="477" dir="0" index="2" bw="8" slack="0"/>
<pin id="478" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_6/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="buf_0_0_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_0_3/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="buf_0_1_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_1_3/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="buf_1_0_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_0_3/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="buf_1_1_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_1_3/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="exitcond6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="j_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="exitcond_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="k_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="buf_1_load_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="2"/>
<pin id="538" dir="0" index="2" bw="8" slack="2"/>
<pin id="539" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_load_phi/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="buf_0_load_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="2"/>
<pin id="544" dir="0" index="2" bw="8" slack="2"/>
<pin id="545" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_0_load_phi/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="buf_load_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_load_phi/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="0" index="1" bw="2" slack="1"/>
<pin id="558" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp10_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sum2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="7"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sum2_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/11 "/>
</bind>
</comp>

<comp id="574" class="1005" name="data_offset_read_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="2"/>
<pin id="576" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="data_offset_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="j_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="data_offset_cast_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="2"/>
<pin id="590" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="data_offset_cast "/>
</bind>
</comp>

<comp id="596" class="1005" name="j_4_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="2"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp7_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="613" class="1005" name="k_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_7_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="data_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="buf_1_1_7_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_7 "/>
</bind>
</comp>

<comp id="636" class="1005" name="buf_1_1_8_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_8 "/>
</bind>
</comp>

<comp id="641" class="1005" name="buf_1_1_4_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_4 "/>
</bind>
</comp>

<comp id="646" class="1005" name="buf_1_1_6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="buf_0_0_3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="buf_0_1_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="buf_1_0_3_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_3 "/>
</bind>
</comp>

<comp id="669" class="1005" name="buf_1_1_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="j_5_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="0"/>
<pin id="680" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_4_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_5_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="1"/>
<pin id="690" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="696" class="1005" name="k_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="64" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="64" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="154" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="154" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="176"><net_src comp="106" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="187"><net_src comp="118" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="198"><net_src comp="130" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="209"><net_src comp="142" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="232"><net_src comp="167" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="244"><net_src comp="178" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="256"><net_src comp="189" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="268"><net_src comp="200" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="291"><net_src comp="222" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="303"><net_src comp="234" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="315"><net_src comp="246" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="327"><net_src comp="258" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="6" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="203" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="192" pin="4"/><net_sink comp="351" pin=3"/></net>

<net id="362"><net_src comp="4" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="181" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="170" pin="4"/><net_sink comp="363" pin=3"/></net>

<net id="374"><net_src comp="4" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="379"><net_src comp="99" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="99" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="20" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="394"><net_src comp="215" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="215" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="215" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="274" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="274" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="274" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="458"><net_src comp="81" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="246" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="258" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="81" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="81" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="222" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="234" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="81" pin="3"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="351" pin="5"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="351" pin="5"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="363" pin="5"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="363" pin="5"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="333" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="333" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="333" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="333" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="344" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="52" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="344" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="344" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="531" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="535" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="541" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="559"><net_src comp="344" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="577"><net_src comp="68" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="586"><net_src comp="381" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="591"><net_src comp="387" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="599"><net_src comp="396" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="604"><net_src comp="402" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="418" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="616"><net_src comp="429" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="621"><net_src comp="435" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="629"><net_src comp="74" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="634"><net_src comp="453" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="639"><net_src comp="460" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="644"><net_src comp="467" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="649"><net_src comp="474" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="654"><net_src comp="481" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="660"><net_src comp="485" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="666"><net_src comp="489" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="672"><net_src comp="493" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="681"><net_src comp="503" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="686"><net_src comp="509" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="691"><net_src comp="513" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="699"><net_src comp="525" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="344" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {11 }
 - Input state : 
	Port: workload : data | {6 7 }
	Port: workload : data_offset | {1 }
	Port: workload : sbox | {5 9 }
	Port: workload : local_key_0 | {5 9 }
	Port: workload : local_key_1 | {5 9 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		j_2 : 1
		StgValue_18 : 2
		empty_5 : 1
	State 3
	State 4
		StgValue_31 : 1
	State 5
		exitcond3 : 1
		j_4 : 1
		StgValue_44 : 2
		tmp_2 : 1
		tmp_3 : 2
		tmp_4_cast : 3
		tmp7 : 4
		call_ret4 : 1
		call_ret : 1
	State 6
		exitcond5 : 1
		k_2 : 1
		StgValue_62 : 2
		tmp_7 : 1
		tmp8_cast : 2
		sum : 3
		sum_cast : 4
		data_addr : 5
		buf_0_1_5 : 6
	State 7
		buf_1_1_7 : 1
		buf_1_1_8 : 1
		buf_1_1_4 : 1
		buf_1_1_6 : 1
	State 8
	State 9
		buf_0_0_3 : 1
		buf_0_1_3 : 1
		buf_1_0_3 : 1
		buf_1_1_3 : 1
	State 10
		exitcond6 : 1
		j_5 : 1
		StgValue_95 : 2
		tmp_4 : 1
		tmp_5 : 1
	State 11
		exitcond : 1
		k_3 : 1
		StgValue_107 : 2
		tmp_8 : 1
		buf_1_load_phi : 2
		buf_0_load_phi : 2
		buf_load_phi : 3
		tmp1 : 1
		tmp10_cast : 2
		sum2 : 3
		sum2_cast : 4
		data_addr_1 : 5
		StgValue_117 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_aes256_encrypt_ecb_fu_351 |    1    |  8.4095 |   379   |   255   |
|          | grp_aes256_encrypt_ecb_fu_363 |    1    |  8.4095 |   379   |   255   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           j_2_fu_381          |    0    |    0    |    0    |    15   |
|          |           j_4_fu_396          |    0    |    0    |    0    |    10   |
|          |          tmp7_fu_418          |    0    |    0    |    0    |    13   |
|          |           k_2_fu_429          |    0    |    0    |    0    |    10   |
|    add   |           sum_fu_443          |    0    |    0    |    0    |    15   |
|          |           j_5_fu_503          |    0    |    0    |    0    |    10   |
|          |           k_3_fu_525          |    0    |    0    |    0    |    10   |
|          |          tmp1_fu_555          |    0    |    0    |    0    |    10   |
|          |          sum2_fu_564          |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_1_1_7_fu_453       |    0    |    0    |    0    |    8    |
|          |        buf_1_1_8_fu_460       |    0    |    0    |    0    |    8    |
|          |        buf_1_1_4_fu_467       |    0    |    0    |    0    |    8    |
|  select  |        buf_1_1_6_fu_474       |    0    |    0    |    0    |    8    |
|          |     buf_1_load_phi_fu_535     |    0    |    0    |    0    |    8    |
|          |     buf_0_load_phi_fu_541     |    0    |    0    |    0    |    8    |
|          |      buf_load_phi_fu_547      |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond2_fu_375       |    0    |    0    |    0    |    11   |
|          |        exitcond3_fu_390       |    0    |    0    |    0    |    8    |
|   icmp   |        exitcond5_fu_423       |    0    |    0    |    0    |    8    |
|          |        exitcond6_fu_497       |    0    |    0    |    0    |    8    |
|          |        exitcond_fu_519        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |  data_offset_read_read_fu_68  |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |    data_offset_cast_fu_387    |    0    |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_414       |    0    |    0    |    0    |    0    |
|   zext   |        tmp8_cast_fu_439       |    0    |    0    |    0    |    0    |
|          |        sum_cast_fu_448        |    0    |    0    |    0    |    0    |
|          |       tmp10_cast_fu_560       |    0    |    0    |    0    |    0    |
|          |        sum2_cast_fu_569       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_2_fu_402         |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_7_fu_435         |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_509         |    0    |    0    |    0    |    0    |
|          |          tmp_8_fu_531         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|          tmp_3_fu_406         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_0_0_3_fu_481       |    0    |    0    |    0    |    0    |
|extractvalue|        buf_0_1_3_fu_485       |    0    |    0    |    0    |    0    |
|          |        buf_1_0_3_fu_489       |    0    |    0    |    0    |    0    |
|          |        buf_1_1_3_fu_493       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |          tmp_5_fu_513         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    2    |  16.819 |   758   |   715   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    buf_0_0_1_reg_200   |    8   |
|  buf_0_0_2_be_reg_317  |    8   |
|    buf_0_0_2_reg_258   |    8   |
|    buf_0_0_3_reg_651   |    8   |
|     buf_0_0_reg_142    |    8   |
|    buf_0_1_1_reg_189   |    8   |
|  buf_0_1_2_be_reg_305  |    8   |
|    buf_0_1_2_reg_246   |    8   |
|    buf_0_1_3_reg_657   |    8   |
|     buf_0_1_reg_130    |    8   |
|    buf_1_0_1_reg_178   |    8   |
|  buf_1_0_2_be_reg_293  |    8   |
|    buf_1_0_2_reg_234   |    8   |
|    buf_1_0_3_reg_663   |    8   |
|     buf_1_0_reg_118    |    8   |
|    buf_1_1_1_reg_167   |    8   |
|  buf_1_1_2_be_reg_281  |    8   |
|    buf_1_1_2_reg_222   |    8   |
|    buf_1_1_3_reg_669   |    8   |
|    buf_1_1_4_reg_641   |    8   |
|    buf_1_1_6_reg_646   |    8   |
|    buf_1_1_7_reg_631   |    8   |
|    buf_1_1_8_reg_636   |    8   |
|     buf_1_1_reg_106    |    8   |
|    data_addr_reg_626   |    4   |
|data_offset_cast_reg_588|    5   |
|data_offset_read_reg_574|    4   |
|       i_2_reg_154      |    1   |
|       j_1_reg_211      |    2   |
|       j_2_reg_583      |    6   |
|       j_3_reg_329      |    2   |
|       j_4_reg_596      |    2   |
|       j_5_reg_678      |    2   |
|        j_reg_95        |    6   |
|       k_1_reg_340      |    2   |
|       k_2_reg_613      |    2   |
|       k_3_reg_696      |    2   |
|        k_reg_270       |    2   |
|      tmp7_reg_605      |    5   |
|      tmp_2_reg_601     |    1   |
|      tmp_4_reg_683     |    1   |
|      tmp_5_reg_688     |    2   |
|      tmp_7_reg_618     |    1   |
+------------------------+--------+
|          Total         |   244  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   3  |   4  |   12   ||    15   |
|  buf_1_1_reg_106 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_1_0_reg_118 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_1_reg_130 |  p0  |   2  |   8  |   16   ||    9    |
|  buf_0_0_reg_142 |  p0  |   2  |   8  |   16   ||    9    |
|    i_2_reg_154   |  p0  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   || 10.0287 ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   16   |   758  |   715  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   51   |
|  Register |    -   |    -   |   244  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   26   |  1002  |   766  |
+-----------+--------+--------+--------+--------+
