# Hardware Risk Register

> **Purpose**: Track and mitigate risks specific to hardware product development  
> **Review**: Weekly at sprint planning + Phase gate reviews

---

**Navigation**: [ğŸ  Home](../) | [ğŸ“‹ All Templates](../templates/) | [ğŸ“š All Guides](../guides/)

---

## Quick Guide

**Risk Score** = Impact (1-5) Ã— Likelihood (1-5)

| Priority | Score Range | Action |
|----------|-------------|--------|
| ğŸ”´ **Critical** | 15-25 | Immediate action required |
| ğŸŸ  **High** | 10-14 | Active mitigation in progress |
| ğŸŸ¡ **Medium** | 5-9 | Monitor and plan mitigation |
| ğŸŸ¢ **Low** | 1-4 | Accept and monitor |

---

## Project Info

- **Project**: `[PROJECT_NAME]`
- **PM**: `[PM_NAME]`
- **Last Update**: `[DATE]`
- **Next Review**: `[DATE]`

---

## Risk Assessment Scale

<details>
<summary><b>Click to expand Impact & Likelihood definitions</b></summary>

### Impact Scale (1-5)

| Score | Level | Description |
|:-----:|-------|-------------|
| 5 | **Critical** | Project failure, product recall, >50% budget overrun, >3mo delay, safety hazard |
| 4 | **High** | Major feature cut, 30-50% budget overrun, 1-3mo delay, compliance failure |
| 3 | **Medium** | Performance degraded, 15-30% budget overrun, 2-4wk delay, workaround needed |
| 2 | **Low** | Minor inconvenience, <15% budget impact, <2wk delay, cosmetic issues |
| 1 | **Minimal** | Negligible impact, absorbed within contingency |

### Likelihood Scale (1-5)

| Score | Level | Probability |
|:-----:|-------|-------------|
| 5 | **Almost Certain** | >70% - Expected to occur |
| 4 | **Likely** | 50-70% - Will probably occur |
| 3 | **Possible** | 30-50% - Might occur |
| 2 | **Unlikely** | 10-30% - Probably won't occur |
| 1 | **Rare** | <10% - Highly unlikely |

### Risk Priority Matrix

```
         LIKELIHOOD â†’
IMPACT   1    2    3    4    5
  â†“    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  5    â”‚ ğŸŸ¢  ğŸŸ¡  ğŸŸ   ğŸ”´  ğŸ”´  â”‚
  4    â”‚ ğŸŸ¢  ğŸŸ¡  ğŸŸ¡  ğŸŸ   ğŸ”´  â”‚
  3    â”‚ ğŸŸ¢  ğŸŸ¡  ğŸŸ¡  ğŸŸ¡  ğŸŸ   â”‚
  2    â”‚ ğŸŸ¢  ğŸŸ¢  ğŸŸ¡  ğŸŸ¡  ğŸŸ¡  â”‚
  1    â”‚ ğŸŸ¢  ğŸŸ¢  ğŸŸ¢  ğŸŸ¢  ğŸŸ¢  â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</details>

---

## 1. Supply Chain Risks

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **SC-001** | **Component EOL announced** mid-project (e.g., MCU) | 5 | 3 | **15** ğŸŸ  | ğŸŸ¡ Active | â€¢ 2nd source alternatives<br>â€¢ 6mo buffer stock<br>â€¢ Pin-compatible family | `[Name]` |
| **SC-002** | **Extended lead time** (8â†’16 weeks) | 4 | 4 | **16** ğŸ”´ | ğŸŸ¡ Active | â€¢ Dual-source qualification<br>â€¢ Early procurement<br>â€¢ Alternative specs | `[Name]` |
| **SC-003** | **Battery price surge** >30% | 3 | 3 | **9** ğŸŸ¡ | ğŸŸ¡ Active | â€¢ 12mo price lock-in<br>â€¢ Alternative chemistries<br>â€¢ 20% BOM contingency | `[Name]` |
| **SC-004** | **Single-source connector** | 5 | 2 | **10** ğŸŸ  | ğŸŸ¡ Active | â€¢ Standard alternative<br>â€¢ Extended supply agreement<br>â€¢ 12mo inventory | `[Name]` |
| **SC-005** | **PCB fab yield** drops <90% | 4 | 2 | **8** ğŸŸ¡ | ğŸŸ¢ Mitigated | â€¢ 2nd fab qualified<br>â€¢ Incoming QC<br>â€¢ Supplier SPC data | `[Name]` |
| **SC-006** | **Geopolitical supply disruption** | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ Diversify geography<br>â€¢ Policy monitoring<br>â€¢ Strategic inventory | `[Name]` |

<details>
<summary><b>â• Add new supply chain risk</b></summary>

```markdown
| **SC-XXX** | [Description] | X | X | XX | ğŸŸ¡ Active | â€¢ [Strategy 1]<br>â€¢ [Strategy 2] | [Owner] |
```

</details>

---

## 2. Technical Risks - Hardware

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **TH-001** | **Thermal failure**: Drivers exceed 100Â°C @ 40Â°C ambient | 5 | 4 | **20** ğŸ”´ | ğŸ”´ Critical | â€¢ CFD thermal sim<br>â€¢ Heatsinks + fans<br>â€¢ 80% power derate<br>â€¢ EVT thermal testing | `[Name]` |
| **TH-002** | **EMI non-compliance**: FCC fail by 8dB | 5 | 3 | **15** ğŸŸ  | ğŸŸ¡ Active | â€¢ Pre-compliance at EVT<br>â€¢ Shielding/filters<br>â€¢ PCB layout opt<br>â€¢ $15K retest budget | `[Name]` |
| **TH-003** | **Mechanical collision** (tolerance stack-up) | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ 3D tolerance analysis<br>â€¢ Extreme tolerance test<br>â€¢ +2mm clearance | `[Name]` |
| **TH-004** | **Power budget exceeded** (-25% battery life) | 4 | 4 | **16** ğŸ”´ | ğŸŸ¡ Active | â€¢ Subsystem profiling<br>â€¢ Sleep modes<br>â€¢ +20% capacity<br>â€¢ FW optimization | `[Name]` |
| **TH-005** | **Sensor drift** >10% (temp/humidity) | 3 | 3 | **9** ğŸŸ¡ | ğŸŸ¡ Active | â€¢ -10Â°C to +50Â°C test<br>â€¢ Calibration algo<br>â€¢ Conformal coating | `[Name]` |
| **TH-006** | **Vibration failure** (MIL-STD-810G) | 4 | 2 | **8** ğŸŸ¡ | ğŸŸ¢ Mitigated | â€¢ Strain relief<br>â€¢ DVT vibration test<br>â€¢ Conformal coating | `[Name]` |

---

## 3. Technical Risks - Firmware

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **TS-001** | **HW/SW integration delay** (HW late) | 5 | 4 | **20** ğŸ”´ | ğŸ”´ Critical | â€¢ Dev boards -4wk early<br>â€¢ HW emulation<br>â€¢ Reference platform dev | `[Name]` |
| **TS-002** | **Real-time deadline miss** (1ms loop) | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ RTOS guaranteed timing<br>â€¢ Code profiling<br>â€¢ Faster MCU option | `[Name]` |
| **TS-003** | **OTA bricking** devices | 5 | 2 | **10** ğŸŸ  | ğŸŸ¡ Active | â€¢ Dual-bank firmware<br>â€¢ Auto rollback<br>â€¢ Recovery bootloader | `[Name]` |

---

## 4. Manufacturing Risks

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **MF-001** | **Low yield** 75% vs 95% target | 5 | 3 | **15** ğŸŸ  | ğŸŸ¡ Active | â€¢ DVT DFMA review<br>â€¢ 100-unit pilot<br>â€¢ Poka-yoke fixtures<br>â€¢ Training program | `[Name]` |
| **MF-002** | **Assembly takes 2x time** | 3 | 4 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ Time-motion study<br>â€¢ DFM simplification<br>â€¢ Assembly jigs<br>â€¢ Video training | `[Name]` |
| **MF-003** | **Test fixtures not ready** for PVT | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ Start design at DVT<br>â€¢ Parallel development<br>â€¢ $25K test budget | `[Name]` |
| **MF-004** | **Calibration adds 15min/unit** | 3 | 3 | **9** ğŸŸ¡ | ğŸŸ¡ Active | â€¢ Auto calibration<br>â€¢ Golden reference<br>â€¢ Self-cal firmware | `[Name]` |
| **MF-005** | **CM capacity** 1K vs 2K/mo target | 4 | 2 | **8** ğŸŸ¡ | ğŸŸ¢ Mitigated | â€¢ 2nd CM qualified<br>â€¢ Gradual ramp<br>â€¢ Build inventory | `[Name]` |

---

## 5. Compliance & Regulatory

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **CR-001** | **CE cert delay** (2 iterations) | 5 | 3 | **15** ğŸŸ  | ğŸŸ¡ Active | â€¢ EVT/DVT pre-test<br>â€¢ 6dB design margin<br>â€¢ Early lab consult<br>â€¢ 8wk cert window | `[Name]` |
| **CR-002** | **UL flammability fail** | 5 | 2 | **10** ğŸŸ  | ğŸŸ¡ Active | â€¢ UL V-0 materials<br>â€¢ DVT safety review<br>â€¢ Pre-test consultant | `[Name]` |
| **CR-003** | **RoHS violation** (supplier swap) | 4 | 2 | **8** ğŸŸ¡ | ğŸŸ¢ Mitigated | â€¢ Compliance certs in PO<br>â€¢ Incoming inspection<br>â€¢ Supplier audits | `[Name]` |
| **CR-004** | **Patent infringement claim** | 4 | 2 | **8** ğŸŸ¡ | ğŸŸ¡ Active | â€¢ Patent clearance<br>â€¢ Legal review<br>â€¢ Design-around ready | `[Name]` |
| **CR-005** | **Export control** (ITAR/EAR) | 3 | 2 | **6** ğŸŸ¡ | ğŸŸ¢ Mitigated | â€¢ Trade compliance<br>â€¢ Non-restricted alts<br>â€¢ Export license | `[Name]` |

---

## 6. Market & Business

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **MB-001** | **Competitor launches -3mo early** | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ Timeline acceleration<br>â€¢ Feature differentiation<br>â€¢ Competitor monitoring | `[Name]` |
| **MB-002** | **BOM cost +25% over target** | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ Value engineering<br>â€¢ Volume discounts<br>â€¢ MVP prioritization | `[Name]` |
| **MB-003** | **Demand -40% vs forecast** | 3 | 3 | **9** ğŸŸ¡ | ğŸŸ¡ Active | â€¢ Flexible CM contracts<br>â€¢ Phased ramp<br>â€¢ JIT ordering | `[Name]` |

---

## 7. Project Management

| ID | Risk | I | L | Score | Status | Mitigation | Owner |
|----|------|:-:|:-:|:-----:|:------:|------------|-------|
| **PM-001** | **Lead HW engineer leaves** @ DVT | 5 | 2 | **10** ğŸŸ  | ğŸŸ¡ Active | â€¢ Cross-training<br>â€¢ Design documentation<br>â€¢ Retention packages | `[Name]` |
| **PM-002** | **Scope creep** +3 features mid-dev | 4 | 4 | **16** ğŸ”´ | ğŸŸ¡ Active | â€¢ Change control<br>â€¢ Impact assessment<br>â€¢ Phase 2 parking lot | `[Name]` |
| **PM-003** | **HW/SW spec misalignment** | 4 | 3 | **12** ğŸŸ  | ğŸŸ¡ Active | â€¢ Weekly integration sync<br>â€¢ Interface control doc<br>â€¢ Daily standups | `[Name]` |

---

## Risk Summary

### By Priority

```
ğŸ”´ Critical (15-25):  5 risks  âš ï¸  IMMEDIATE ACTION REQUIRED
ğŸŸ  High (10-14):     15 risks  â†’  Active mitigation in progress
ğŸŸ¡ Medium (5-9):      7 risks  â†’  Monitor regularly
ğŸŸ¢ Low (1-4):         0 risks  â†’  Accept and track
```

### By Status

- ğŸ”´ **Critical Attention**: 2 risks (TH-001, TS-001)
- ğŸŸ¡ **Active Monitoring**: 23 risks
- ğŸŸ¢ **Mitigated**: 4 risks
- âšª **Closed**: 0 risks

### Top 5 Risks (by Score)

1. **TH-001** - Thermal management failure â†’ **Score: 20** ğŸ”´
2. **TS-001** - HW/SW integration delays â†’ **Score: 20** ğŸ”´
3. **SC-002** - Extended component lead times â†’ **Score: 16** ğŸ”´
4. **TH-004** - Power budget exceeded â†’ **Score: 16** ğŸ”´
5. **PM-002** - Scope creep â†’ **Score: 16** ğŸ”´

---

## Best Practices

### Risk Review Cadence

| Frequency | Scope | Participants |
|-----------|-------|--------------|
| **Daily** | ğŸ”´ Critical risks only | PM + Risk owners |
| **Weekly** | All active risks | Full team at sprint planning |
| **Bi-weekly** | Risk register update | Cross-functional review |
| **Phase Gates** | Complete assessment | Stakeholders + leadership |

### Mitigation Strategies

| Strategy | When to Use | Example |
|----------|-------------|---------|
| **Avoid** | Eliminate risk completely | Remove single-source component from design |
| **Reduce** | Lower probability/impact | Pre-compliance testing, dual sourcing |
| **Transfer** | Shift to another party | Insurance, supplier warranties, outsourcing |
| **Accept** | Score acceptable | Monitor with contingency plan |

### Phase-Specific Focus

- **Concept**: Technical feasibility, market validation
- **EVT**: Component availability, thermal/power, HW/SW integration
- **DVT**: Compliance testing, manufacturing yield, BOM cost
- **PVT**: Production capacity, test coverage, quality metrics

### Risk Identification Sources

- FMEA (Failure Mode and Effect Analysis)
- Design reviews and technical discussions
- Supplier communications and market intelligence
- Lessons learned from past projects
- Team brainstorming sessions

---

## Status Definitions

| Icon | Status | Description | Action |
|:----:|--------|-------------|--------|
| ğŸ”´ | **Critical** | Requires immediate escalation | Daily review, leadership involved |
| ğŸŸ¡ | **Active** | Mitigation plan in progress | Regular monitoring, execute plan |
| ğŸŸ¢ | **Mitigated** | Actions complete, risk acceptable | Watch for re-emergence |
| ğŸ”µ | **Occurred** | Risk event happened | Manage impact, capture lessons |
| âšª | **Closed** | No longer applicable | Archive for reference |

---

## Quick Actions

### Adding a New Risk

1. Choose appropriate category (SC, TH, TS, MF, CR, MB, PM)
2. Assign next sequential ID (e.g., SC-007)
3. Score Impact Ã— Likelihood
4. Define concrete mitigation steps
5. Assign owner and target date
6. Update summary dashboard

### Escalating a Risk

> [!WARNING]
> When risk score â‰¥ 15 or status changes to ğŸ”´:

1. Alert PM and executive sponsor immediately
2. Schedule mitigation review within 24 hours
3. Allocate additional resources if needed
4. Document escalation in notes section

---

## Notes & Lessons Learned

> [!NOTE]
> Use this section to capture key insights and improve future risk management

### Key Insights
*[Document patterns, surprises, and recurring themes]*

### Early Warning Indicators
*[Track leading signals that predict risk occurrence]*

### Process Improvements
*[Capture ideas for next project]*

---

**Document Version**: 1.0  
**Template**: hardware-pm-starter-kit v1.0  
**Last Review**: `[DATE]`  
**Next Review**: `[DATE]`

---

## Related Templates

- [Project Charter](./project-charter-hardware.md) - Project scope and constraints
- [Phase Gate Checklist](./phase-gate-checklist.md) - Gate review criteria
- [Sprint Planning](./sprint-planning-hardware.md) - Hardware sprint template
- [Lessons Learned](./lessons-learned-template.md) - Post-project review
