//   Ordt 171103.01 autogenerated file 
//   Input: /mnt/d/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/spec/manual/opendla.rdl
//   Parms: opendla.parms
//   Date: Fri Feb 07 12:29:53 CET 2020
//

//
//---------- module addrmap_NVDLA_jrdl_logic
//
module addrmap_NVDLA_jrdl_logic
(
  clk,
  reset,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re,
  d2l_NVDLA_GLB_S_INTR_MASK_w,
  d2l_NVDLA_GLB_S_INTR_MASK_we,
  d2l_NVDLA_GLB_S_INTR_MASK_re,
  d2l_NVDLA_GLB_S_INTR_SET_w,
  d2l_NVDLA_GLB_S_INTR_SET_we,
  d2l_NVDLA_GLB_S_INTR_SET_re,
  d2l_NVDLA_GLB_S_INTR_STATUS_w,
  d2l_NVDLA_GLB_S_INTR_STATUS_we,
  d2l_NVDLA_GLB_S_INTR_STATUS_re,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re,
  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w,
  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we,
  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re,
  d2l_NVDLA_MCIF_STATUS_w,
  d2l_NVDLA_MCIF_STATUS_we,
  d2l_NVDLA_MCIF_STATUS_re,
  d2l_NVDLA_CDMA_S_STATUS_w,
  d2l_NVDLA_CDMA_S_STATUS_we,
  d2l_NVDLA_CDMA_S_STATUS_re,
  d2l_NVDLA_CDMA_S_POINTER_w,
  d2l_NVDLA_CDMA_S_POINTER_we,
  d2l_NVDLA_CDMA_S_POINTER_re,
  d2l_NVDLA_CDMA_S_ARBITER_w,
  d2l_NVDLA_CDMA_S_ARBITER_we,
  d2l_NVDLA_CDMA_S_ARBITER_re,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re,
  d2l_NVDLA_CDMA_D_OP_ENABLE_w,
  d2l_NVDLA_CDMA_D_OP_ENABLE_we,
  d2l_NVDLA_CDMA_D_OP_ENABLE_re,
  d2l_NVDLA_CDMA_D_MISC_CFG_w,
  d2l_NVDLA_CDMA_D_MISC_CFG_we,
  d2l_NVDLA_CDMA_D_MISC_CFG_re,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_re,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_w,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_we,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_re,
  d2l_NVDLA_CDMA_D_DAIN_MAP_w,
  d2l_NVDLA_CDMA_D_DAIN_MAP_we,
  d2l_NVDLA_CDMA_D_DAIN_MAP_re,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_w,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_w,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_w,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_BYTES_w,
  d2l_NVDLA_CDMA_D_WMB_BYTES_we,
  d2l_NVDLA_CDMA_D_WMB_BYTES_re,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_w,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re,
  d2l_NVDLA_CDMA_D_CVT_CFG_w,
  d2l_NVDLA_CDMA_D_CVT_CFG_we,
  d2l_NVDLA_CDMA_D_CVT_CFG_re,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_w,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_we,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_re,
  d2l_NVDLA_CDMA_D_CVT_SCALE_w,
  d2l_NVDLA_CDMA_D_CVT_SCALE_we,
  d2l_NVDLA_CDMA_D_CVT_SCALE_re,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_w,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_we,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re,
  d2l_NVDLA_CDMA_D_BANK_w,
  d2l_NVDLA_CDMA_D_BANK_we,
  d2l_NVDLA_CDMA_D_BANK_re,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_CYA_w,
  d2l_NVDLA_CDMA_D_CYA_we,
  d2l_NVDLA_CDMA_D_CYA_re,
  d2l_NVDLA_CSC_S_STATUS_w,
  d2l_NVDLA_CSC_S_STATUS_we,
  d2l_NVDLA_CSC_S_STATUS_re,
  d2l_NVDLA_CSC_S_POINTER_w,
  d2l_NVDLA_CSC_S_POINTER_we,
  d2l_NVDLA_CSC_S_POINTER_re,
  d2l_NVDLA_CSC_D_OP_ENABLE_w,
  d2l_NVDLA_CSC_D_OP_ENABLE_we,
  d2l_NVDLA_CSC_D_OP_ENABLE_re,
  d2l_NVDLA_CSC_D_MISC_CFG_w,
  d2l_NVDLA_CSC_D_MISC_CFG_we,
  d2l_NVDLA_CSC_D_MISC_CFG_re,
  d2l_NVDLA_CSC_D_DATAIN_FORMAT_w,
  d2l_NVDLA_CSC_D_DATAIN_FORMAT_we,
  d2l_NVDLA_CSC_D_DATAIN_FORMAT_re,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re,
  d2l_NVDLA_CSC_D_BATCH_NUMBER_w,
  d2l_NVDLA_CSC_D_BATCH_NUMBER_we,
  d2l_NVDLA_CSC_D_BATCH_NUMBER_re,
  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w,
  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we,
  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re,
  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w,
  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we,
  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re,
  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w,
  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we,
  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re,
  d2l_NVDLA_CSC_D_WEIGHT_BYTES_w,
  d2l_NVDLA_CSC_D_WEIGHT_BYTES_we,
  d2l_NVDLA_CSC_D_WEIGHT_BYTES_re,
  d2l_NVDLA_CSC_D_WMB_BYTES_w,
  d2l_NVDLA_CSC_D_WMB_BYTES_we,
  d2l_NVDLA_CSC_D_WMB_BYTES_re,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re,
  d2l_NVDLA_CSC_D_ATOMICS_w,
  d2l_NVDLA_CSC_D_ATOMICS_we,
  d2l_NVDLA_CSC_D_ATOMICS_re,
  d2l_NVDLA_CSC_D_RELEASE_w,
  d2l_NVDLA_CSC_D_RELEASE_we,
  d2l_NVDLA_CSC_D_RELEASE_re,
  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w,
  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we,
  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re,
  d2l_NVDLA_CSC_D_DILATION_EXT_w,
  d2l_NVDLA_CSC_D_DILATION_EXT_we,
  d2l_NVDLA_CSC_D_DILATION_EXT_re,
  d2l_NVDLA_CSC_D_ZERO_PADDING_w,
  d2l_NVDLA_CSC_D_ZERO_PADDING_we,
  d2l_NVDLA_CSC_D_ZERO_PADDING_re,
  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w,
  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we,
  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re,
  d2l_NVDLA_CSC_D_BANK_w,
  d2l_NVDLA_CSC_D_BANK_we,
  d2l_NVDLA_CSC_D_BANK_re,
  d2l_NVDLA_CSC_D_PRA_CFG_w,
  d2l_NVDLA_CSC_D_PRA_CFG_we,
  d2l_NVDLA_CSC_D_PRA_CFG_re,
  d2l_NVDLA_CSC_D_CYA_w,
  d2l_NVDLA_CSC_D_CYA_we,
  d2l_NVDLA_CSC_D_CYA_re,
  d2l_NVDLA_CMAC_A_S_STATUS_w,
  d2l_NVDLA_CMAC_A_S_STATUS_we,
  d2l_NVDLA_CMAC_A_S_STATUS_re,
  d2l_NVDLA_CMAC_A_S_POINTER_w,
  d2l_NVDLA_CMAC_A_S_POINTER_we,
  d2l_NVDLA_CMAC_A_S_POINTER_re,
  d2l_NVDLA_CMAC_A_D_OP_ENABLE_w,
  d2l_NVDLA_CMAC_A_D_OP_ENABLE_we,
  d2l_NVDLA_CMAC_A_D_OP_ENABLE_re,
  d2l_NVDLA_CMAC_A_D_MISC_CFG_w,
  d2l_NVDLA_CMAC_A_D_MISC_CFG_we,
  d2l_NVDLA_CMAC_A_D_MISC_CFG_re,
  d2l_NVDLA_CMAC_B_S_STATUS_w,
  d2l_NVDLA_CMAC_B_S_STATUS_we,
  d2l_NVDLA_CMAC_B_S_STATUS_re,
  d2l_NVDLA_CMAC_B_S_POINTER_w,
  d2l_NVDLA_CMAC_B_S_POINTER_we,
  d2l_NVDLA_CMAC_B_S_POINTER_re,
  d2l_NVDLA_CMAC_B_D_OP_ENABLE_w,
  d2l_NVDLA_CMAC_B_D_OP_ENABLE_we,
  d2l_NVDLA_CMAC_B_D_OP_ENABLE_re,
  d2l_NVDLA_CMAC_B_D_MISC_CFG_w,
  d2l_NVDLA_CMAC_B_D_MISC_CFG_we,
  d2l_NVDLA_CMAC_B_D_MISC_CFG_re,
  d2l_NVDLA_CACC_S_STATUS_w,
  d2l_NVDLA_CACC_S_STATUS_we,
  d2l_NVDLA_CACC_S_STATUS_re,
  d2l_NVDLA_CACC_S_POINTER_w,
  d2l_NVDLA_CACC_S_POINTER_we,
  d2l_NVDLA_CACC_S_POINTER_re,
  d2l_NVDLA_CACC_D_OP_ENABLE_w,
  d2l_NVDLA_CACC_D_OP_ENABLE_we,
  d2l_NVDLA_CACC_D_OP_ENABLE_re,
  d2l_NVDLA_CACC_D_MISC_CFG_w,
  d2l_NVDLA_CACC_D_MISC_CFG_we,
  d2l_NVDLA_CACC_D_MISC_CFG_re,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re,
  d2l_NVDLA_CACC_D_DATAOUT_ADDR_w,
  d2l_NVDLA_CACC_D_DATAOUT_ADDR_we,
  d2l_NVDLA_CACC_D_DATAOUT_ADDR_re,
  d2l_NVDLA_CACC_D_BATCH_NUMBER_w,
  d2l_NVDLA_CACC_D_BATCH_NUMBER_we,
  d2l_NVDLA_CACC_D_BATCH_NUMBER_re,
  d2l_NVDLA_CACC_D_LINE_STRIDE_w,
  d2l_NVDLA_CACC_D_LINE_STRIDE_we,
  d2l_NVDLA_CACC_D_LINE_STRIDE_re,
  d2l_NVDLA_CACC_D_SURF_STRIDE_w,
  d2l_NVDLA_CACC_D_SURF_STRIDE_we,
  d2l_NVDLA_CACC_D_SURF_STRIDE_re,
  d2l_NVDLA_CACC_D_DATAOUT_MAP_w,
  d2l_NVDLA_CACC_D_DATAOUT_MAP_we,
  d2l_NVDLA_CACC_D_DATAOUT_MAP_re,
  d2l_NVDLA_CACC_D_CLIP_CFG_w,
  d2l_NVDLA_CACC_D_CLIP_CFG_we,
  d2l_NVDLA_CACC_D_CLIP_CFG_re,
  d2l_NVDLA_CACC_D_OUT_SATURATION_w,
  d2l_NVDLA_CACC_D_OUT_SATURATION_we,
  d2l_NVDLA_CACC_D_OUT_SATURATION_re,
  d2l_NVDLA_CACC_D_CYA_w,
  d2l_NVDLA_CACC_D_CYA_we,
  d2l_NVDLA_CACC_D_CYA_re,
  d2l_NVDLA_SDP_RDMA_S_STATUS_w,
  d2l_NVDLA_SDP_RDMA_S_STATUS_we,
  d2l_NVDLA_SDP_RDMA_S_STATUS_re,
  d2l_NVDLA_SDP_RDMA_S_POINTER_w,
  d2l_NVDLA_SDP_RDMA_S_POINTER_we,
  d2l_NVDLA_SDP_RDMA_S_POINTER_re,
  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w,
  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we,
  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w,
  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we,
  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re,
  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w,
  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we,
  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re,
  d2l_NVDLA_SDP_S_STATUS_w,
  d2l_NVDLA_SDP_S_STATUS_we,
  d2l_NVDLA_SDP_S_STATUS_re,
  d2l_NVDLA_SDP_S_POINTER_w,
  d2l_NVDLA_SDP_S_POINTER_we,
  d2l_NVDLA_SDP_S_POINTER_re,
  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w,
  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we,
  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re,
  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w,
  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we,
  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re,
  d2l_NVDLA_SDP_S_LUT_CFG_w,
  d2l_NVDLA_SDP_S_LUT_CFG_we,
  d2l_NVDLA_SDP_S_LUT_CFG_re,
  d2l_NVDLA_SDP_S_LUT_INFO_w,
  d2l_NVDLA_SDP_S_LUT_INFO_we,
  d2l_NVDLA_SDP_S_LUT_INFO_re,
  d2l_NVDLA_SDP_S_LUT_LE_START_w,
  d2l_NVDLA_SDP_S_LUT_LE_START_we,
  d2l_NVDLA_SDP_S_LUT_LE_START_re,
  d2l_NVDLA_SDP_S_LUT_LE_END_w,
  d2l_NVDLA_SDP_S_LUT_LE_END_we,
  d2l_NVDLA_SDP_S_LUT_LE_END_re,
  d2l_NVDLA_SDP_S_LUT_LO_START_w,
  d2l_NVDLA_SDP_S_LUT_LO_START_we,
  d2l_NVDLA_SDP_S_LUT_LO_START_re,
  d2l_NVDLA_SDP_S_LUT_LO_END_w,
  d2l_NVDLA_SDP_S_LUT_LO_END_we,
  d2l_NVDLA_SDP_S_LUT_LO_END_re,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re,
  d2l_NVDLA_SDP_D_OP_ENABLE_w,
  d2l_NVDLA_SDP_D_OP_ENABLE_we,
  d2l_NVDLA_SDP_D_OP_ENABLE_re,
  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w,
  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we,
  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re,
  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w,
  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we,
  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re,
  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w,
  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we,
  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w,
  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we,
  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re,
  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_D_DP_BS_CFG_w,
  d2l_NVDLA_SDP_D_DP_BS_CFG_we,
  d2l_NVDLA_SDP_D_DP_BS_CFG_re,
  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w,
  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we,
  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re,
  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w,
  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we,
  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re,
  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_BN_CFG_w,
  d2l_NVDLA_SDP_D_DP_BN_CFG_we,
  d2l_NVDLA_SDP_D_DP_BN_CFG_re,
  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w,
  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we,
  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re,
  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w,
  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we,
  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re,
  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_CFG_w,
  d2l_NVDLA_SDP_D_DP_EW_CFG_we,
  d2l_NVDLA_SDP_D_DP_EW_CFG_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re,
  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w,
  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we,
  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re,
  d2l_NVDLA_SDP_D_DST_DMA_CFG_w,
  d2l_NVDLA_SDP_D_DST_DMA_CFG_we,
  d2l_NVDLA_SDP_D_DST_DMA_CFG_re,
  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_D_DATA_FORMAT_w,
  d2l_NVDLA_SDP_D_DATA_FORMAT_we,
  d2l_NVDLA_SDP_D_DATA_FORMAT_re,
  d2l_NVDLA_SDP_D_CVT_OFFSET_w,
  d2l_NVDLA_SDP_D_CVT_OFFSET_we,
  d2l_NVDLA_SDP_D_CVT_OFFSET_re,
  d2l_NVDLA_SDP_D_CVT_SCALE_w,
  d2l_NVDLA_SDP_D_CVT_SCALE_we,
  d2l_NVDLA_SDP_D_CVT_SCALE_re,
  d2l_NVDLA_SDP_D_CVT_SHIFT_w,
  d2l_NVDLA_SDP_D_CVT_SHIFT_we,
  d2l_NVDLA_SDP_D_CVT_SHIFT_re,
  d2l_NVDLA_SDP_D_STATUS_w,
  d2l_NVDLA_SDP_D_STATUS_we,
  d2l_NVDLA_SDP_D_STATUS_re,
  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w,
  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we,
  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re,
  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w,
  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we,
  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re,
  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w,
  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we,
  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re,
  d2l_NVDLA_SDP_D_PERF_ENABLE_w,
  d2l_NVDLA_SDP_D_PERF_ENABLE_we,
  d2l_NVDLA_SDP_D_PERF_ENABLE_re,
  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w,
  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we,
  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re,
  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w,
  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we,
  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re,
  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w,
  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we,
  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re,
  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w,
  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we,
  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re,
  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w,
  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we,
  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re,
  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w,
  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we,
  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re,
  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w,
  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we,
  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re,
  d2l_NVDLA_PDP_RDMA_S_STATUS_w,
  d2l_NVDLA_PDP_RDMA_S_STATUS_we,
  d2l_NVDLA_PDP_RDMA_S_STATUS_re,
  d2l_NVDLA_PDP_RDMA_S_POINTER_w,
  d2l_NVDLA_PDP_RDMA_S_POINTER_we,
  d2l_NVDLA_PDP_RDMA_S_POINTER_re,
  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w,
  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we,
  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re,
  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w,
  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we,
  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re,
  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w,
  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we,
  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re,
  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w,
  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we,
  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re,
  d2l_NVDLA_PDP_RDMA_D_CYA_w,
  d2l_NVDLA_PDP_RDMA_D_CYA_we,
  d2l_NVDLA_PDP_RDMA_D_CYA_re,
  d2l_NVDLA_PDP_S_STATUS_w,
  d2l_NVDLA_PDP_S_STATUS_we,
  d2l_NVDLA_PDP_S_STATUS_re,
  d2l_NVDLA_PDP_S_POINTER_w,
  d2l_NVDLA_PDP_S_POINTER_we,
  d2l_NVDLA_PDP_S_POINTER_re,
  d2l_NVDLA_PDP_D_OP_ENABLE_w,
  d2l_NVDLA_PDP_D_OP_ENABLE_we,
  d2l_NVDLA_PDP_D_OP_ENABLE_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re,
  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w,
  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we,
  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re,
  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re,
  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re,
  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w,
  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we,
  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re,
  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w,
  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we,
  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re,
  d2l_NVDLA_PDP_D_DST_RAM_CFG_w,
  d2l_NVDLA_PDP_D_DST_RAM_CFG_we,
  d2l_NVDLA_PDP_D_DST_RAM_CFG_re,
  d2l_NVDLA_PDP_D_DATA_FORMAT_w,
  d2l_NVDLA_PDP_D_DATA_FORMAT_we,
  d2l_NVDLA_PDP_D_DATA_FORMAT_re,
  d2l_NVDLA_PDP_D_INF_INPUT_NUM_w,
  d2l_NVDLA_PDP_D_INF_INPUT_NUM_we,
  d2l_NVDLA_PDP_D_INF_INPUT_NUM_re,
  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w,
  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we,
  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re,
  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w,
  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we,
  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re,
  d2l_NVDLA_PDP_D_PERF_ENABLE_w,
  d2l_NVDLA_PDP_D_PERF_ENABLE_we,
  d2l_NVDLA_PDP_D_PERF_ENABLE_re,
  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w,
  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we,
  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re,
  d2l_NVDLA_PDP_D_CYA_w,
  d2l_NVDLA_PDP_D_CYA_we,
  d2l_NVDLA_PDP_D_CYA_re,
  d2l_NVDLA_CDP_RDMA_S_STATUS_w,
  d2l_NVDLA_CDP_RDMA_S_STATUS_we,
  d2l_NVDLA_CDP_RDMA_S_STATUS_re,
  d2l_NVDLA_CDP_RDMA_S_POINTER_w,
  d2l_NVDLA_CDP_RDMA_S_POINTER_we,
  d2l_NVDLA_CDP_RDMA_S_POINTER_re,
  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w,
  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we,
  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re,
  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w,
  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we,
  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re,
  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w,
  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we,
  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re,
  d2l_NVDLA_CDP_RDMA_D_CYA_w,
  d2l_NVDLA_CDP_RDMA_D_CYA_we,
  d2l_NVDLA_CDP_RDMA_D_CYA_re,
  d2l_NVDLA_CDP_S_STATUS_w,
  d2l_NVDLA_CDP_S_STATUS_we,
  d2l_NVDLA_CDP_S_STATUS_re,
  d2l_NVDLA_CDP_S_POINTER_w,
  d2l_NVDLA_CDP_S_POINTER_we,
  d2l_NVDLA_CDP_S_POINTER_re,
  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w,
  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we,
  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re,
  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w,
  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we,
  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re,
  d2l_NVDLA_CDP_S_LUT_CFG_w,
  d2l_NVDLA_CDP_S_LUT_CFG_we,
  d2l_NVDLA_CDP_S_LUT_CFG_re,
  d2l_NVDLA_CDP_S_LUT_INFO_w,
  d2l_NVDLA_CDP_S_LUT_INFO_we,
  d2l_NVDLA_CDP_S_LUT_INFO_re,
  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re,
  d2l_NVDLA_CDP_D_OP_ENABLE_w,
  d2l_NVDLA_CDP_D_OP_ENABLE_we,
  d2l_NVDLA_CDP_D_OP_ENABLE_re,
  d2l_NVDLA_CDP_D_FUNC_BYPASS_w,
  d2l_NVDLA_CDP_D_FUNC_BYPASS_we,
  d2l_NVDLA_CDP_D_FUNC_BYPASS_re,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re,
  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w,
  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we,
  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re,
  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w,
  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we,
  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re,
  d2l_NVDLA_CDP_D_DST_DMA_CFG_w,
  d2l_NVDLA_CDP_D_DST_DMA_CFG_we,
  d2l_NVDLA_CDP_D_DST_DMA_CFG_re,
  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w,
  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we,
  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re,
  d2l_NVDLA_CDP_D_DATA_FORMAT_w,
  d2l_NVDLA_CDP_D_DATA_FORMAT_we,
  d2l_NVDLA_CDP_D_DATA_FORMAT_re,
  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_CDP_D_LRN_CFG_w,
  d2l_NVDLA_CDP_D_LRN_CFG_we,
  d2l_NVDLA_CDP_D_LRN_CFG_re,
  d2l_NVDLA_CDP_D_DATIN_OFFSET_w,
  d2l_NVDLA_CDP_D_DATIN_OFFSET_we,
  d2l_NVDLA_CDP_D_DATIN_OFFSET_re,
  d2l_NVDLA_CDP_D_DATIN_SCALE_w,
  d2l_NVDLA_CDP_D_DATIN_SCALE_we,
  d2l_NVDLA_CDP_D_DATIN_SCALE_re,
  d2l_NVDLA_CDP_D_DATIN_SHIFTER_w,
  d2l_NVDLA_CDP_D_DATIN_SHIFTER_we,
  d2l_NVDLA_CDP_D_DATIN_SHIFTER_re,
  d2l_NVDLA_CDP_D_DATOUT_OFFSET_w,
  d2l_NVDLA_CDP_D_DATOUT_OFFSET_we,
  d2l_NVDLA_CDP_D_DATOUT_OFFSET_re,
  d2l_NVDLA_CDP_D_DATOUT_SCALE_w,
  d2l_NVDLA_CDP_D_DATOUT_SCALE_we,
  d2l_NVDLA_CDP_D_DATOUT_SCALE_re,
  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w,
  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we,
  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re,
  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w,
  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we,
  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re,
  d2l_NVDLA_CDP_D_INF_INPUT_NUM_w,
  d2l_NVDLA_CDP_D_INF_INPUT_NUM_we,
  d2l_NVDLA_CDP_D_INF_INPUT_NUM_re,
  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w,
  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we,
  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re,
  d2l_NVDLA_CDP_D_OUT_SATURATION_w,
  d2l_NVDLA_CDP_D_OUT_SATURATION_we,
  d2l_NVDLA_CDP_D_OUT_SATURATION_re,
  d2l_NVDLA_CDP_D_PERF_ENABLE_w,
  d2l_NVDLA_CDP_D_PERF_ENABLE_we,
  d2l_NVDLA_CDP_D_PERF_ENABLE_re,
  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w,
  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we,
  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re,
  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w,
  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we,
  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re,
  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w,
  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we,
  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re,
  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w,
  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we,
  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re,
  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w,
  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we,
  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re,
  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w,
  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we,
  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re,
  d2l_NVDLA_CDP_D_CYA_w,
  d2l_NVDLA_CDP_D_CYA_we,
  d2l_NVDLA_CDP_D_CYA_re,
  d2l_NVDLA_GEC_FEATURE_w,
  d2l_NVDLA_GEC_FEATURE_we,
  d2l_NVDLA_GEC_FEATURE_re,
  d2l_NVDLA_GEC_SWRESET_w,
  d2l_NVDLA_GEC_SWRESET_we,
  d2l_NVDLA_GEC_SWRESET_re,
  d2l_NVDLA_GEC_MISSIONERR_TYPE_w,
  d2l_NVDLA_GEC_MISSIONERR_TYPE_we,
  d2l_NVDLA_GEC_MISSIONERR_TYPE_re,
  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w,
  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we,
  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re,
  d2l_NVDLA_GEC_MISSIONERR_INDEX_w,
  d2l_NVDLA_GEC_MISSIONERR_INDEX_we,
  d2l_NVDLA_GEC_MISSIONERR_INDEX_re,
  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w,
  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we,
  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re,
  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w,
  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we,
  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w,
  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we,
  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w,
  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we,
  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w,
  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we,
  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re,
  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w,
  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we,
  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re,
  d2l_NVDLA_CVIF_STATUS_w,
  d2l_NVDLA_CVIF_STATUS_we,
  d2l_NVDLA_CVIF_STATUS_re,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re,
  d2l_NVDLA_BDMA_CFG_LINE_w,
  d2l_NVDLA_BDMA_CFG_LINE_we,
  d2l_NVDLA_BDMA_CFG_LINE_re,
  d2l_NVDLA_BDMA_CFG_CMD_w,
  d2l_NVDLA_BDMA_CFG_CMD_we,
  d2l_NVDLA_BDMA_CFG_CMD_re,
  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w,
  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we,
  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re,
  d2l_NVDLA_BDMA_CFG_SRC_LINE_w,
  d2l_NVDLA_BDMA_CFG_SRC_LINE_we,
  d2l_NVDLA_BDMA_CFG_SRC_LINE_re,
  d2l_NVDLA_BDMA_CFG_DST_LINE_w,
  d2l_NVDLA_BDMA_CFG_DST_LINE_we,
  d2l_NVDLA_BDMA_CFG_DST_LINE_re,
  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w,
  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we,
  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re,
  d2l_NVDLA_BDMA_CFG_SRC_SURF_w,
  d2l_NVDLA_BDMA_CFG_SRC_SURF_we,
  d2l_NVDLA_BDMA_CFG_SRC_SURF_re,
  d2l_NVDLA_BDMA_CFG_DST_SURF_w,
  d2l_NVDLA_BDMA_CFG_DST_SURF_we,
  d2l_NVDLA_BDMA_CFG_DST_SURF_re,
  d2l_NVDLA_BDMA_CFG_OP_w,
  d2l_NVDLA_BDMA_CFG_OP_we,
  d2l_NVDLA_BDMA_CFG_OP_re,
  d2l_NVDLA_BDMA_CFG_LAUNCH0_w,
  d2l_NVDLA_BDMA_CFG_LAUNCH0_we,
  d2l_NVDLA_BDMA_CFG_LAUNCH0_re,
  d2l_NVDLA_BDMA_CFG_LAUNCH1_w,
  d2l_NVDLA_BDMA_CFG_LAUNCH1_we,
  d2l_NVDLA_BDMA_CFG_LAUNCH1_re,
  d2l_NVDLA_BDMA_CFG_STATUS_w,
  d2l_NVDLA_BDMA_CFG_STATUS_we,
  d2l_NVDLA_BDMA_CFG_STATUS_re,
  d2l_NVDLA_BDMA_STATUS_w,
  d2l_NVDLA_BDMA_STATUS_we,
  d2l_NVDLA_BDMA_STATUS_re,
  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re,
  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re,
  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re,
  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re,
  d2l_NVDLA_RBK_S_STATUS_w,
  d2l_NVDLA_RBK_S_STATUS_we,
  d2l_NVDLA_RBK_S_STATUS_re,
  d2l_NVDLA_RBK_S_POINTER_w,
  d2l_NVDLA_RBK_S_POINTER_we,
  d2l_NVDLA_RBK_S_POINTER_re,
  d2l_NVDLA_RBK_D_OP_ENABLE_w,
  d2l_NVDLA_RBK_D_OP_ENABLE_we,
  d2l_NVDLA_RBK_D_OP_ENABLE_re,
  d2l_NVDLA_RBK_D_MISC_CFG_w,
  d2l_NVDLA_RBK_D_MISC_CFG_we,
  d2l_NVDLA_RBK_D_MISC_CFG_re,
  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w,
  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we,
  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re,
  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w,
  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we,
  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re,
  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w,
  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we,
  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re,
  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w,
  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we,
  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re,
  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w,
  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we,
  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re,
  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w,
  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we,
  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re,
  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w,
  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we,
  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re,
  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w,
  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we,
  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re,
  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w,
  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we,
  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re,
  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w,
  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we,
  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re,
  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w,
  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we,
  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re,
  d2l_NVDLA_RBK_D_DECONV_STRIDE_w,
  d2l_NVDLA_RBK_D_DECONV_STRIDE_we,
  d2l_NVDLA_RBK_D_DECONV_STRIDE_re,
  d2l_NVDLA_RBK_D_PERF_ENABLE_w,
  d2l_NVDLA_RBK_D_PERF_ENABLE_we,
  d2l_NVDLA_RBK_D_PERF_ENABLE_re,
  d2l_NVDLA_RBK_D_PERF_READ_STALL_w,
  d2l_NVDLA_RBK_D_PERF_READ_STALL_we,
  d2l_NVDLA_RBK_D_PERF_READ_STALL_re,
  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w,
  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we,
  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w,
  h2l_NVDLA_MCIF_STATUS_IDLE_w,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w,
  h2l_NVDLA_CSC_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CSC_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CSC_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CACC_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CACC_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CACC_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w,
  h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w,
  h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w,
  h2l_NVDLA_SDP_S_STATUS_STATUS_0_w,
  h2l_NVDLA_SDP_S_STATUS_STATUS_1_w,
  h2l_NVDLA_SDP_S_POINTER_CONSUMER_w,
  h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w,
  h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w,
  h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w,
  h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w,
  h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w,
  h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w,
  h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w,
  h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w,
  h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w,
  h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w,
  h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w,
  h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w,
  h2l_NVDLA_PDP_S_STATUS_STATUS_0_w,
  h2l_NVDLA_PDP_S_STATUS_STATUS_1_w,
  h2l_NVDLA_PDP_S_POINTER_CONSUMER_w,
  h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w,
  h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w,
  h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w,
  h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w,
  h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w,
  h2l_NVDLA_CDP_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDP_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDP_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w,
  h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w,
  h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w,
  h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w,
  h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w,
  h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w,
  h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w,
  h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w,
  h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w,
  h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w,
  h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w,
  h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w,
  h2l_NVDLA_CVIF_STATUS_IDLE_w,
  h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w,
  h2l_NVDLA_BDMA_STATUS_IDLE_w,
  h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w,
  h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w,
  h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w,
  h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w,
  h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w,
  h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w,
  h2l_NVDLA_RBK_S_STATUS_STATUS_0_w,
  h2l_NVDLA_RBK_S_STATUS_STATUS_1_w,
  h2l_NVDLA_RBK_S_POINTER_CONSUMER_w,
  h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w,
  h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w,

  l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r,
  l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r,
  l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r,
  l2d_NVDLA_GLB_S_INTR_MASK_r,
  l2d_NVDLA_GLB_S_INTR_SET_r,
  l2d_NVDLA_GLB_S_INTR_STATUS_r,
  l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r,
  l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r,
  l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r,
  l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r,
  l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r,
  l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r,
  l2d_NVDLA_MCIF_STATUS_r,
  l2d_NVDLA_CDMA_S_STATUS_r,
  l2d_NVDLA_CDMA_S_POINTER_r,
  l2d_NVDLA_CDMA_S_ARBITER_r,
  l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r,
  l2d_NVDLA_CDMA_D_OP_ENABLE_r,
  l2d_NVDLA_CDMA_D_MISC_CFG_r,
  l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r,
  l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r,
  l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r,
  l2d_NVDLA_CDMA_D_LINE_STRIDE_r,
  l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r,
  l2d_NVDLA_CDMA_D_SURF_STRIDE_r,
  l2d_NVDLA_CDMA_D_DAIN_MAP_r,
  l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r,
  l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r,
  l2d_NVDLA_CDMA_D_BATCH_NUMBER_r,
  l2d_NVDLA_CDMA_D_BATCH_STRIDE_r,
  l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r,
  l2d_NVDLA_CDMA_D_FETCH_GRAIN_r,
  l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r,
  l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_BYTES_r,
  l2d_NVDLA_CDMA_D_MEAN_FORMAT_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r,
  l2d_NVDLA_CDMA_D_CVT_CFG_r,
  l2d_NVDLA_CDMA_D_CVT_OFFSET_r,
  l2d_NVDLA_CDMA_D_CVT_SCALE_r,
  l2d_NVDLA_CDMA_D_CONV_STRIDE_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r,
  l2d_NVDLA_CDMA_D_BANK_r,
  l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_CYA_r,
  l2d_NVDLA_CSC_S_STATUS_r,
  l2d_NVDLA_CSC_S_POINTER_r,
  l2d_NVDLA_CSC_D_OP_ENABLE_r,
  l2d_NVDLA_CSC_D_MISC_CFG_r,
  l2d_NVDLA_CSC_D_DATAIN_FORMAT_r,
  l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r,
  l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r,
  l2d_NVDLA_CSC_D_BATCH_NUMBER_r,
  l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r,
  l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r,
  l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r,
  l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r,
  l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r,
  l2d_NVDLA_CSC_D_WEIGHT_BYTES_r,
  l2d_NVDLA_CSC_D_WMB_BYTES_r,
  l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r,
  l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r,
  l2d_NVDLA_CSC_D_ATOMICS_r,
  l2d_NVDLA_CSC_D_RELEASE_r,
  l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r,
  l2d_NVDLA_CSC_D_DILATION_EXT_r,
  l2d_NVDLA_CSC_D_ZERO_PADDING_r,
  l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r,
  l2d_NVDLA_CSC_D_BANK_r,
  l2d_NVDLA_CSC_D_PRA_CFG_r,
  l2d_NVDLA_CSC_D_CYA_r,
  l2d_NVDLA_CMAC_A_S_STATUS_r,
  l2d_NVDLA_CMAC_A_S_POINTER_r,
  l2d_NVDLA_CMAC_A_D_OP_ENABLE_r,
  l2d_NVDLA_CMAC_A_D_MISC_CFG_r,
  l2d_NVDLA_CMAC_B_S_STATUS_r,
  l2d_NVDLA_CMAC_B_S_POINTER_r,
  l2d_NVDLA_CMAC_B_D_OP_ENABLE_r,
  l2d_NVDLA_CMAC_B_D_MISC_CFG_r,
  l2d_NVDLA_CACC_S_STATUS_r,
  l2d_NVDLA_CACC_S_POINTER_r,
  l2d_NVDLA_CACC_D_OP_ENABLE_r,
  l2d_NVDLA_CACC_D_MISC_CFG_r,
  l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r,
  l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r,
  l2d_NVDLA_CACC_D_DATAOUT_ADDR_r,
  l2d_NVDLA_CACC_D_BATCH_NUMBER_r,
  l2d_NVDLA_CACC_D_LINE_STRIDE_r,
  l2d_NVDLA_CACC_D_SURF_STRIDE_r,
  l2d_NVDLA_CACC_D_DATAOUT_MAP_r,
  l2d_NVDLA_CACC_D_CLIP_CFG_r,
  l2d_NVDLA_CACC_D_OUT_SATURATION_r,
  l2d_NVDLA_CACC_D_CYA_r,
  l2d_NVDLA_SDP_RDMA_S_STATUS_r,
  l2d_NVDLA_SDP_RDMA_S_POINTER_r,
  l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r,
  l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r,
  l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r,
  l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r,
  l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r,
  l2d_NVDLA_SDP_S_STATUS_r,
  l2d_NVDLA_SDP_S_POINTER_r,
  l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r,
  l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r,
  l2d_NVDLA_SDP_S_LUT_CFG_r,
  l2d_NVDLA_SDP_S_LUT_INFO_r,
  l2d_NVDLA_SDP_S_LUT_LE_START_r,
  l2d_NVDLA_SDP_S_LUT_LE_END_r,
  l2d_NVDLA_SDP_S_LUT_LO_START_r,
  l2d_NVDLA_SDP_S_LUT_LO_END_r,
  l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r,
  l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r,
  l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r,
  l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r,
  l2d_NVDLA_SDP_D_OP_ENABLE_r,
  l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r,
  l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r,
  l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r,
  l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r,
  l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_D_DP_BS_CFG_r,
  l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r,
  l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r,
  l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_BN_CFG_r,
  l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r,
  l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r,
  l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_CFG_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r,
  l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r,
  l2d_NVDLA_SDP_D_DST_DMA_CFG_r,
  l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_D_DATA_FORMAT_r,
  l2d_NVDLA_SDP_D_CVT_OFFSET_r,
  l2d_NVDLA_SDP_D_CVT_SCALE_r,
  l2d_NVDLA_SDP_D_CVT_SHIFT_r,
  l2d_NVDLA_SDP_D_STATUS_r,
  l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r,
  l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r,
  l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r,
  l2d_NVDLA_SDP_D_PERF_ENABLE_r,
  l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r,
  l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r,
  l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r,
  l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r,
  l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r,
  l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r,
  l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r,
  l2d_NVDLA_PDP_RDMA_S_STATUS_r,
  l2d_NVDLA_PDP_RDMA_S_POINTER_r,
  l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r,
  l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r,
  l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r,
  l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r,
  l2d_NVDLA_PDP_RDMA_D_CYA_r,
  l2d_NVDLA_PDP_S_STATUS_r,
  l2d_NVDLA_PDP_S_POINTER_r,
  l2d_NVDLA_PDP_D_OP_ENABLE_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r,
  l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r,
  l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r,
  l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r,
  l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r,
  l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r,
  l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r,
  l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r,
  l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r,
  l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r,
  l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r,
  l2d_NVDLA_PDP_D_DST_RAM_CFG_r,
  l2d_NVDLA_PDP_D_DATA_FORMAT_r,
  l2d_NVDLA_PDP_D_INF_INPUT_NUM_r,
  l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r,
  l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r,
  l2d_NVDLA_PDP_D_PERF_ENABLE_r,
  l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r,
  l2d_NVDLA_PDP_D_CYA_r,
  l2d_NVDLA_CDP_RDMA_S_STATUS_r,
  l2d_NVDLA_CDP_RDMA_S_POINTER_r,
  l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r,
  l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r,
  l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r,
  l2d_NVDLA_CDP_RDMA_D_CYA_r,
  l2d_NVDLA_CDP_S_STATUS_r,
  l2d_NVDLA_CDP_S_POINTER_r,
  l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r,
  l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r,
  l2d_NVDLA_CDP_S_LUT_CFG_r,
  l2d_NVDLA_CDP_S_LUT_INFO_r,
  l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r,
  l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r,
  l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r,
  l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r,
  l2d_NVDLA_CDP_D_OP_ENABLE_r,
  l2d_NVDLA_CDP_D_FUNC_BYPASS_r,
  l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r,
  l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r,
  l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r,
  l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r,
  l2d_NVDLA_CDP_D_DST_DMA_CFG_r,
  l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r,
  l2d_NVDLA_CDP_D_DATA_FORMAT_r,
  l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_CDP_D_LRN_CFG_r,
  l2d_NVDLA_CDP_D_DATIN_OFFSET_r,
  l2d_NVDLA_CDP_D_DATIN_SCALE_r,
  l2d_NVDLA_CDP_D_DATIN_SHIFTER_r,
  l2d_NVDLA_CDP_D_DATOUT_OFFSET_r,
  l2d_NVDLA_CDP_D_DATOUT_SCALE_r,
  l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r,
  l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r,
  l2d_NVDLA_CDP_D_INF_INPUT_NUM_r,
  l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r,
  l2d_NVDLA_CDP_D_OUT_SATURATION_r,
  l2d_NVDLA_CDP_D_PERF_ENABLE_r,
  l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r,
  l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r,
  l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r,
  l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r,
  l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r,
  l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r,
  l2d_NVDLA_CDP_D_CYA_r,
  l2d_NVDLA_GEC_FEATURE_r,
  l2d_NVDLA_GEC_SWRESET_r,
  l2d_NVDLA_GEC_MISSIONERR_TYPE_r,
  l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r,
  l2d_NVDLA_GEC_MISSIONERR_INDEX_r,
  l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r,
  l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r,
  l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r,
  l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r,
  l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r,
  l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r,
  l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r,
  l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r,
  l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r,
  l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r,
  l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r,
  l2d_NVDLA_CVIF_STATUS_r,
  l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r,
  l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r,
  l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r,
  l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r,
  l2d_NVDLA_BDMA_CFG_LINE_r,
  l2d_NVDLA_BDMA_CFG_CMD_r,
  l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r,
  l2d_NVDLA_BDMA_CFG_SRC_LINE_r,
  l2d_NVDLA_BDMA_CFG_DST_LINE_r,
  l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r,
  l2d_NVDLA_BDMA_CFG_SRC_SURF_r,
  l2d_NVDLA_BDMA_CFG_DST_SURF_r,
  l2d_NVDLA_BDMA_CFG_OP_r,
  l2d_NVDLA_BDMA_CFG_LAUNCH0_r,
  l2d_NVDLA_BDMA_CFG_LAUNCH1_r,
  l2d_NVDLA_BDMA_CFG_STATUS_r,
  l2d_NVDLA_BDMA_STATUS_r,
  l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r,
  l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r,
  l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r,
  l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r,
  l2d_NVDLA_RBK_S_STATUS_r,
  l2d_NVDLA_RBK_S_POINTER_r,
  l2d_NVDLA_RBK_D_OP_ENABLE_r,
  l2d_NVDLA_RBK_D_MISC_CFG_r,
  l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r,
  l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r,
  l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r,
  l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r,
  l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r,
  l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r,
  l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r,
  l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r,
  l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r,
  l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r,
  l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r,
  l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r,
  l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r,
  l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r,
  l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r,
  l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r,
  l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r,
  l2d_NVDLA_RBK_D_DECONV_STRIDE_r,
  l2d_NVDLA_RBK_D_PERF_ENABLE_r,
  l2d_NVDLA_RBK_D_PERF_READ_STALL_r,
  l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r,
  l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r,
  l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r,
  l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r,
  l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r,
  l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r,
  l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r,
  l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r,
  l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r,
  l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r,
  l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r,
  l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r,
  l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r,
  l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r,
  l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r,
  l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r,
  l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r,
  l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r,
  l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDMA_D_CYA_CYA_r,
  l2h_NVDLA_CSC_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r,
  l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r,
  l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r,
  l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r,
  l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r,
  l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r,
  l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r,
  l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r,
  l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r,
  l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r,
  l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r,
  l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r,
  l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r,
  l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r,
  l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r,
  l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r,
  l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r,
  l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r,
  l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r,
  l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r,
  l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r,
  l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r,
  l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r,
  l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r,
  l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r,
  l2h_NVDLA_CSC_D_BANK_DATA_BANK_r,
  l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r,
  l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r,
  l2h_NVDLA_CSC_D_CYA_CYA_r,
  l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CACC_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r,
  l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r,
  l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r,
  l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r,
  l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r,
  l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r,
  l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r,
  l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r,
  l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r,
  l2h_NVDLA_CACC_D_CYA_CYA_r,
  l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r,
  l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r,
  l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r,
  l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r,
  l2h_NVDLA_SDP_S_POINTER_PRODUCER_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r,
  l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r,
  l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r,
  l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r,
  l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r,
  l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r,
  l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r,
  l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r,
  l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r,
  l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r,
  l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r,
  l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r,
  l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r,
  l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r,
  l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r,
  l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r,
  l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r,
  l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r,
  l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r,
  l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r,
  l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r,
  l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r,
  l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r,
  l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r,
  l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r,
  l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r,
  l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r,
  l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r,
  l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r,
  l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r,
  l2h_NVDLA_PDP_S_POINTER_PRODUCER_r,
  l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r,
  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r,
  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r,
  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r,
  l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r,
  l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r,
  l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r,
  l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r,
  l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r,
  l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r,
  l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r,
  l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r,
  l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r,
  l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_PDP_D_CYA_CYA_r,
  l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r,
  l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r,
  l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r,
  l2h_NVDLA_CDP_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r,
  l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r,
  l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r,
  l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r,
  l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r,
  l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r,
  l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r,
  l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r,
  l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r,
  l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r,
  l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r,
  l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r,
  l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r,
  l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r,
  l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r,
  l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r,
  l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r,
  l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r,
  l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r,
  l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r,
  l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r,
  l2h_NVDLA_CDP_D_CYA_CYA_r,
  l2h_NVDLA_GEC_FEATURE_NUM_ERR_r,
  l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r,
  l2h_NVDLA_GEC_SWRESET_SWRST_r,
  l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r,
  l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r,
  l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r,
  l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r,
  l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r,
  l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r,
  l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r,
  l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r,
  l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r,
  l2h_NVDLA_BDMA_CFG_LINE_SIZE_r,
  l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r,
  l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r,
  l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r,
  l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r,
  l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_OP_EN_r,
  l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r,
  l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r,
  l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r,
  l2h_NVDLA_RBK_S_POINTER_PRODUCER_r,
  l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r,
  l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r,
  l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r,
  l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r,
  l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r,
  l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r,
  l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r,
  l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r,
  l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r,
  l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r,
  l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r,
  l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r,
  l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r,
  l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r,
  l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r,
  l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r,
  l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r,
  l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r,
  l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r,
  l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r,
  l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r,
  l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  input    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  input    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  input    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  input    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  input     [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  input    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  input    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  input     [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  input    d2l_NVDLA_GLB_S_INTR_MASK_we;
  input    d2l_NVDLA_GLB_S_INTR_MASK_re;
  input     [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  input    d2l_NVDLA_GLB_S_INTR_SET_we;
  input    d2l_NVDLA_GLB_S_INTR_SET_re;
  input     [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  input    d2l_NVDLA_GLB_S_INTR_STATUS_we;
  input    d2l_NVDLA_GLB_S_INTR_STATUS_re;
  input     [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w;
  input    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we;
  input    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re;
  input     [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w;
  input    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we;
  input    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re;
  input     [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w;
  input    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we;
  input    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re;
  input     [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w;
  input    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we;
  input    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re;
  input     [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w;
  input    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we;
  input    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re;
  input     [31:0] d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w;
  input    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we;
  input    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re;
  input     [31:0] d2l_NVDLA_MCIF_STATUS_w;
  input    d2l_NVDLA_MCIF_STATUS_we;
  input    d2l_NVDLA_MCIF_STATUS_re;
  input     [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  input    d2l_NVDLA_CDMA_S_STATUS_we;
  input    d2l_NVDLA_CDMA_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  input    d2l_NVDLA_CDMA_S_POINTER_we;
  input    d2l_NVDLA_CDMA_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  input    d2l_NVDLA_CDMA_S_ARBITER_we;
  input    d2l_NVDLA_CDMA_S_ARBITER_re;
  input     [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  input    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  input    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  input     [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  input    d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  input    d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  input    d2l_NVDLA_CDMA_D_MISC_CFG_we;
  input    d2l_NVDLA_CDMA_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  input    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  input    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  input    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  input    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  input    d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  input    d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  input     [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  input    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  input    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  input    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  input    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  input    d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  input    d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  input     [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  input    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  input    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  input    d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  input    d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  input    d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  input    d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  input    d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  input    d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  input    d2l_NVDLA_CDMA_D_CVT_CFG_we;
  input    d2l_NVDLA_CDMA_D_CVT_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  input    d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  input    d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  input    d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  input    d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  input     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  input    d2l_NVDLA_CDMA_D_BANK_we;
  input    d2l_NVDLA_CDMA_D_BANK_re;
  input     [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  input    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  input    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  input     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  input    d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  input    d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  input    d2l_NVDLA_CDMA_D_CYA_we;
  input    d2l_NVDLA_CDMA_D_CYA_re;
  input     [31:0] d2l_NVDLA_CSC_S_STATUS_w;
  input    d2l_NVDLA_CSC_S_STATUS_we;
  input    d2l_NVDLA_CSC_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CSC_S_POINTER_w;
  input    d2l_NVDLA_CSC_S_POINTER_we;
  input    d2l_NVDLA_CSC_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CSC_D_OP_ENABLE_w;
  input    d2l_NVDLA_CSC_D_OP_ENABLE_we;
  input    d2l_NVDLA_CSC_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CSC_D_MISC_CFG_w;
  input    d2l_NVDLA_CSC_D_MISC_CFG_we;
  input    d2l_NVDLA_CSC_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_CSC_D_DATAIN_FORMAT_w;
  input    d2l_NVDLA_CSC_D_DATAIN_FORMAT_we;
  input    d2l_NVDLA_CSC_D_DATAIN_FORMAT_re;
  input     [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w;
  input    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we;
  input    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re;
  input     [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w;
  input    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we;
  input    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re;
  input     [31:0] d2l_NVDLA_CSC_D_BATCH_NUMBER_w;
  input    d2l_NVDLA_CSC_D_BATCH_NUMBER_we;
  input    d2l_NVDLA_CSC_D_BATCH_NUMBER_re;
  input     [31:0] d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w;
  input    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we;
  input    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re;
  input     [31:0] d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w;
  input    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we;
  input    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re;
  input     [31:0] d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w;
  input    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we;
  input    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re;
  input     [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w;
  input    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we;
  input    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re;
  input     [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w;
  input    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we;
  input    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re;
  input     [31:0] d2l_NVDLA_CSC_D_WEIGHT_BYTES_w;
  input    d2l_NVDLA_CSC_D_WEIGHT_BYTES_we;
  input    d2l_NVDLA_CSC_D_WEIGHT_BYTES_re;
  input     [31:0] d2l_NVDLA_CSC_D_WMB_BYTES_w;
  input    d2l_NVDLA_CSC_D_WMB_BYTES_we;
  input    d2l_NVDLA_CSC_D_WMB_BYTES_re;
  input     [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w;
  input    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we;
  input    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re;
  input     [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w;
  input    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we;
  input    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re;
  input     [31:0] d2l_NVDLA_CSC_D_ATOMICS_w;
  input    d2l_NVDLA_CSC_D_ATOMICS_we;
  input    d2l_NVDLA_CSC_D_ATOMICS_re;
  input     [31:0] d2l_NVDLA_CSC_D_RELEASE_w;
  input    d2l_NVDLA_CSC_D_RELEASE_we;
  input    d2l_NVDLA_CSC_D_RELEASE_re;
  input     [31:0] d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w;
  input    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we;
  input    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re;
  input     [31:0] d2l_NVDLA_CSC_D_DILATION_EXT_w;
  input    d2l_NVDLA_CSC_D_DILATION_EXT_we;
  input    d2l_NVDLA_CSC_D_DILATION_EXT_re;
  input     [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_w;
  input    d2l_NVDLA_CSC_D_ZERO_PADDING_we;
  input    d2l_NVDLA_CSC_D_ZERO_PADDING_re;
  input     [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w;
  input    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we;
  input    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re;
  input     [31:0] d2l_NVDLA_CSC_D_BANK_w;
  input    d2l_NVDLA_CSC_D_BANK_we;
  input    d2l_NVDLA_CSC_D_BANK_re;
  input     [31:0] d2l_NVDLA_CSC_D_PRA_CFG_w;
  input    d2l_NVDLA_CSC_D_PRA_CFG_we;
  input    d2l_NVDLA_CSC_D_PRA_CFG_re;
  input     [31:0] d2l_NVDLA_CSC_D_CYA_w;
  input    d2l_NVDLA_CSC_D_CYA_we;
  input    d2l_NVDLA_CSC_D_CYA_re;
  input     [31:0] d2l_NVDLA_CMAC_A_S_STATUS_w;
  input    d2l_NVDLA_CMAC_A_S_STATUS_we;
  input    d2l_NVDLA_CMAC_A_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CMAC_A_S_POINTER_w;
  input    d2l_NVDLA_CMAC_A_S_POINTER_we;
  input    d2l_NVDLA_CMAC_A_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CMAC_A_D_OP_ENABLE_w;
  input    d2l_NVDLA_CMAC_A_D_OP_ENABLE_we;
  input    d2l_NVDLA_CMAC_A_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CMAC_A_D_MISC_CFG_w;
  input    d2l_NVDLA_CMAC_A_D_MISC_CFG_we;
  input    d2l_NVDLA_CMAC_A_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_CMAC_B_S_STATUS_w;
  input    d2l_NVDLA_CMAC_B_S_STATUS_we;
  input    d2l_NVDLA_CMAC_B_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CMAC_B_S_POINTER_w;
  input    d2l_NVDLA_CMAC_B_S_POINTER_we;
  input    d2l_NVDLA_CMAC_B_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CMAC_B_D_OP_ENABLE_w;
  input    d2l_NVDLA_CMAC_B_D_OP_ENABLE_we;
  input    d2l_NVDLA_CMAC_B_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CMAC_B_D_MISC_CFG_w;
  input    d2l_NVDLA_CMAC_B_D_MISC_CFG_we;
  input    d2l_NVDLA_CMAC_B_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_CACC_S_STATUS_w;
  input    d2l_NVDLA_CACC_S_STATUS_we;
  input    d2l_NVDLA_CACC_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CACC_S_POINTER_w;
  input    d2l_NVDLA_CACC_S_POINTER_we;
  input    d2l_NVDLA_CACC_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CACC_D_OP_ENABLE_w;
  input    d2l_NVDLA_CACC_D_OP_ENABLE_we;
  input    d2l_NVDLA_CACC_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CACC_D_MISC_CFG_w;
  input    d2l_NVDLA_CACC_D_MISC_CFG_we;
  input    d2l_NVDLA_CACC_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w;
  input    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we;
  input    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re;
  input     [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w;
  input    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we;
  input    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re;
  input     [31:0] d2l_NVDLA_CACC_D_DATAOUT_ADDR_w;
  input    d2l_NVDLA_CACC_D_DATAOUT_ADDR_we;
  input    d2l_NVDLA_CACC_D_DATAOUT_ADDR_re;
  input     [31:0] d2l_NVDLA_CACC_D_BATCH_NUMBER_w;
  input    d2l_NVDLA_CACC_D_BATCH_NUMBER_we;
  input    d2l_NVDLA_CACC_D_BATCH_NUMBER_re;
  input     [31:0] d2l_NVDLA_CACC_D_LINE_STRIDE_w;
  input    d2l_NVDLA_CACC_D_LINE_STRIDE_we;
  input    d2l_NVDLA_CACC_D_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CACC_D_SURF_STRIDE_w;
  input    d2l_NVDLA_CACC_D_SURF_STRIDE_we;
  input    d2l_NVDLA_CACC_D_SURF_STRIDE_re;
  input     [31:0] d2l_NVDLA_CACC_D_DATAOUT_MAP_w;
  input    d2l_NVDLA_CACC_D_DATAOUT_MAP_we;
  input    d2l_NVDLA_CACC_D_DATAOUT_MAP_re;
  input     [31:0] d2l_NVDLA_CACC_D_CLIP_CFG_w;
  input    d2l_NVDLA_CACC_D_CLIP_CFG_we;
  input    d2l_NVDLA_CACC_D_CLIP_CFG_re;
  input     [31:0] d2l_NVDLA_CACC_D_OUT_SATURATION_w;
  input    d2l_NVDLA_CACC_D_OUT_SATURATION_we;
  input    d2l_NVDLA_CACC_D_OUT_SATURATION_re;
  input     [31:0] d2l_NVDLA_CACC_D_CYA_w;
  input    d2l_NVDLA_CACC_D_CYA_we;
  input    d2l_NVDLA_CACC_D_CYA_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_S_STATUS_w;
  input    d2l_NVDLA_SDP_RDMA_S_STATUS_we;
  input    d2l_NVDLA_SDP_RDMA_S_STATUS_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_S_POINTER_w;
  input    d2l_NVDLA_SDP_RDMA_S_POINTER_we;
  input    d2l_NVDLA_SDP_RDMA_S_POINTER_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w;
  input    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we;
  input    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w;
  input    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we;
  input    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  input    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  input    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  input    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  input    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w;
  input    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we;
  input    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w;
  input    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we;
  input    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w;
  input    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we;
  input    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w;
  input    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we;
  input    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w;
  input    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we;
  input    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we;
  input    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w;
  input    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we;
  input    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w;
  input    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we;
  input    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re;
  input     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we;
  input    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re;
  input     [31:0] d2l_NVDLA_SDP_S_STATUS_w;
  input    d2l_NVDLA_SDP_S_STATUS_we;
  input    d2l_NVDLA_SDP_S_STATUS_re;
  input     [31:0] d2l_NVDLA_SDP_S_POINTER_w;
  input    d2l_NVDLA_SDP_S_POINTER_we;
  input    d2l_NVDLA_SDP_S_POINTER_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w;
  input    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we;
  input    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w;
  input    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we;
  input    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_CFG_w;
  input    d2l_NVDLA_SDP_S_LUT_CFG_we;
  input    d2l_NVDLA_SDP_S_LUT_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_INFO_w;
  input    d2l_NVDLA_SDP_S_LUT_INFO_we;
  input    d2l_NVDLA_SDP_S_LUT_INFO_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LE_START_w;
  input    d2l_NVDLA_SDP_S_LUT_LE_START_we;
  input    d2l_NVDLA_SDP_S_LUT_LE_START_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LE_END_w;
  input    d2l_NVDLA_SDP_S_LUT_LE_END_we;
  input    d2l_NVDLA_SDP_S_LUT_LE_END_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LO_START_w;
  input    d2l_NVDLA_SDP_S_LUT_LO_START_we;
  input    d2l_NVDLA_SDP_S_LUT_LO_START_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LO_END_w;
  input    d2l_NVDLA_SDP_S_LUT_LO_END_we;
  input    d2l_NVDLA_SDP_S_LUT_LO_END_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w;
  input    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we;
  input    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w;
  input    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we;
  input    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w;
  input    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we;
  input    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re;
  input     [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w;
  input    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we;
  input    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re;
  input     [31:0] d2l_NVDLA_SDP_D_OP_ENABLE_w;
  input    d2l_NVDLA_SDP_D_OP_ENABLE_we;
  input    d2l_NVDLA_SDP_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w;
  input    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we;
  input    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re;
  input     [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w;
  input    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we;
  input    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re;
  input     [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w;
  input    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we;
  input    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re;
  input     [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w;
  input    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we;
  input    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w;
  input    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we;
  input    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BS_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_BS_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_BS_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BN_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_BN_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_BN_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_EW_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_EW_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w;
  input    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we;
  input    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re;
  input     [31:0] d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w;
  input    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we;
  input    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DST_DMA_CFG_w;
  input    d2l_NVDLA_SDP_D_DST_DMA_CFG_we;
  input    d2l_NVDLA_SDP_D_DST_DMA_CFG_re;
  input     [31:0] d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w;
  input    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we;
  input    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re;
  input     [31:0] d2l_NVDLA_SDP_D_DATA_FORMAT_w;
  input    d2l_NVDLA_SDP_D_DATA_FORMAT_we;
  input    d2l_NVDLA_SDP_D_DATA_FORMAT_re;
  input     [31:0] d2l_NVDLA_SDP_D_CVT_OFFSET_w;
  input    d2l_NVDLA_SDP_D_CVT_OFFSET_we;
  input    d2l_NVDLA_SDP_D_CVT_OFFSET_re;
  input     [31:0] d2l_NVDLA_SDP_D_CVT_SCALE_w;
  input    d2l_NVDLA_SDP_D_CVT_SCALE_we;
  input    d2l_NVDLA_SDP_D_CVT_SCALE_re;
  input     [31:0] d2l_NVDLA_SDP_D_CVT_SHIFT_w;
  input    d2l_NVDLA_SDP_D_CVT_SHIFT_we;
  input    d2l_NVDLA_SDP_D_CVT_SHIFT_re;
  input     [31:0] d2l_NVDLA_SDP_D_STATUS_w;
  input    d2l_NVDLA_SDP_D_STATUS_we;
  input    d2l_NVDLA_SDP_D_STATUS_re;
  input     [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w;
  input    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we;
  input    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w;
  input    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we;
  input    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w;
  input    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we;
  input    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_ENABLE_w;
  input    d2l_NVDLA_SDP_D_PERF_ENABLE_we;
  input    d2l_NVDLA_SDP_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w;
  input    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we;
  input    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w;
  input    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we;
  input    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w;
  input    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we;
  input    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w;
  input    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we;
  input    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w;
  input    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we;
  input    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w;
  input    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we;
  input    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re;
  input     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w;
  input    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we;
  input    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_S_STATUS_w;
  input    d2l_NVDLA_PDP_RDMA_S_STATUS_we;
  input    d2l_NVDLA_PDP_RDMA_S_STATUS_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_S_POINTER_w;
  input    d2l_NVDLA_PDP_RDMA_S_POINTER_we;
  input    d2l_NVDLA_PDP_RDMA_S_POINTER_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w;
  input    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we;
  input    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w;
  input    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we;
  input    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we;
  input    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we;
  input    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w;
  input    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we;
  input    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w;
  input    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we;
  input    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w;
  input    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we;
  input    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w;
  input    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we;
  input    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w;
  input    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we;
  input    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w;
  input    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we;
  input    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re;
  input     [31:0] d2l_NVDLA_PDP_RDMA_D_CYA_w;
  input    d2l_NVDLA_PDP_RDMA_D_CYA_we;
  input    d2l_NVDLA_PDP_RDMA_D_CYA_re;
  input     [31:0] d2l_NVDLA_PDP_S_STATUS_w;
  input    d2l_NVDLA_PDP_S_STATUS_we;
  input    d2l_NVDLA_PDP_S_STATUS_re;
  input     [31:0] d2l_NVDLA_PDP_S_POINTER_w;
  input    d2l_NVDLA_PDP_S_POINTER_we;
  input    d2l_NVDLA_PDP_S_POINTER_re;
  input     [31:0] d2l_NVDLA_PDP_D_OP_ENABLE_w;
  input    d2l_NVDLA_PDP_D_OP_ENABLE_we;
  input    d2l_NVDLA_PDP_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we;
  input    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re;
  input     [31:0] d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w;
  input    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we;
  input    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w;
  input    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we;
  input    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re;
  input     [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w;
  input    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we;
  input    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re;
  input     [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w;
  input    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we;
  input    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w;
  input    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we;
  input    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re;
  input     [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w;
  input    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we;
  input    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we;
  input    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w;
  input    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we;
  input    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w;
  input    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we;
  input    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w;
  input    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we;
  input    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w;
  input    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we;
  input    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_PDP_D_DST_RAM_CFG_w;
  input    d2l_NVDLA_PDP_D_DST_RAM_CFG_we;
  input    d2l_NVDLA_PDP_D_DST_RAM_CFG_re;
  input     [31:0] d2l_NVDLA_PDP_D_DATA_FORMAT_w;
  input    d2l_NVDLA_PDP_D_DATA_FORMAT_we;
  input    d2l_NVDLA_PDP_D_DATA_FORMAT_re;
  input     [31:0] d2l_NVDLA_PDP_D_INF_INPUT_NUM_w;
  input    d2l_NVDLA_PDP_D_INF_INPUT_NUM_we;
  input    d2l_NVDLA_PDP_D_INF_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w;
  input    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we;
  input    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w;
  input    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we;
  input    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re;
  input     [31:0] d2l_NVDLA_PDP_D_PERF_ENABLE_w;
  input    d2l_NVDLA_PDP_D_PERF_ENABLE_we;
  input    d2l_NVDLA_PDP_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w;
  input    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we;
  input    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re;
  input     [31:0] d2l_NVDLA_PDP_D_CYA_w;
  input    d2l_NVDLA_PDP_D_CYA_we;
  input    d2l_NVDLA_PDP_D_CYA_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_S_STATUS_w;
  input    d2l_NVDLA_CDP_RDMA_S_STATUS_we;
  input    d2l_NVDLA_CDP_RDMA_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_S_POINTER_w;
  input    d2l_NVDLA_CDP_RDMA_S_POINTER_we;
  input    d2l_NVDLA_CDP_RDMA_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w;
  input    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we;
  input    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we;
  input    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w;
  input    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we;
  input    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we;
  input    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w;
  input    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we;
  input    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w;
  input    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we;
  input    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re;
  input     [31:0] d2l_NVDLA_CDP_RDMA_D_CYA_w;
  input    d2l_NVDLA_CDP_RDMA_D_CYA_we;
  input    d2l_NVDLA_CDP_RDMA_D_CYA_re;
  input     [31:0] d2l_NVDLA_CDP_S_STATUS_w;
  input    d2l_NVDLA_CDP_S_STATUS_we;
  input    d2l_NVDLA_CDP_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CDP_S_POINTER_w;
  input    d2l_NVDLA_CDP_S_POINTER_we;
  input    d2l_NVDLA_CDP_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w;
  input    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we;
  input    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w;
  input    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we;
  input    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_CFG_w;
  input    d2l_NVDLA_CDP_S_LUT_CFG_we;
  input    d2l_NVDLA_CDP_S_LUT_CFG_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_INFO_w;
  input    d2l_NVDLA_CDP_S_LUT_INFO_we;
  input    d2l_NVDLA_CDP_S_LUT_INFO_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w;
  input    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we;
  input    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w;
  input    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we;
  input    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w;
  input    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we;
  input    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w;
  input    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we;
  input    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w;
  input    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we;
  input    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w;
  input    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we;
  input    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w;
  input    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we;
  input    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w;
  input    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we;
  input    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w;
  input    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we;
  input    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w;
  input    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we;
  input    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w;
  input    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we;
  input    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re;
  input     [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w;
  input    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we;
  input    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re;
  input     [31:0] d2l_NVDLA_CDP_D_OP_ENABLE_w;
  input    d2l_NVDLA_CDP_D_OP_ENABLE_we;
  input    d2l_NVDLA_CDP_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDP_D_FUNC_BYPASS_w;
  input    d2l_NVDLA_CDP_D_FUNC_BYPASS_we;
  input    d2l_NVDLA_CDP_D_FUNC_BYPASS_re;
  input     [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w;
  input    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we;
  input    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w;
  input    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we;
  input    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w;
  input    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we;
  input    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w;
  input    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we;
  input    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDP_D_DST_DMA_CFG_w;
  input    d2l_NVDLA_CDP_D_DST_DMA_CFG_we;
  input    d2l_NVDLA_CDP_D_DST_DMA_CFG_re;
  input     [31:0] d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w;
  input    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we;
  input    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATA_FORMAT_w;
  input    d2l_NVDLA_CDP_D_DATA_FORMAT_we;
  input    d2l_NVDLA_CDP_D_DATA_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w;
  input    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we;
  input    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re;
  input     [31:0] d2l_NVDLA_CDP_D_LRN_CFG_w;
  input    d2l_NVDLA_CDP_D_LRN_CFG_we;
  input    d2l_NVDLA_CDP_D_LRN_CFG_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATIN_OFFSET_w;
  input    d2l_NVDLA_CDP_D_DATIN_OFFSET_we;
  input    d2l_NVDLA_CDP_D_DATIN_OFFSET_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATIN_SCALE_w;
  input    d2l_NVDLA_CDP_D_DATIN_SCALE_we;
  input    d2l_NVDLA_CDP_D_DATIN_SCALE_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATIN_SHIFTER_w;
  input    d2l_NVDLA_CDP_D_DATIN_SHIFTER_we;
  input    d2l_NVDLA_CDP_D_DATIN_SHIFTER_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATOUT_OFFSET_w;
  input    d2l_NVDLA_CDP_D_DATOUT_OFFSET_we;
  input    d2l_NVDLA_CDP_D_DATOUT_OFFSET_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATOUT_SCALE_w;
  input    d2l_NVDLA_CDP_D_DATOUT_SCALE_we;
  input    d2l_NVDLA_CDP_D_DATOUT_SCALE_re;
  input     [31:0] d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w;
  input    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we;
  input    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re;
  input     [31:0] d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w;
  input    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we;
  input    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_CDP_D_INF_INPUT_NUM_w;
  input    d2l_NVDLA_CDP_D_INF_INPUT_NUM_we;
  input    d2l_NVDLA_CDP_D_INF_INPUT_NUM_re;
  input     [31:0] d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w;
  input    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we;
  input    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re;
  input     [31:0] d2l_NVDLA_CDP_D_OUT_SATURATION_w;
  input    d2l_NVDLA_CDP_D_OUT_SATURATION_we;
  input    d2l_NVDLA_CDP_D_OUT_SATURATION_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_ENABLE_w;
  input    d2l_NVDLA_CDP_D_PERF_ENABLE_we;
  input    d2l_NVDLA_CDP_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w;
  input    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we;
  input    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w;
  input    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we;
  input    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w;
  input    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we;
  input    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w;
  input    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we;
  input    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w;
  input    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we;
  input    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re;
  input     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w;
  input    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we;
  input    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re;
  input     [31:0] d2l_NVDLA_CDP_D_CYA_w;
  input    d2l_NVDLA_CDP_D_CYA_we;
  input    d2l_NVDLA_CDP_D_CYA_re;
  input     [31:0] d2l_NVDLA_GEC_FEATURE_w;
  input    d2l_NVDLA_GEC_FEATURE_we;
  input    d2l_NVDLA_GEC_FEATURE_re;
  input     [31:0] d2l_NVDLA_GEC_SWRESET_w;
  input    d2l_NVDLA_GEC_SWRESET_we;
  input    d2l_NVDLA_GEC_SWRESET_re;
  input     [31:0] d2l_NVDLA_GEC_MISSIONERR_TYPE_w;
  input    d2l_NVDLA_GEC_MISSIONERR_TYPE_we;
  input    d2l_NVDLA_GEC_MISSIONERR_TYPE_re;
  input     [31:0] d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w;
  input    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we;
  input    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re;
  input     [31:0] d2l_NVDLA_GEC_MISSIONERR_INDEX_w;
  input    d2l_NVDLA_GEC_MISSIONERR_INDEX_we;
  input    d2l_NVDLA_GEC_MISSIONERR_INDEX_re;
  input     [31:0] d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w;
  input    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we;
  input    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re;
  input     [31:0] d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w;
  input    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we;
  input    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w;
  input    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we;
  input    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we;
  input    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re;
  input     [31:0] d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w;
  input    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we;
  input    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re;
  input     [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w;
  input    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we;
  input    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re;
  input     [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w;
  input    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we;
  input    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re;
  input     [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w;
  input    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we;
  input    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re;
  input     [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w;
  input    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we;
  input    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re;
  input     [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w;
  input    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we;
  input    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re;
  input     [31:0] d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w;
  input    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we;
  input    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re;
  input     [31:0] d2l_NVDLA_CVIF_STATUS_w;
  input    d2l_NVDLA_CVIF_STATUS_we;
  input    d2l_NVDLA_CVIF_STATUS_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w;
  input    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we;
  input    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w;
  input    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we;
  input    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w;
  input    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we;
  input    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w;
  input    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we;
  input    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_LINE_w;
  input    d2l_NVDLA_BDMA_CFG_LINE_we;
  input    d2l_NVDLA_BDMA_CFG_LINE_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_CMD_w;
  input    d2l_NVDLA_BDMA_CFG_CMD_we;
  input    d2l_NVDLA_BDMA_CFG_CMD_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w;
  input    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we;
  input    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_SRC_LINE_w;
  input    d2l_NVDLA_BDMA_CFG_SRC_LINE_we;
  input    d2l_NVDLA_BDMA_CFG_SRC_LINE_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_DST_LINE_w;
  input    d2l_NVDLA_BDMA_CFG_DST_LINE_we;
  input    d2l_NVDLA_BDMA_CFG_DST_LINE_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w;
  input    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we;
  input    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_SRC_SURF_w;
  input    d2l_NVDLA_BDMA_CFG_SRC_SURF_we;
  input    d2l_NVDLA_BDMA_CFG_SRC_SURF_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_DST_SURF_w;
  input    d2l_NVDLA_BDMA_CFG_DST_SURF_we;
  input    d2l_NVDLA_BDMA_CFG_DST_SURF_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_OP_w;
  input    d2l_NVDLA_BDMA_CFG_OP_we;
  input    d2l_NVDLA_BDMA_CFG_OP_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH0_w;
  input    d2l_NVDLA_BDMA_CFG_LAUNCH0_we;
  input    d2l_NVDLA_BDMA_CFG_LAUNCH0_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH1_w;
  input    d2l_NVDLA_BDMA_CFG_LAUNCH1_we;
  input    d2l_NVDLA_BDMA_CFG_LAUNCH1_re;
  input     [31:0] d2l_NVDLA_BDMA_CFG_STATUS_w;
  input    d2l_NVDLA_BDMA_CFG_STATUS_we;
  input    d2l_NVDLA_BDMA_CFG_STATUS_re;
  input     [31:0] d2l_NVDLA_BDMA_STATUS_w;
  input    d2l_NVDLA_BDMA_STATUS_we;
  input    d2l_NVDLA_BDMA_STATUS_re;
  input     [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w;
  input    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we;
  input    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re;
  input     [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w;
  input    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we;
  input    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re;
  input     [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w;
  input    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we;
  input    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re;
  input     [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w;
  input    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we;
  input    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re;
  input     [31:0] d2l_NVDLA_RBK_S_STATUS_w;
  input    d2l_NVDLA_RBK_S_STATUS_we;
  input    d2l_NVDLA_RBK_S_STATUS_re;
  input     [31:0] d2l_NVDLA_RBK_S_POINTER_w;
  input    d2l_NVDLA_RBK_S_POINTER_we;
  input    d2l_NVDLA_RBK_S_POINTER_re;
  input     [31:0] d2l_NVDLA_RBK_D_OP_ENABLE_w;
  input    d2l_NVDLA_RBK_D_OP_ENABLE_we;
  input    d2l_NVDLA_RBK_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_RBK_D_MISC_CFG_w;
  input    d2l_NVDLA_RBK_D_MISC_CFG_we;
  input    d2l_NVDLA_RBK_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w;
  input    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we;
  input    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w;
  input    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we;
  input    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re;
  input     [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w;
  input    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we;
  input    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w;
  input    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we;
  input    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w;
  input    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we;
  input    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w;
  input    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we;
  input    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w;
  input    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we;
  input    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w;
  input    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we;
  input    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w;
  input    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we;
  input    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w;
  input    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we;
  input    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re;
  input     [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w;
  input    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we;
  input    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_DECONV_STRIDE_w;
  input    d2l_NVDLA_RBK_D_DECONV_STRIDE_we;
  input    d2l_NVDLA_RBK_D_DECONV_STRIDE_re;
  input     [31:0] d2l_NVDLA_RBK_D_PERF_ENABLE_w;
  input    d2l_NVDLA_RBK_D_PERF_ENABLE_we;
  input    d2l_NVDLA_RBK_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_RBK_D_PERF_READ_STALL_w;
  input    d2l_NVDLA_RBK_D_PERF_READ_STALL_we;
  input    d2l_NVDLA_RBK_D_PERF_READ_STALL_re;
  input     [31:0] d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w;
  input    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we;
  input    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w;
  input    h2l_NVDLA_MCIF_STATUS_IDLE_w;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w;
  input    h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w;
  input     [1:0] h2l_NVDLA_CSC_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CSC_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CSC_S_POINTER_CONSUMER_w;
  input     [1:0] h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w;
  input     [1:0] h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w;
  input     [1:0] h2l_NVDLA_CACC_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CACC_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CACC_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w;
  input     [1:0] h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w;
  input     [1:0] h2l_NVDLA_SDP_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_SDP_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_SDP_S_POINTER_CONSUMER_w;
  input    h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w;
  input     [31:0] h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w;
  input     [1:0] h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w;
  input     [1:0] h2l_NVDLA_PDP_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_PDP_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_PDP_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w;
  input     [31:0] h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w;
  input     [1:0] h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w;
  input     [1:0] h2l_NVDLA_CDP_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDP_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDP_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w;
  input     [31:0] h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w;
  input     [5:0] h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w;
  input     [8:0] h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w;
  input    h2l_NVDLA_CVIF_STATUS_IDLE_w;
  input     [7:0] h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w;
  input    h2l_NVDLA_BDMA_STATUS_IDLE_w;
  input    h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w;
  input    h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w;
  input     [1:0] h2l_NVDLA_RBK_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_RBK_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_RBK_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w;
  input     [31:0] h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w;

  //------- outputs
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  output     [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  output     [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  output     [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  output     [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  output     [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r;
  output     [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r;
  output     [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r;
  output     [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r;
  output     [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r;
  output     [31:0] l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r;
  output     [31:0] l2d_NVDLA_MCIF_STATUS_r;
  output     [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  output     [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  output     [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  output     [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  output     [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  output     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  output     [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  output     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  output     [31:0] l2d_NVDLA_CSC_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CSC_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CSC_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CSC_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_CSC_D_DATAIN_FORMAT_r;
  output     [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r;
  output     [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r;
  output     [31:0] l2d_NVDLA_CSC_D_BATCH_NUMBER_r;
  output     [31:0] l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r;
  output     [31:0] l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r;
  output     [31:0] l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r;
  output     [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r;
  output     [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r;
  output     [31:0] l2d_NVDLA_CSC_D_WEIGHT_BYTES_r;
  output     [31:0] l2d_NVDLA_CSC_D_WMB_BYTES_r;
  output     [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r;
  output     [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r;
  output     [31:0] l2d_NVDLA_CSC_D_ATOMICS_r;
  output     [31:0] l2d_NVDLA_CSC_D_RELEASE_r;
  output     [31:0] l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r;
  output     [31:0] l2d_NVDLA_CSC_D_DILATION_EXT_r;
  output     [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_r;
  output     [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r;
  output     [31:0] l2d_NVDLA_CSC_D_BANK_r;
  output     [31:0] l2d_NVDLA_CSC_D_PRA_CFG_r;
  output     [31:0] l2d_NVDLA_CSC_D_CYA_r;
  output     [31:0] l2d_NVDLA_CMAC_A_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CMAC_A_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CMAC_A_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CMAC_A_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_CMAC_B_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CMAC_B_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CMAC_B_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CMAC_B_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_CACC_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CACC_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CACC_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CACC_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r;
  output     [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r;
  output     [31:0] l2d_NVDLA_CACC_D_DATAOUT_ADDR_r;
  output     [31:0] l2d_NVDLA_CACC_D_BATCH_NUMBER_r;
  output     [31:0] l2d_NVDLA_CACC_D_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CACC_D_SURF_STRIDE_r;
  output     [31:0] l2d_NVDLA_CACC_D_DATAOUT_MAP_r;
  output     [31:0] l2d_NVDLA_CACC_D_CLIP_CFG_r;
  output     [31:0] l2d_NVDLA_CACC_D_OUT_SATURATION_r;
  output     [31:0] l2d_NVDLA_CACC_D_CYA_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_S_STATUS_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_S_POINTER_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r;
  output     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r;
  output     [31:0] l2d_NVDLA_SDP_S_STATUS_r;
  output     [31:0] l2d_NVDLA_SDP_S_POINTER_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_INFO_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LE_START_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LE_END_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LO_START_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LO_END_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r;
  output     [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r;
  output     [31:0] l2d_NVDLA_SDP_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r;
  output     [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r;
  output     [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r;
  output     [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BS_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BN_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r;
  output     [31:0] l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DST_DMA_CFG_r;
  output     [31:0] l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r;
  output     [31:0] l2d_NVDLA_SDP_D_DATA_FORMAT_r;
  output     [31:0] l2d_NVDLA_SDP_D_CVT_OFFSET_r;
  output     [31:0] l2d_NVDLA_SDP_D_CVT_SCALE_r;
  output     [31:0] l2d_NVDLA_SDP_D_CVT_SHIFT_r;
  output     [31:0] l2d_NVDLA_SDP_D_STATUS_r;
  output     [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r;
  output     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_S_STATUS_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_S_POINTER_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r;
  output     [31:0] l2d_NVDLA_PDP_RDMA_D_CYA_r;
  output     [31:0] l2d_NVDLA_PDP_S_STATUS_r;
  output     [31:0] l2d_NVDLA_PDP_S_POINTER_r;
  output     [31:0] l2d_NVDLA_PDP_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r;
  output     [31:0] l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r;
  output     [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r;
  output     [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r;
  output     [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_PDP_D_DST_RAM_CFG_r;
  output     [31:0] l2d_NVDLA_PDP_D_DATA_FORMAT_r;
  output     [31:0] l2d_NVDLA_PDP_D_INF_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r;
  output     [31:0] l2d_NVDLA_PDP_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r;
  output     [31:0] l2d_NVDLA_PDP_D_CYA_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r;
  output     [31:0] l2d_NVDLA_CDP_RDMA_D_CYA_r;
  output     [31:0] l2d_NVDLA_CDP_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CDP_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_CFG_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_INFO_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r;
  output     [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r;
  output     [31:0] l2d_NVDLA_CDP_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDP_D_FUNC_BYPASS_r;
  output     [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDP_D_DST_DMA_CFG_r;
  output     [31:0] l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATA_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r;
  output     [31:0] l2d_NVDLA_CDP_D_LRN_CFG_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATIN_OFFSET_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATIN_SCALE_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATIN_SHIFTER_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATOUT_OFFSET_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATOUT_SCALE_r;
  output     [31:0] l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r;
  output     [31:0] l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_CDP_D_INF_INPUT_NUM_r;
  output     [31:0] l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r;
  output     [31:0] l2d_NVDLA_CDP_D_OUT_SATURATION_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r;
  output     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r;
  output     [31:0] l2d_NVDLA_CDP_D_CYA_r;
  output     [31:0] l2d_NVDLA_GEC_FEATURE_r;
  output     [31:0] l2d_NVDLA_GEC_SWRESET_r;
  output     [31:0] l2d_NVDLA_GEC_MISSIONERR_TYPE_r;
  output     [31:0] l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r;
  output     [31:0] l2d_NVDLA_GEC_MISSIONERR_INDEX_r;
  output     [31:0] l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r;
  output     [31:0] l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r;
  output     [31:0] l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r;
  output     [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r;
  output     [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r;
  output     [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r;
  output     [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r;
  output     [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r;
  output     [31:0] l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r;
  output     [31:0] l2d_NVDLA_CVIF_STATUS_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_LINE_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_CMD_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_SRC_LINE_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_DST_LINE_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_SRC_SURF_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_DST_SURF_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_OP_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH0_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH1_r;
  output     [31:0] l2d_NVDLA_BDMA_CFG_STATUS_r;
  output     [31:0] l2d_NVDLA_BDMA_STATUS_r;
  output     [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r;
  output     [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r;
  output     [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r;
  output     [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r;
  output     [31:0] l2d_NVDLA_RBK_S_STATUS_r;
  output     [31:0] l2d_NVDLA_RBK_S_POINTER_r;
  output     [31:0] l2d_NVDLA_RBK_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_RBK_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r;
  output     [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r;
  output     [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_DECONV_STRIDE_r;
  output     [31:0] l2d_NVDLA_RBK_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_RBK_D_PERF_READ_STALL_r;
  output     [31:0] l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r;
  output     [7:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r;
  output     [7:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r;
  output     [15:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r;
  output    l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r;
  output    l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r;
  output     [2:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r;
  output    l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r;
  output     [13:0] l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r;
  output     [11:0] l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  output     [17:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r;
  output     [27:0] l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r;
  output    l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r;
  output    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r;
  output     [5:0] l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r;
  output     [15:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r;
  output    l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output    l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_CDMA_D_CYA_CYA_r;
  output    l2h_NVDLA_CSC_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  output    l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r;
  output     [1:0] l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r;
  output     [13:0] l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r;
  output    l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  output     [4:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r;
  output     [31:0] l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  output     [27:0] l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  output     [20:0] l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r;
  output     [11:0] l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r;
  output     [2:0] l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r;
  output     [2:0] l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r;
  output     [4:0] l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r;
  output     [15:0] l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  output     [4:0] l2h_NVDLA_CSC_D_BANK_DATA_BANK_r;
  output     [4:0] l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r;
  output     [1:0] l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r;
  output     [31:0] l2h_NVDLA_CSC_D_CYA_CYA_r;
  output    l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CACC_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r;
  output     [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r;
  output     [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  output     [31:0] l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r;
  output     [4:0] l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r;
  output     [23:0] l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r;
  output     [23:0] l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r;
  output    l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r;
  output    l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r;
  output     [4:0] l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r;
  output     [31:0] l2h_NVDLA_CACC_D_CYA_CYA_r;
  output    l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r;
  output     [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r;
  output     [4:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r;
  output    l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r;
  output    l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r;
  output    l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r;
  output    l2h_NVDLA_SDP_S_POINTER_PRODUCER_r;
  output     [9:0] l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r;
  output    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r;
  output    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r;
  output     [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r;
  output     [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r;
  output     [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r;
  output    l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r;
  output     [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r;
  output     [1:0] l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r;
  output     [7:0] l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r;
  output     [1:0] l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r;
  output     [7:0] l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r;
  output     [1:0] l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r;
  output    l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r;
  output    l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r;
  output    l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r;
  output     [9:0] l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r;
  output     [4:0] l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r;
  output    l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r;
  output     [1:0] l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r;
  output     [1:0] l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r;
  output     [31:0] l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r;
  output     [5:0] l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r;
  output    l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r;
  output     [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r;
  output    l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output    l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r;
  output     [1:0] l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r;
  output     [7:0] l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r;
  output     [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r;
  output     [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r;
  output     [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r;
  output     [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r;
  output    l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r;
  output    l2h_NVDLA_PDP_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r;
  output     [1:0] l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r;
  output    l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r;
  output     [7:0] l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r;
  output    l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r;
  output     [16:0] l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r;
  output     [16:0] l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  output    l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r;
  output     [1:0] l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r;
  output    l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_PDP_D_CYA_CYA_r;
  output    l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r;
  output     [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output    l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r;
  output    l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r;
  output     [1:0] l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r;
  output     [1:0] l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r;
  output    l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r;
  output    l2h_NVDLA_CDP_S_POINTER_PRODUCER_r;
  output     [9:0] l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r;
  output    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r;
  output    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r;
  output     [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r;
  output     [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r;
  output     [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r;
  output    l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r;
  output    l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  output    l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r;
  output    l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r;
  output     [1:0] l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r;
  output    l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output     [1:0] l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r;
  output     [15:0] l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r;
  output     [4:0] l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r;
  output     [31:0] l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r;
  output     [5:0] l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r;
  output    l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r;
  output    l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r;
  output     [31:0] l2h_NVDLA_CDP_D_CYA_CYA_r;
  output     [15:0] l2h_NVDLA_GEC_FEATURE_NUM_ERR_r;
  output     [5:0] l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r;
  output    l2h_NVDLA_GEC_SWRESET_SWRST_r;
  output     [6:0] l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r;
  output     [7:0] l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r;
  output     [7:0] l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r;
  output     [31:0] l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r;
  output     [31:0] l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r;
  output     [12:0] l2h_NVDLA_BDMA_CFG_LINE_SIZE_r;
  output    l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r;
  output    l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r;
  output     [23:0] l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r;
  output     [23:0] l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r;
  output    l2h_NVDLA_BDMA_CFG_OP_EN_r;
  output    l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r;
  output    l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r;
  output    l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r;
  output    l2h_NVDLA_RBK_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r;
  output     [1:0] l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r;
  output     [1:0] l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r;
  output    l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  output     [31:0] l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r;
  output    l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  output     [31:0] l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r;
  output     [26:0] l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r;
  output     [4:0] l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r;
  output     [4:0] l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r;
  output    l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r;


  //------- wire defines
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT;
  wire   [7:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY;
  wire   [26:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX;
  wire   [26:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST;
  wire   [7:0] rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR;
  wire   [15:0] rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR;
  wire  rg_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN;
  wire   [1:0] rg_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE;
  wire  rg_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN;
  wire   [15:0] rg_NVDLA_GEC_FEATURE_NUM_ERR;
  wire   [5:0] rg_NVDLA_GEC_FEATURE_NUM_ERR_SLICES;
  
  //------- reg defines
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  reg   [7:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  reg   [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  reg   [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  reg   [7:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r;
  reg   [15:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r;
  reg   [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r;
  reg   [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r;
  reg   [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r;
  reg   [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r;
  reg   [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r;
  reg   [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
  reg   [7:0] reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r;
  reg   [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r;
  reg   [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
  reg   [7:0] reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r;
  reg   [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
  reg   [7:0] reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r;
  reg   [7:0] rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
  reg   [7:0] reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next;
  reg   [7:0] l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r;
  reg   [31:0] l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r;
  reg  rg_NVDLA_MCIF_STATUS_IDLE;
  reg   [31:0] l2d_NVDLA_MCIF_STATUS_r;
  reg   [1:0] rg_NVDLA_CDMA_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CDMA_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  reg  rg_NVDLA_CDMA_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CDMA_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CDMA_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  reg   [3:0] rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
  reg   [3:0] reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next;
  reg   [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r;
  reg   [3:0] rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
  reg   [3:0] reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next;
  reg   [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r;
  reg   [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  reg  rg_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE;
  reg   [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  reg  rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r;
  reg   [1:0] rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
  reg   [1:0] reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r;
  reg   [1:0] rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  reg  rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
  reg  reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next;
  reg  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  reg   [5:0] rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
  reg   [5:0] reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r;
  reg  rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
  reg  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next;
  reg  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r;
  reg  rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
  reg  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next;
  reg  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  reg   [4:0] rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
  reg   [4:0] reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r;
  reg   [2:0] rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
  reg   [2:0] reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  reg  rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
  reg  reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next;
  reg  l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  reg   [31:0] rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  reg  rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
  reg  reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next;
  reg  l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r;
  reg  rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
  reg  reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next;
  reg  l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  reg   [9:0] rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
  reg   [9:0] reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next;
  reg   [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r;
  reg   [9:0] rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
  reg   [9:0] reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next;
  reg   [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  reg   [2:0] rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
  reg   [2:0] reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r;
  reg   [4:0] rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
  reg   [4:0] reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  reg   [4:0] rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
  reg   [4:0] reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  reg   [31:0] rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  reg   [13:0] rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
  reg   [13:0] reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next;
  reg   [13:0] l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  reg   [11:0] rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
  reg   [11:0] reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next;
  reg   [11:0] l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  reg  rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
  reg  reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next;
  reg  l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  reg   [17:0] rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
  reg   [17:0] reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next;
  reg   [17:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  reg   [12:0] rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
  reg   [12:0] reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  reg  rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
  reg  reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next;
  reg  l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
  reg   [31:0] reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  reg   [27:0] rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
  reg   [27:0] reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next;
  reg   [27:0] l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  reg  rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
  reg  reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next;
  reg  l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  reg  rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
  reg  reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next;
  reg  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r;
  reg   [5:0] rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
  reg   [5:0] reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  reg   [15:0] rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
  reg   [15:0] reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  reg   [15:0] rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
  reg   [15:0] reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  reg   [2:0] rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
  reg   [2:0] reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r;
  reg   [2:0] rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
  reg   [2:0] reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  reg   [4:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
  reg   [4:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r;
  reg   [5:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
  reg   [5:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r;
  reg   [4:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
  reg   [4:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r;
  reg   [5:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
  reg   [5:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  reg   [15:0] rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
  reg   [15:0] reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  reg   [4:0] rg_NVDLA_CDMA_D_BANK_DATA_BANK;
  reg   [4:0] reg_NVDLA_CDMA_D_BANK_DATA_BANK_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r;
  reg   [4:0] rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
  reg   [4:0] reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  reg  rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  reg  reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
  reg  l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  reg   [31:0] rg_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  reg   [31:0] rg_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  reg   [31:0] rg_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  reg   [31:0] rg_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  reg  rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
  reg  reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next;
  reg  l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  reg   [31:0] rg_NVDLA_CDMA_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_CDMA_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  reg   [1:0] rg_NVDLA_CSC_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CSC_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CSC_S_STATUS_r;
  reg  rg_NVDLA_CSC_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CSC_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CSC_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CSC_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CSC_S_POINTER_r;
  reg  rg_NVDLA_CSC_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CSC_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CSC_D_OP_ENABLE_r;
  reg  rg_NVDLA_CSC_D_MISC_CFG_CONV_MODE;
  reg  reg_NVDLA_CSC_D_MISC_CFG_CONV_MODE_next;
  reg  l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r;
  reg   [1:0] rg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION;
  reg   [1:0] reg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r;
  reg   [1:0] rg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r;
  reg  rg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE;
  reg  reg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_next;
  reg  l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r;
  reg  rg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE;
  reg  reg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_next;
  reg  l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r;
  reg  rg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS;
  reg  reg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_next;
  reg  l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r;
  reg  rg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS;
  reg  reg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_next;
  reg  l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  reg   [31:0] l2d_NVDLA_CSC_D_MISC_CFG_r;
  reg  rg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT;
  reg  reg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_next;
  reg  l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_DATAIN_FORMAT_r;
  reg   [12:0] rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
  reg   [12:0] reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next;
  reg   [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  reg   [12:0] rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
  reg   [12:0] reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next;
  reg   [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r;
  reg   [12:0] rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT;
  reg   [12:0] reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_next;
  reg   [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r;
  reg   [4:0] rg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES;
  reg   [4:0] reg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_next;
  reg   [4:0] l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r;
  reg   [31:0] l2d_NVDLA_CSC_D_BATCH_NUMBER_r;
  reg   [1:0] rg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION;
  reg   [1:0] reg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_next;
  reg   [1:0] l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r;
  reg   [31:0] l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r;
  reg   [13:0] rg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES;
  reg   [13:0] reg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_next;
  reg   [13:0] l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r;
  reg   [31:0] l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r;
  reg  rg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
  reg  reg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next;
  reg  l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r;
  reg   [4:0] rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT;
  reg   [4:0] reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_next;
  reg   [4:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r;
  reg   [4:0] rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT;
  reg   [4:0] reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_next;
  reg   [4:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r;
  reg   [12:0] rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT;
  reg   [12:0] reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_next;
  reg   [12:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r;
  reg   [12:0] rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL;
  reg   [12:0] reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_next;
  reg   [12:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r;
  reg   [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r;
  reg   [31:0] rg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES;
  reg   [31:0] reg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_next;
  reg   [31:0] l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  reg   [31:0] l2d_NVDLA_CSC_D_WEIGHT_BYTES_r;
  reg   [27:0] rg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES;
  reg   [27:0] reg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_next;
  reg   [27:0] l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r;
  reg   [31:0] l2d_NVDLA_CSC_D_WMB_BYTES_r;
  reg   [12:0] rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
  reg   [12:0] reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next;
  reg   [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r;
  reg   [12:0] rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
  reg   [12:0] reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r;
  reg   [12:0] rg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
  reg   [12:0] reg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r;
  reg   [20:0] rg_NVDLA_CSC_D_ATOMICS_ATOMICS;
  reg   [20:0] reg_NVDLA_CSC_D_ATOMICS_ATOMICS_next;
  reg   [20:0] l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r;
  reg   [31:0] l2d_NVDLA_CSC_D_ATOMICS_r;
  reg   [11:0] rg_NVDLA_CSC_D_RELEASE_RLS_SLICES;
  reg   [11:0] reg_NVDLA_CSC_D_RELEASE_RLS_SLICES_next;
  reg   [11:0] l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r;
  reg   [31:0] l2d_NVDLA_CSC_D_RELEASE_r;
  reg   [2:0] rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT;
  reg   [2:0] reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_next;
  reg   [2:0] l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r;
  reg   [2:0] rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT;
  reg   [2:0] reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_next;
  reg   [2:0] l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r;
  reg   [4:0] rg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT;
  reg   [4:0] reg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_next;
  reg   [4:0] l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r;
  reg   [4:0] rg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT;
  reg   [4:0] reg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_next;
  reg   [4:0] l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r;
  reg   [31:0] l2d_NVDLA_CSC_D_DILATION_EXT_r;
  reg   [4:0] rg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT;
  reg   [4:0] reg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_next;
  reg   [4:0] l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r;
  reg   [4:0] rg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP;
  reg   [4:0] reg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_next;
  reg   [4:0] l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r;
  reg   [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_r;
  reg   [15:0] rg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE;
  reg   [15:0] reg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_next;
  reg   [15:0] l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  reg   [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r;
  reg   [4:0] rg_NVDLA_CSC_D_BANK_DATA_BANK;
  reg   [4:0] reg_NVDLA_CSC_D_BANK_DATA_BANK_next;
  reg   [4:0] l2h_NVDLA_CSC_D_BANK_DATA_BANK_r;
  reg   [4:0] rg_NVDLA_CSC_D_BANK_WEIGHT_BANK;
  reg   [4:0] reg_NVDLA_CSC_D_BANK_WEIGHT_BANK_next;
  reg   [4:0] l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r;
  reg   [31:0] l2d_NVDLA_CSC_D_BANK_r;
  reg   [1:0] rg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE;
  reg   [1:0] reg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_next;
  reg   [1:0] l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_CSC_D_PRA_CFG_r;
  reg   [31:0] rg_NVDLA_CSC_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_CSC_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_CSC_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_CSC_D_CYA_r;
  reg   [1:0] rg_NVDLA_CMAC_A_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CMAC_A_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CMAC_A_S_STATUS_r;
  reg  rg_NVDLA_CMAC_A_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CMAC_A_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CMAC_A_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CMAC_A_S_POINTER_r;
  reg  rg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CMAC_A_D_OP_ENABLE_r;
  reg  rg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE;
  reg  reg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_next;
  reg  l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r;
  reg   [1:0] rg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r;
  reg   [31:0] l2d_NVDLA_CMAC_A_D_MISC_CFG_r;
  reg   [1:0] rg_NVDLA_CMAC_B_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CMAC_B_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CMAC_B_S_STATUS_r;
  reg  rg_NVDLA_CMAC_B_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CMAC_B_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CMAC_B_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CMAC_B_S_POINTER_r;
  reg  rg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CMAC_B_D_OP_ENABLE_r;
  reg  rg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE;
  reg  reg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_next;
  reg  l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r;
  reg   [1:0] rg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r;
  reg   [31:0] l2d_NVDLA_CMAC_B_D_MISC_CFG_r;
  reg   [1:0] rg_NVDLA_CACC_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CACC_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CACC_S_STATUS_r;
  reg  rg_NVDLA_CACC_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CACC_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CACC_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CACC_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CACC_S_POINTER_r;
  reg  rg_NVDLA_CACC_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CACC_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CACC_D_OP_ENABLE_r;
  reg  rg_NVDLA_CACC_D_MISC_CFG_CONV_MODE;
  reg  reg_NVDLA_CACC_D_MISC_CFG_CONV_MODE_next;
  reg  l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r;
  reg   [1:0] rg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r;
  reg   [31:0] l2d_NVDLA_CACC_D_MISC_CFG_r;
  reg   [12:0] rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
  reg   [12:0] reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next;
  reg   [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r;
  reg   [12:0] rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
  reg   [12:0] reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r;
  reg   [12:0] rg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
  reg   [12:0] reg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r;
  reg   [31:0] rg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR;
  reg   [31:0] reg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_next;
  reg   [31:0] l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r;
  reg   [31:0] l2d_NVDLA_CACC_D_DATAOUT_ADDR_r;
  reg   [4:0] rg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES;
  reg   [4:0] reg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_next;
  reg   [4:0] l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r;
  reg   [31:0] l2d_NVDLA_CACC_D_BATCH_NUMBER_r;
  reg   [23:0] rg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE;
  reg   [23:0] reg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_next;
  reg   [23:0] l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CACC_D_LINE_STRIDE_r;
  reg   [23:0] rg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE;
  reg   [23:0] reg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_next;
  reg   [23:0] l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CACC_D_SURF_STRIDE_r;
  reg  rg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED;
  reg  reg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_next;
  reg  l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r;
  reg  rg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED;
  reg  reg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_next;
  reg  l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r;
  reg   [31:0] l2d_NVDLA_CACC_D_DATAOUT_MAP_r;
  reg   [4:0] rg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE;
  reg   [4:0] reg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_next;
  reg   [4:0] l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_CACC_D_CLIP_CFG_r;
  reg   [31:0] rg_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT;
  reg   [31:0] l2d_NVDLA_CACC_D_OUT_SATURATION_r;
  reg   [31:0] rg_NVDLA_CACC_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_CACC_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_CACC_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_CACC_D_CYA_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_SDP_RDMA_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_S_STATUS_r;
  reg  rg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER;
  reg  reg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_SDP_RDMA_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_S_POINTER_r;
  reg  rg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r;
  reg   [12:0] rg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
  reg   [12:0] reg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next;
  reg   [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r;
  reg   [12:0] rg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
  reg   [12:0] reg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  reg   [12:0] rg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
  reg   [12:0] reg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  reg  rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE;
  reg  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE;
  reg   [1:0] reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_next;
  reg   [1:0] l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r;
  reg  rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE;
  reg  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r;
  reg  rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE;
  reg  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r;
  reg  rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE;
  reg  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r;
  reg  rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE;
  reg  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE;
  reg   [1:0] reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_next;
  reg   [1:0] l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r;
  reg  rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE;
  reg  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r;
  reg  rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE;
  reg  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r;
  reg  rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE;
  reg  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r;
  reg  rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE;
  reg  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE;
  reg   [1:0] reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_next;
  reg   [1:0] l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r;
  reg  rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE;
  reg  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r;
  reg  rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE;
  reg  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r;
  reg  rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE;
  reg  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r;
  reg  rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE;
  reg  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r;
  reg  rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD;
  reg  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_next;
  reg  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION;
  reg   [1:0] reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_next;
  reg   [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r;
  reg   [1:0] rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION;
  reg   [1:0] reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_next;
  reg   [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r;
  reg   [4:0] rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER;
  reg   [4:0] reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_next;
  reg   [4:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r;
  reg  rg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
  reg  reg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next;
  reg  l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r;
  reg  rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN;
  reg  reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_next;
  reg  l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r;
  reg  rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
  reg  reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next;
  reg  l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r;
  reg   [31:0] rg_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL;
  reg   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r;
  reg   [1:0] rg_NVDLA_SDP_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_SDP_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_SDP_S_STATUS_r;
  reg  rg_NVDLA_SDP_S_POINTER_PRODUCER;
  reg  reg_NVDLA_SDP_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_SDP_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_SDP_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_SDP_S_POINTER_r;
  reg   [9:0] rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR;
  reg   [9:0] reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_next;
  reg   [9:0] l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r;
  reg  rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
  reg  reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next;
  reg  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r;
  reg  rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
  reg  reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next;
  reg  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r;
  reg   [15:0] rg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA;
  reg   [15:0] reg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_next;
  reg   [15:0] l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r;
  reg  rg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION;
  reg  reg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_next;
  reg  l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r;
  reg  rg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
  reg  reg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next;
  reg  l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r;
  reg  rg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
  reg  reg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next;
  reg  l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r;
  reg  rg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
  reg  reg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next;
  reg  l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_CFG_r;
  reg   [7:0] rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
  reg   [7:0] reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next;
  reg   [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r;
  reg   [7:0] rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
  reg   [7:0] reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next;
  reg   [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r;
  reg   [7:0] rg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
  reg   [7:0] reg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next;
  reg   [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_INFO_r;
  reg   [31:0] rg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START;
  reg   [31:0] reg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_next;
  reg   [31:0] l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LE_START_r;
  reg   [31:0] rg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END;
  reg   [31:0] reg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_next;
  reg   [31:0] l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LE_END_r;
  reg   [31:0] rg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START;
  reg   [31:0] reg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_next;
  reg   [31:0] l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LO_START_r;
  reg   [31:0] rg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END;
  reg   [31:0] reg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_next;
  reg   [31:0] l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LO_END_r;
  reg   [15:0] rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
  reg   [15:0] reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r;
  reg   [15:0] rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
  reg   [15:0] reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r;
  reg   [4:0] rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r;
  reg   [4:0] rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r;
  reg   [15:0] rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
  reg   [15:0] reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r;
  reg   [15:0] rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
  reg   [15:0] reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r;
  reg   [4:0] rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r;
  reg   [4:0] rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r;
  reg   [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r;
  reg  rg_NVDLA_SDP_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_SDP_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_SDP_D_OP_ENABLE_r;
  reg   [12:0] rg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH;
  reg   [12:0] reg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_next;
  reg   [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r;
  reg   [12:0] rg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT;
  reg   [12:0] reg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r;
  reg   [12:0] rg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL;
  reg   [12:0] reg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r;
  reg   [31:0] rg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r;
  reg  rg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r;
  reg  rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r;
  reg   [1:0] rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO;
  reg   [1:0] reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_next;
  reg   [1:0] l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r;
  reg  rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r;
  reg  rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU;
  reg  reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r;
  reg  rg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BS_CFG_r;
  reg  rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC;
  reg  reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r;
  reg   [5:0] rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE;
  reg   [5:0] reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_next;
  reg   [5:0] l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r;
  reg   [15:0] rg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND;
  reg   [15:0] reg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_next;
  reg   [15:0] l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r;
  reg  rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC;
  reg  reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_next;
  reg  l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r;
  reg   [7:0] rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE;
  reg   [7:0] reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_next;
  reg   [7:0] l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r;
  reg   [15:0] rg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND;
  reg   [15:0] reg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_next;
  reg   [15:0] l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r;
  reg  rg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r;
  reg  rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r;
  reg   [1:0] rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO;
  reg   [1:0] reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_next;
  reg   [1:0] l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r;
  reg  rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r;
  reg  rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU;
  reg  reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r;
  reg  rg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BN_CFG_r;
  reg  rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC;
  reg  reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r;
  reg   [5:0] rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE;
  reg   [5:0] reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_next;
  reg   [5:0] l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r;
  reg   [15:0] rg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND;
  reg   [15:0] reg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_next;
  reg   [15:0] l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r;
  reg  rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC;
  reg  reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_next;
  reg  l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r;
  reg   [7:0] rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE;
  reg   [7:0] reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_next;
  reg   [7:0] l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r;
  reg   [15:0] rg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND;
  reg   [15:0] reg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_next;
  reg   [15:0] l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r;
  reg  rg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r;
  reg  rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r;
  reg   [1:0] rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO;
  reg   [1:0] reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_next;
  reg   [1:0] l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r;
  reg  rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r;
  reg  rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU;
  reg  reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r;
  reg  rg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_CFG_r;
  reg  rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC;
  reg  reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r;
  reg  rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND;
  reg   [31:0] reg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r;
  reg   [31:0] rg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET;
  reg   [31:0] reg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r;
  reg   [15:0] rg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE;
  reg   [15:0] reg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r;
  reg   [5:0] rg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE;
  reg   [5:0] reg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_next;
  reg   [5:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r;
  reg  rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC;
  reg  reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r;
  reg  rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS;
  reg  reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_next;
  reg  l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND;
  reg   [31:0] reg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r;
  reg   [31:0] rg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET;
  reg   [31:0] reg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r;
  reg   [15:0] rg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE;
  reg   [15:0] reg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r;
  reg   [5:0] rg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE;
  reg   [5:0] reg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_next;
  reg   [5:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r;
  reg   [9:0] rg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE;
  reg   [9:0] reg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_next;
  reg   [9:0] l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r;
  reg  rg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE;
  reg  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_next;
  reg  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r;
  reg  rg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST;
  reg  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_next;
  reg  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r;
  reg  rg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD;
  reg  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_next;
  reg  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r;
  reg  rg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO;
  reg  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_next;
  reg  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r;
  reg   [4:0] rg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER;
  reg   [4:0] reg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_next;
  reg   [4:0] l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r;
  reg   [31:0] l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r;
  reg  rg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE;
  reg  reg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_next;
  reg  l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DST_DMA_CFG_r;
  reg   [31:0] rg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE;
  reg   [31:0] reg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_next;
  reg   [31:0] l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r;
  reg   [1:0] rg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r;
  reg   [1:0] rg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION;
  reg   [1:0] reg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_next;
  reg   [1:0] l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r;
  reg   [31:0] l2d_NVDLA_SDP_D_DATA_FORMAT_r;
  reg   [31:0] rg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET;
  reg   [31:0] reg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_next;
  reg   [31:0] l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r;
  reg   [31:0] l2d_NVDLA_SDP_D_CVT_OFFSET_r;
  reg   [15:0] rg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE;
  reg   [15:0] reg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_next;
  reg   [15:0] l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r;
  reg   [31:0] l2d_NVDLA_SDP_D_CVT_SCALE_r;
  reg   [5:0] rg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT;
  reg   [5:0] reg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_next;
  reg   [5:0] l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r;
  reg   [31:0] l2d_NVDLA_SDP_D_CVT_SHIFT_r;
  reg  rg_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL;
  reg   [31:0] l2d_NVDLA_SDP_D_STATUS_r;
  reg   [31:0] rg_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM;
  reg   [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r;
  reg  rg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN;
  reg  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_next;
  reg  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r;
  reg  rg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN;
  reg  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_next;
  reg  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r;
  reg  rg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN;
  reg  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_next;
  reg  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r;
  reg  rg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
  reg  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next;
  reg  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r;
  reg   [31:0] rg_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT;
  reg   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r;
  reg   [1:0] rg_NVDLA_PDP_RDMA_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_PDP_RDMA_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_S_STATUS_r;
  reg  rg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER;
  reg  reg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_PDP_RDMA_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_S_POINTER_r;
  reg  rg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r;
  reg   [12:0] rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
  reg   [12:0] reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next;
  reg   [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r;
  reg   [12:0] rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
  reg   [12:0] reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r;
  reg   [12:0] rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
  reg   [12:0] reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r;
  reg  rg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE;
  reg  reg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_next;
  reg  l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r;
  reg   [31:0] rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  reg  rg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE;
  reg  reg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_next;
  reg  l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r;
  reg   [1:0] rg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
  reg   [1:0] reg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next;
  reg   [1:0] l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r;
  reg   [7:0] rg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM;
  reg   [7:0] reg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_next;
  reg   [7:0] l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r;
  reg   [3:0] rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
  reg   [3:0] reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next;
  reg   [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r;
  reg   [3:0] rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
  reg   [3:0] reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next;
  reg   [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r;
  reg   [3:0] rg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH;
  reg   [3:0] reg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_next;
  reg   [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r;
  reg   [9:0] rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
  reg   [9:0] reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next;
  reg   [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r;
  reg   [9:0] rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
  reg   [9:0] reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next;
  reg   [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r;
  reg   [9:0] rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
  reg   [9:0] reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next;
  reg   [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r;
  reg  rg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN;
  reg  reg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_next;
  reg  l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r;
  reg   [31:0] rg_NVDLA_PDP_RDMA_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_PDP_RDMA_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_PDP_RDMA_D_CYA_r;
  reg   [1:0] rg_NVDLA_PDP_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_PDP_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_PDP_S_STATUS_r;
  reg  rg_NVDLA_PDP_S_POINTER_PRODUCER;
  reg  reg_NVDLA_PDP_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_PDP_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_PDP_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_PDP_S_POINTER_r;
  reg  rg_NVDLA_PDP_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_PDP_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_PDP_D_OP_ENABLE_r;
  reg   [12:0] rg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
  reg   [12:0] reg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next;
  reg   [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r;
  reg   [12:0] rg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
  reg   [12:0] reg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r;
  reg   [12:0] rg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
  reg   [12:0] reg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r;
  reg   [12:0] rg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH;
  reg   [12:0] reg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_next;
  reg   [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r;
  reg   [12:0] rg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT;
  reg   [12:0] reg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r;
  reg   [12:0] rg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL;
  reg   [12:0] reg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r;
  reg   [1:0] rg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD;
  reg   [1:0] reg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_next;
  reg   [1:0] l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r;
  reg  rg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE;
  reg  reg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_next;
  reg  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r;
  reg   [7:0] rg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM;
  reg   [7:0] reg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_next;
  reg   [7:0] l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r;
  reg   [31:0] l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r;
  reg  rg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  reg  reg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
  reg  l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  reg   [31:0] l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r;
  reg   [9:0] rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
  reg   [9:0] reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next;
  reg   [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r;
  reg   [9:0] rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
  reg   [9:0] reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next;
  reg   [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r;
  reg   [9:0] rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
  reg   [9:0] reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next;
  reg   [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r;
  reg   [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r;
  reg   [9:0] rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST;
  reg   [9:0] reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_next;
  reg   [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r;
  reg   [9:0] rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST;
  reg   [9:0] reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_next;
  reg   [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r;
  reg   [9:0] rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID;
  reg   [9:0] reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_next;
  reg   [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r;
  reg   [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r;
  reg   [3:0] rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
  reg   [3:0] reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next;
  reg   [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r;
  reg   [3:0] rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT;
  reg   [3:0] reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_next;
  reg   [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r;
  reg   [3:0] rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
  reg   [3:0] reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next;
  reg   [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r;
  reg   [3:0] rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT;
  reg   [3:0] reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_next;
  reg   [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r;
  reg   [16:0] rg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH;
  reg   [16:0] reg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_next;
  reg   [16:0] l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r;
  reg   [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r;
  reg   [16:0] rg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT;
  reg   [16:0] reg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_next;
  reg   [16:0] l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r;
  reg   [2:0] rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT;
  reg   [2:0] reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_next;
  reg   [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r;
  reg   [2:0] rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP;
  reg   [2:0] reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_next;
  reg   [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r;
  reg   [2:0] rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT;
  reg   [2:0] reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_next;
  reg   [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r;
  reg   [2:0] rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM;
  reg   [2:0] reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_next;
  reg   [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r;
  reg   [18:0] rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X;
  reg   [18:0] reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_next;
  reg   [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r;
  reg   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r;
  reg   [31:0] rg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r;
  reg   [31:0] rg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r;
  reg  rg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE;
  reg  reg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_next;
  reg  l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DST_RAM_CFG_r;
  reg   [1:0] rg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA;
  reg   [1:0] reg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_next;
  reg   [1:0] l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r;
  reg   [31:0] l2d_NVDLA_PDP_D_DATA_FORMAT_r;
  reg   [31:0] rg_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_PDP_D_INF_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM;
  reg   [31:0] l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r;
  reg  rg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN;
  reg  reg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_next;
  reg  l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r;
  reg   [31:0] l2d_NVDLA_PDP_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL;
  reg   [31:0] l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r;
  reg   [31:0] rg_NVDLA_PDP_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_PDP_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_PDP_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_PDP_D_CYA_r;
  reg   [1:0] rg_NVDLA_CDP_RDMA_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CDP_RDMA_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_S_STATUS_r;
  reg  rg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CDP_RDMA_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_S_POINTER_r;
  reg  rg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r;
  reg   [12:0] rg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
  reg   [12:0] reg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next;
  reg   [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r;
  reg   [12:0] rg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
  reg   [12:0] reg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  reg   [12:0] rg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
  reg   [12:0] reg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  reg   [31:0] rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  reg  rg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
  reg  reg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next;
  reg  l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r;
  reg  l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r;
  reg   [1:0] l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r;
  reg   [1:0] rg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
  reg   [1:0] reg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next;
  reg   [1:0] l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r;
  reg  rg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN;
  reg  reg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_next;
  reg  l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r;
  reg   [31:0] rg_NVDLA_CDP_RDMA_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_CDP_RDMA_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_CDP_RDMA_D_CYA_r;
  reg   [1:0] rg_NVDLA_CDP_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CDP_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CDP_S_STATUS_r;
  reg  rg_NVDLA_CDP_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CDP_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CDP_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CDP_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CDP_S_POINTER_r;
  reg   [9:0] rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR;
  reg   [9:0] reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_next;
  reg   [9:0] l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r;
  reg  rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
  reg  reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next;
  reg  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r;
  reg  rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
  reg  reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next;
  reg  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r;
  reg   [15:0] rg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA;
  reg   [15:0] reg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_next;
  reg   [15:0] l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r;
  reg  rg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION;
  reg  reg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_next;
  reg  l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r;
  reg  rg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
  reg  reg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next;
  reg  l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r;
  reg  rg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
  reg  reg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next;
  reg  l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r;
  reg  rg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
  reg  reg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next;
  reg  l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_CFG_r;
  reg   [7:0] rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
  reg   [7:0] reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next;
  reg   [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r;
  reg   [7:0] rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
  reg   [7:0] reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next;
  reg   [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r;
  reg   [7:0] rg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
  reg   [7:0] reg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next;
  reg   [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_INFO_r;
  reg   [31:0] rg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW;
  reg   [31:0] reg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_next;
  reg   [31:0] l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r;
  reg   [5:0] rg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH;
  reg   [5:0] reg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_next;
  reg   [5:0] l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r;
  reg   [31:0] rg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW;
  reg   [31:0] reg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_next;
  reg   [31:0] l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r;
  reg   [5:0] rg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH;
  reg   [5:0] reg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_next;
  reg   [5:0] l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r;
  reg   [31:0] rg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW;
  reg   [31:0] reg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_next;
  reg   [31:0] l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r;
  reg   [5:0] rg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH;
  reg   [5:0] reg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_next;
  reg   [5:0] l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r;
  reg   [31:0] rg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW;
  reg   [31:0] reg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_next;
  reg   [31:0] l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r;
  reg   [5:0] rg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH;
  reg   [5:0] reg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_next;
  reg   [5:0] l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r;
  reg   [15:0] rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
  reg   [15:0] reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r;
  reg   [15:0] rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
  reg   [15:0] reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r;
  reg   [4:0] rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r;
  reg   [4:0] rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r;
  reg   [15:0] rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
  reg   [15:0] reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r;
  reg   [15:0] rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
  reg   [15:0] reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r;
  reg   [4:0] rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r;
  reg   [4:0] rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
  reg   [4:0] reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next;
  reg   [4:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r;
  reg   [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r;
  reg  rg_NVDLA_CDP_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CDP_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CDP_D_OP_ENABLE_r;
  reg  rg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS;
  reg  reg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_next;
  reg  l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r;
  reg  rg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS;
  reg  reg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_next;
  reg  l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r;
  reg   [31:0] l2d_NVDLA_CDP_D_FUNC_BYPASS_r;
  reg   [31:0] rg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
  reg   [31:0] reg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r;
  reg  rg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE;
  reg  reg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_next;
  reg  l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DST_DMA_CFG_r;
  reg  l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r;
  reg   [1:0] rg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE;
  reg   [1:0] reg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_next;
  reg   [1:0] l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATA_FORMAT_r;
  reg  rg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  reg  reg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
  reg  l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  reg   [31:0] l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r;
  reg   [1:0] rg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN;
  reg   [1:0] reg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_next;
  reg   [1:0] l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r;
  reg   [31:0] l2d_NVDLA_CDP_D_LRN_CFG_r;
  reg   [15:0] rg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET;
  reg   [15:0] reg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_next;
  reg   [15:0] l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATIN_OFFSET_r;
  reg   [15:0] rg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE;
  reg   [15:0] reg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATIN_SCALE_r;
  reg   [4:0] rg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER;
  reg   [4:0] reg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_next;
  reg   [4:0] l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATIN_SHIFTER_r;
  reg   [31:0] rg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET;
  reg   [31:0] reg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_next;
  reg   [31:0] l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATOUT_OFFSET_r;
  reg   [15:0] rg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE;
  reg   [15:0] reg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATOUT_SCALE_r;
  reg   [5:0] rg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER;
  reg   [5:0] reg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_next;
  reg   [5:0] l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r;
  reg   [31:0] l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r;
  reg   [31:0] rg_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM;
  reg   [31:0] l2d_NVDLA_CDP_D_INF_INPUT_NUM_r;
  reg   [31:0] rg_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM;
  reg   [31:0] l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r;
  reg   [31:0] rg_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION;
  reg   [31:0] l2d_NVDLA_CDP_D_OUT_SATURATION_r;
  reg  rg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN;
  reg  reg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_next;
  reg  l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r;
  reg  rg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN;
  reg  reg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_next;
  reg  l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r;
  reg   [31:0] rg_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r;
  reg   [31:0] rg_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r;
  reg   [31:0] rg_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r;
  reg   [31:0] rg_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r;
  reg   [31:0] rg_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT;
  reg   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r;
  reg   [31:0] rg_NVDLA_CDP_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_CDP_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_CDP_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_CDP_D_CYA_r;
  reg   [15:0] l2h_NVDLA_GEC_FEATURE_NUM_ERR_r;
  reg   [5:0] l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r;
  reg   [31:0] l2d_NVDLA_GEC_FEATURE_r;
  reg  rg_NVDLA_GEC_SWRESET_SWRST;
  reg  reg_NVDLA_GEC_SWRESET_SWRST_next;
  reg  l2h_NVDLA_GEC_SWRESET_SWRST_r;
  reg   [31:0] l2d_NVDLA_GEC_SWRESET_r;
  reg   [5:0] rg_NVDLA_GEC_MISSIONERR_TYPE_CODE;
  reg   [31:0] l2d_NVDLA_GEC_MISSIONERR_TYPE_r;
  reg   [8:0] rg_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE;
  reg   [31:0] l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r;
  reg   [6:0] rg_NVDLA_GEC_MISSIONERR_INDEX_IDX;
  reg   [6:0] reg_NVDLA_GEC_MISSIONERR_INDEX_IDX_next;
  reg   [6:0] l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r;
  reg   [31:0] l2d_NVDLA_GEC_MISSIONERR_INDEX_r;
  reg   [7:0] rg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT;
  reg   [7:0] reg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_next;
  reg   [7:0] l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r;
  reg   [31:0] l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r;
  reg   [7:0] rg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE;
  reg   [7:0] reg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_next;
  reg   [7:0] l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r;
  reg   [31:0] l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r;
  reg  rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0;
  reg  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_next;
  reg  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32;
  reg  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r;
  reg  rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63;
  reg  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_next;
  reg  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67;
  reg  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66;
  reg  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65;
  reg  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r;
  reg  rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64;
  reg  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_next;
  reg  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r;
  reg   [31:0] l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r;
  reg   [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r;
  reg   [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
  reg   [7:0] reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r;
  reg   [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r;
  reg   [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
  reg   [7:0] reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r;
  reg   [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
  reg   [7:0] reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r;
  reg   [7:0] rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
  reg   [7:0] reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next;
  reg   [7:0] l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r;
  reg   [31:0] l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r;
  reg  rg_NVDLA_CVIF_STATUS_IDLE;
  reg   [31:0] l2d_NVDLA_CVIF_STATUS_r;
  reg   [26:0] rg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32;
  reg   [26:0] reg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_next;
  reg   [26:0] l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8;
  reg   [31:0] reg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_next;
  reg   [31:0] l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r;
  reg   [26:0] rg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32;
  reg   [26:0] reg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_next;
  reg   [26:0] l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8;
  reg   [31:0] reg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_next;
  reg   [31:0] l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r;
  reg   [12:0] rg_NVDLA_BDMA_CFG_LINE_SIZE;
  reg   [12:0] reg_NVDLA_BDMA_CFG_LINE_SIZE_next;
  reg   [12:0] l2h_NVDLA_BDMA_CFG_LINE_SIZE_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_LINE_r;
  reg  rg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE;
  reg  reg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_next;
  reg  l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r;
  reg  rg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE;
  reg  reg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_next;
  reg  l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_CMD_r;
  reg   [23:0] rg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER;
  reg   [23:0] reg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_next;
  reg   [23:0] l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r;
  reg   [26:0] rg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE;
  reg   [26:0] reg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_next;
  reg   [26:0] l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_SRC_LINE_r;
  reg   [26:0] rg_NVDLA_BDMA_CFG_DST_LINE_STRIDE;
  reg   [26:0] reg_NVDLA_BDMA_CFG_DST_LINE_STRIDE_next;
  reg   [26:0] l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_DST_LINE_r;
  reg   [23:0] rg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER;
  reg   [23:0] reg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_next;
  reg   [23:0] l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r;
  reg   [26:0] rg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE;
  reg   [26:0] reg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_next;
  reg   [26:0] l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_SRC_SURF_r;
  reg   [26:0] rg_NVDLA_BDMA_CFG_DST_SURF_STRIDE;
  reg   [26:0] reg_NVDLA_BDMA_CFG_DST_SURF_STRIDE_next;
  reg   [26:0] l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_DST_SURF_r;
  reg  rg_NVDLA_BDMA_CFG_OP_EN;
  reg  reg_NVDLA_BDMA_CFG_OP_EN_next;
  reg  l2h_NVDLA_BDMA_CFG_OP_EN_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_OP_r;
  reg  rg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH;
  reg  reg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_next;
  reg  l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH0_r;
  reg  rg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH;
  reg  reg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_next;
  reg  l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH1_r;
  reg  rg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN;
  reg  reg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_next;
  reg  l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r;
  reg   [31:0] l2d_NVDLA_BDMA_CFG_STATUS_r;
  reg   [7:0] rg_NVDLA_BDMA_STATUS_FREE_SLOT;
  reg  rg_NVDLA_BDMA_STATUS_IDLE;
  reg  rg_NVDLA_BDMA_STATUS_GRP0_BUSY;
  reg  rg_NVDLA_BDMA_STATUS_GRP1_BUSY;
  reg   [31:0] l2d_NVDLA_BDMA_STATUS_r;
  reg   [31:0] rg_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT;
  reg   [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r;
  reg   [31:0] rg_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT;
  reg   [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r;
  reg   [31:0] rg_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT;
  reg   [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r;
  reg   [31:0] rg_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT;
  reg   [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r;
  reg   [1:0] rg_NVDLA_RBK_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_RBK_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_RBK_S_STATUS_r;
  reg  rg_NVDLA_RBK_S_POINTER_PRODUCER;
  reg  reg_NVDLA_RBK_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_RBK_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_RBK_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_RBK_S_POINTER_r;
  reg  rg_NVDLA_RBK_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_RBK_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_RBK_D_OP_ENABLE_r;
  reg   [1:0] rg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE;
  reg   [1:0] reg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_next;
  reg   [1:0] l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r;
  reg   [1:0] rg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION;
  reg   [1:0] reg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_next;
  reg   [1:0] l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r;
  reg   [31:0] l2d_NVDLA_RBK_D_MISC_CFG_r;
  reg  rg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
  reg  reg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next;
  reg  l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r;
  reg   [12:0] rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH;
  reg   [12:0] reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_next;
  reg   [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  reg   [12:0] rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
  reg   [12:0] reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r;
  reg   [12:0] rg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
  reg   [12:0] reg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r;
  reg   [31:0] rg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW;
  reg   [26:0] reg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE;
  reg   [26:0] reg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE;
  reg   [26:0] reg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE;
  reg   [26:0] reg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r;
  reg  rg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE;
  reg  reg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_next;
  reg  l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r;
  reg   [12:0] rg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
  reg   [12:0] reg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r;
  reg   [31:0] rg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW;
  reg   [26:0] reg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE;
  reg   [26:0] reg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r;
  reg   [26:0] rg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0;
  reg   [26:0] reg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_next;
  reg   [26:0] l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r;
  reg   [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r;
  reg   [26:0] rg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1;
  reg   [26:0] reg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_next;
  reg   [26:0] l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r;
  reg   [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE;
  reg   [26:0] reg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r;
  reg   [26:0] rg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE;
  reg   [26:0] reg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_next;
  reg   [26:0] l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r;
  reg   [4:0] rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE;
  reg   [4:0] reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_next;
  reg   [4:0] l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r;
  reg   [4:0] rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE;
  reg   [4:0] reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_next;
  reg   [4:0] l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r;
  reg   [31:0] l2d_NVDLA_RBK_D_DECONV_STRIDE_r;
  reg  rg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN;
  reg  reg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_next;
  reg  l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r;
  reg   [31:0] l2d_NVDLA_RBK_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT;
  reg   [31:0] l2d_NVDLA_RBK_D_PERF_READ_STALL_r;
  reg   [31:0] rg_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT;
  reg   [31:0] l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r;
  
  
  //------- assigns
  assign  rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION = 32'h10001;
  assign  rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC = 32'h1;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC = 32'h180002;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH = 8'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY = 32'h32;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX = 27'h4;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH = 27'h20;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC = 32'h340003;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC = 32'h180004;
  assign  rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC = 32'h300005;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC = 32'h1c0006;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC = 32'h1c0006;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC = 32'h200007;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC = 32'he0008;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC = 32'h200009;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT = 32'h18;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC = 32'he000a;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC = 32'h10000b;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC = 32'he000c;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC = 32'h10000d;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST = 32'h0;
  assign  rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR = 8'h31;
  assign  rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR = 16'h3030;
  assign  rg_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN = 1'h0;
  assign  rg_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE = 2'h0;
  assign  rg_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN = 1'h0;
  assign  rg_NVDLA_GEC_FEATURE_NUM_ERR = 16'h43;
  assign  rg_NVDLA_GEC_FEATURE_NUM_ERR_SLICES = 6'h3;
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_PERF_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r = rg_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_SLOPE_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r [15:0]  = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
    l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r [31:16]  = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r [15:0]  = rg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_END_OF_LIST (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r = rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP1_WRITE_STALL
  always @ (*) begin
    rg_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT =  h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ATOMICS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_ATOMICS_r = 32'b0;
    l2d_NVDLA_CSC_D_ATOMICS_r [20:0]  = rg_NVDLA_CSC_D_ATOMICS_ATOMICS;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r = rg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_RAM_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r = 32'b0;
    l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r [0]  = rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP0_WRITE_STALL
  always @ (*) begin
    rg_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT =  h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_PDP_D_OP_ENABLE_OP_EN_next = rg_NVDLA_PDP_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r = rg_NVDLA_PDP_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_PDP_D_OP_ENABLE_we) reg_NVDLA_PDP_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_PDP_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_PDP_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_HYBRID
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID =  h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r = rg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r [12:0]  = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_OFLOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r = rg_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SURF_REPEAT
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_next = rg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER;
    l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r = rg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER;
    if (d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we) reg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_next = d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w [23:0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_SURF_REPEAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER <= #1 24'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER <= #1  reg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_CACC_D_MISC_CFG_r [0]  = rg_NVDLA_CACC_D_MISC_CFG_CONV_MODE;
    l2d_NVDLA_CACC_D_MISC_CFG_r [13:12]  = rg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_LE_HIT
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT =  h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATIN_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATIN_OFFSET_r = 32'b0;
    l2d_NVDLA_CDP_D_DATIN_OFFSET_r [15:0]  = rg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r [31:5]  = rg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_CUBE_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r = 32'b0;
    l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r [12:0]  = rg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_next = rg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND;
    l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r = rg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND;
    if (d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we) reg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_next = d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND <= #1  reg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r [31:5]  = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LAUNCH0
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_next = rg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH;
    l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r = rg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH;
    if (d2l_NVDLA_BDMA_CFG_LAUNCH0_we) reg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_next = d2l_NVDLA_BDMA_CFG_LAUNCH0_w [0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_LAUNCH0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH <= #1 1'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH <= #1  reg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DATAOUT_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r = 32'b0;
    l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r [12:0]  = rg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAIN_SIZE_EXT_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r = 32'b0;
    l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r [12:0]  = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LAUNCH1
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_next = rg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH;
    l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r = rg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH;
    if (d2l_NVDLA_BDMA_CFG_LAUNCH1_we) reg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_next = d2l_NVDLA_BDMA_CFG_LAUNCH1_w [0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_LAUNCH1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH <= #1 1'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH <= #1  reg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_FORMAT
  always @ (*) begin
    reg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_next = rg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION;
    l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r = rg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION;
    reg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_next = rg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION;
    l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r = rg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION;
    if (d2l_NVDLA_SDP_D_DATA_FORMAT_we) reg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_next = d2l_NVDLA_SDP_D_DATA_FORMAT_w [1:0] ;
    if (d2l_NVDLA_SDP_D_DATA_FORMAT_we) reg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_next = d2l_NVDLA_SDP_D_DATA_FORMAT_w [3:2] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DATA_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION <= #1 2'h0;
      rg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION <= #1 2'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION <= #1  reg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_next;
      rg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION <= #1  reg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
    l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
    if (d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we) reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next = d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL <= #1  reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r = rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_FORMAT
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_next = rg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA;
    l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r = rg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA;
    if (d2l_NVDLA_PDP_D_DATA_FORMAT_we) reg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_next = d2l_NVDLA_PDP_D_DATA_FORMAT_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA <= #1 2'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA <= #1  reg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_GLB_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r = rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r = 32'b0;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_STATUS_r = 32'b0;
    l2d_NVDLA_BDMA_STATUS_r [7:0]  = rg_NVDLA_BDMA_STATUS_FREE_SLOT;
    l2d_NVDLA_BDMA_STATUS_r [8]  = rg_NVDLA_BDMA_STATUS_IDLE;
    l2d_NVDLA_BDMA_STATUS_r [9]  = rg_NVDLA_BDMA_STATUS_GRP0_BUSY;
    l2d_NVDLA_BDMA_STATUS_r [10]  = rg_NVDLA_BDMA_STATUS_GRP1_BUSY;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next = rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
    l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
    if (d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we) reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next = d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW <= #1  reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_DMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DST_DMA_CFG_r = 32'b0;
    l2d_NVDLA_CDP_D_DST_DMA_CFG_r [0]  = rg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r [3]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r [2]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r [1]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r [0]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_next = rg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we) reg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next = rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
    l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r = rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
    if (d2l_NVDLA_CDMA_D_BATCH_STRIDE_we) reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next = d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_BATCH_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE <= #1  reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_END_LOW
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_next = rg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW;
    l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r = rg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW;
    if (d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we) reg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_next = d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LE_END_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW <= #1  reg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_UFLOW
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW =  h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_S_STATUS_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_S_STATUS_r [1:0]  = rg_NVDLA_SDP_RDMA_S_STATUS_STATUS_0;
    l2d_NVDLA_SDP_RDMA_S_STATUS_r [17:16]  = rg_NVDLA_SDP_RDMA_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_next = rg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW;
    l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r = rg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW;
    if (d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we) reg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_next = d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAIN_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW <= #1  reg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_RELEASE
  always @ (*) begin
    reg_NVDLA_CSC_D_RELEASE_RLS_SLICES_next = rg_NVDLA_CSC_D_RELEASE_RLS_SLICES;
    l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r = rg_NVDLA_CSC_D_RELEASE_RLS_SLICES;
    if (d2l_NVDLA_CSC_D_RELEASE_we) reg_NVDLA_CSC_D_RELEASE_RLS_SLICES_next = d2l_NVDLA_CSC_D_RELEASE_w [11:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_RELEASE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_RELEASE_RLS_SLICES <= #1 12'h1;
    end
    else begin
      rg_NVDLA_CSC_D_RELEASE_RLS_SLICES <= #1  reg_NVDLA_CSC_D_RELEASE_RLS_SLICES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN
  always @ (*) begin
    l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r = rg_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r = rg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r [15:0]  = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = rg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r = rg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    if (d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we) reg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_SRC_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1  reg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_next = rg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH;
    l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r = rg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH;
    if (d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we) reg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_next = d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH <= #1  reg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_INTR_STATUS_r = 32'b0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [0]  = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [1]  = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [2]  = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [3]  = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [4]  = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [5]  = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [6]  = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [7]  = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [8]  = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [9]  = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [16]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [17]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [18]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [19]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [20]  = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [21]  = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_S_POINTER_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_S_POINTER_r [0]  = rg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER;
    l2d_NVDLA_PDP_RDMA_S_POINTER_r [16]  = rg_NVDLA_PDP_RDMA_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_ALU_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r [0]  = rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC;
    l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r [13:8]  = rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_SLOPE_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r [15:0]  = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
    l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r [31:16]  = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_next = rg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32;
    l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r = rg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32;
    if (d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we) reg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_next = d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_DST_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32 <= #1 27'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32 <= #1  reg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_STATUS
  always @ (*) begin
    rg_NVDLA_CVIF_STATUS_IDLE =  h2l_NVDLA_CVIF_STATUS_IDLE_w;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ENTRY_PER_SLICE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r = 32'b0;
    l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r [13:0]  = rg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
    l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
    if (d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we) reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next = d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT <= #1  reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
    l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
    if (d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we) reg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next = d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL <= #1  reg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ENTRY_PER_SLICE
  always @ (*) begin
    reg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_next = rg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES;
    l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r = rg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES;
    if (d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we) reg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_next = d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w [13:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_ENTRY_PER_SLICE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES <= #1 14'h0;
    end
    else begin
      rg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES <= #1  reg_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_FORMAT
  always @ (*) begin
    reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next = rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
    l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r = rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
    if (d2l_NVDLA_CDMA_D_MEAN_FORMAT_we) reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next = d2l_NVDLA_CDMA_D_MEAN_FORMAT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MEAN_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT <= #1  reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAIN_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_DATAIN_FORMAT_r = 32'b0;
    l2d_NVDLA_CSC_D_DATAIN_FORMAT_r [0]  = rg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_PERF_WRITE_STALL
  always @ (*) begin
    rg_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT =  h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_CONTRACT_STRIDE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r = 32'b0;
    l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r [31:5]  = rg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_CFG_r [0]  = rg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS;
    l2d_NVDLA_SDP_D_DP_EW_CFG_r [1]  = rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS;
    l2d_NVDLA_SDP_D_DP_EW_CFG_r [3:2]  = rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO;
    l2d_NVDLA_SDP_D_DP_EW_CFG_r [4]  = rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS;
    l2d_NVDLA_SDP_D_DP_EW_CFG_r [5]  = rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU;
    l2d_NVDLA_SDP_D_DP_EW_CFG_r [6]  = rg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_DMA_CFG
  always @ (*) begin
    reg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_next = rg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE;
    l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r = rg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE;
    if (d2l_NVDLA_CDP_D_DST_DMA_CFG_we) reg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_next = d2l_NVDLA_CDP_D_DST_DMA_CFG_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DST_DMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE <= #1  reg_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next = rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
    l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r = rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
    if (d2l_NVDLA_CDMA_D_PERF_ENABLE_we) reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next = d2l_NVDLA_CDMA_D_PERF_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN <= #1  reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_next = rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW;
    l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW;
    if (d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we) reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_next = d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW <= #1  reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_UFLOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r = rg_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r [12:0]  = rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_CURRENT_COUNTER_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r = 32'b0;
    l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r [8:0]  = rg_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_RD_WEIGHT_2 (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r [7:0]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r [15:8]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r [23:16]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r [31:24]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_SURF (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_SRC_SURF_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_SRC_SURF_r [31:5]  = rg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_next = rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH;
    l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH;
    if (d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we) reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_next = d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH <= #1  reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_next = rg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE;
    l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r = rg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE;
    if (d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we) reg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_next = d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w [9:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE <= #1 10'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE <= #1  reg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = rg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r = rg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    if (d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we) reg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1  reg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_next = rg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE;
    l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r = rg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE;
    if (d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we) reg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_next = d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAOUT_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE <= #1  reg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32 <= #1 1'h1;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_PDP_D_PERF_ENABLE_r [0]  = rg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_CDP_D_PERF_ENABLE_r [0]  = rg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN;
    l2d_NVDLA_CDP_D_PERF_ENABLE_r [1]  = rg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ZERO_PADDING
  always @ (*) begin
    reg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_next = rg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT;
    l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r = rg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT;
    reg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_next = rg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP;
    l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r = rg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP;
    if (d2l_NVDLA_CSC_D_ZERO_PADDING_we) reg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_next = d2l_NVDLA_CSC_D_ZERO_PADDING_w [4:0] ;
    if (d2l_NVDLA_CSC_D_ZERO_PADDING_we) reg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_next = d2l_NVDLA_CSC_D_ZERO_PADDING_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_ZERO_PADDING
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT <= #1 5'h0;
      rg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT <= #1  reg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_next;
      rg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP <= #1  reg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_SIZE_EXT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r = 32'b0;
    l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r [4:0]  = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT;
    l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r [20:16]  = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_BYTES
  always @ (*) begin
    reg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_next = rg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES;
    l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r = rg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES;
    if (d2l_NVDLA_CSC_D_WEIGHT_BYTES_we) reg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_next = d2l_NVDLA_CSC_D_WEIGHT_BYTES_w;
  end
  
  //------- reg assigns for NVDLA_CSC_D_WEIGHT_BYTES
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES <= #1  reg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r = 32'b0;
    l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r [31:5]  = rg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_RECIP_KERNEL_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r = 32'b0;
    l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r [16:0]  = rg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r [12:0]  = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [31]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [30]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [29]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [28]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [27]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [26]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [25]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [24]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [23]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [22]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [21]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [20]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [19]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [18]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [17]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [16]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [15]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [14]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [13]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [12]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [11]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [10]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [9]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [8]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [7]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [6]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [5]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [4]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [3]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [2]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [1]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r [0]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_OUTSTANDING_CNT
  always @ (*) begin
    reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next = rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
    l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r = rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
    reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next = rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
    l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r = rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
    if (d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we) reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next = d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w [7:0] ;
    if (d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we) reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next = d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w [15:8] ;
  end
  
  //------- reg assigns for NVDLA_CVIF_CFG_OUTSTANDING_CNT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT <= #1 8'hff;
      rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT <= #1 8'hff;
    end
    else begin
      rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT <= #1  reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next;
      rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT <= #1  reg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_FORMAT
  always @ (*) begin
    reg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next = rg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
    l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r = rg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
    if (d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we) reg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next = d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_WEIGHT_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT <= #1  reg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_INF_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_INF_INPUT_NUM_r = rg_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL =  h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_S_STATUS
  always @ (*) begin
    rg_NVDLA_CDP_RDMA_S_STATUS_STATUS_0 =  h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w;
    rg_NVDLA_CDP_RDMA_S_STATUS_STATUS_1 =  h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CYA_r = rg_NVDLA_CDMA_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_STATUS
  always @ (*) begin
    rg_NVDLA_MCIF_STATUS_IDLE =  h2l_NVDLA_MCIF_STATUS_IDLE_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ENTRY_PER_SLICE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r = 32'b0;
    l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r [13:0]  = rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PARTIAL_WIDTH_OUT
  always @ (*) begin
    reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_next = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST;
    l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST;
    reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_next = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST;
    l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST;
    reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_next = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID;
    l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID;
    if (d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we) reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_next = d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w [9:0] ;
    if (d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we) reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_next = d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w [19:10] ;
    if (d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we) reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_next = d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w [29:20] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_PARTIAL_WIDTH_OUT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST <= #1 10'h0;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST <= #1 10'h0;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID <= #1 10'h0;
    end
    else begin
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST <= #1  reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_next;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST <= #1  reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_next;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID <= #1  reg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_RELEASE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_RELEASE_r = 32'b0;
    l2d_NVDLA_CSC_D_RELEASE_r [11:0]  = rg_NVDLA_CSC_D_RELEASE_RLS_SLICES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_next = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE;
    l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE;
    if (d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we) reg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_next = d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE <= #1  reg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r = rg_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_next = rg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN;
    l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r = rg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN;
    if (d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we) reg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_next = d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN <= #1  reg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_next = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT;
    l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT;
    reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_next = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP;
    l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP;
    reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_next = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT;
    l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT;
    reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_next = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM;
    l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_next = d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w [2:0] ;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_next = d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w [6:4] ;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_next = d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w [10:8] ;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_next = d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w [14:12] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT <= #1 3'h0;
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP <= #1 3'h0;
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT <= #1 3'h0;
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM <= #1 3'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_next;
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_next;
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_next;
      rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_START_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r [5:0]  = rg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    if (d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we) reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1  reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_ACCESS_DATA
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_next = rg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA;
    l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r = rg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA;
    if (d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we) reg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_next = d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_ACCESS_DATA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA <= #1  reg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_FETCH_GRAIN (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_FETCH_GRAIN_r = 32'b0;
    l2d_NVDLA_CDMA_D_FETCH_GRAIN_r [11:0]  = rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r = rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next = rg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
    l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r = rg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
    if (d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we) reg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next = d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DST_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW <= #1  reg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BS_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BS_CFG_r [0]  = rg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS;
    l2d_NVDLA_SDP_D_DP_BS_CFG_r [1]  = rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS;
    l2d_NVDLA_SDP_D_DP_BS_CFG_r [3:2]  = rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO;
    l2d_NVDLA_SDP_D_DP_BS_CFG_r [4]  = rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS;
    l2d_NVDLA_SDP_D_DP_BS_CFG_r [5]  = rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU;
    l2d_NVDLA_SDP_D_DP_BS_CFG_r [6]  = rg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DATA_FORMAT_r = 32'b0;
    l2d_NVDLA_SDP_D_DATA_FORMAT_r [1:0]  = rg_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION;
    l2d_NVDLA_SDP_D_DATA_FORMAT_r [3:2]  = rg_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_GLB_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r = rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_CBUF_FLUSH_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r = 32'b0;
    l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r [0]  = rg_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM =  h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_CUBE_WIDTH
  always @ (*) begin
    reg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_next = rg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH;
    l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r = rg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH;
    if (d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we) reg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_next = d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DATA_CUBE_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH <= #1 13'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH <= #1  reg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BRDMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r [0]  = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE;
    l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r [2:1]  = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE;
    l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r [3]  = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE;
    l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r [4]  = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE;
    l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r [5]  = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r [0]  = rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_CYA_r = rg_NVDLA_PDP_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_MUL_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r [0]  = rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC;
    l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r [15:8]  = rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r = rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    if (d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we) reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1  reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_POINTER
  always @ (*) begin
    reg_NVDLA_CDP_S_POINTER_PRODUCER_next = rg_NVDLA_CDP_S_POINTER_PRODUCER;
    l2h_NVDLA_CDP_S_POINTER_PRODUCER_r = rg_NVDLA_CDP_S_POINTER_PRODUCER;
    rg_NVDLA_CDP_S_POINTER_CONSUMER =  h2l_NVDLA_CDP_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CDP_S_POINTER_we) reg_NVDLA_CDP_S_POINTER_PRODUCER_next = d2l_NVDLA_CDP_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_S_POINTER_PRODUCER <= #1  reg_NVDLA_CDP_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_HW_VERSION
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r = rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_FETCH_GRAIN
  always @ (*) begin
    reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next = rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
    l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r = rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
    if (d2l_NVDLA_CDMA_D_FETCH_GRAIN_we) reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next = d2l_NVDLA_CDMA_D_FETCH_GRAIN_w [11:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_FETCH_GRAIN
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS <= #1 12'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS <= #1  reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DILATION_EXT
  always @ (*) begin
    reg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_next = rg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT;
    l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r = rg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT;
    reg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_next = rg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT;
    l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r = rg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT;
    if (d2l_NVDLA_CSC_D_DILATION_EXT_we) reg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_next = d2l_NVDLA_CSC_D_DILATION_EXT_w [4:0] ;
    if (d2l_NVDLA_CSC_D_DILATION_EXT_we) reg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_next = d2l_NVDLA_CSC_D_DILATION_EXT_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_DILATION_EXT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT <= #1 5'h0;
      rg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT <= #1  reg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_next;
      rg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT <= #1  reg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_CONTRACT_STRIDE_1
  always @ (*) begin
    reg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_next = rg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1;
    l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r = rg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1;
    if (d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we) reg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_next = d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_CONTRACT_STRIDE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1 <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1 <= #1  reg_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_CONTRACT_STRIDE_0
  always @ (*) begin
    reg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_next = rg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0;
    l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r = rg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0;
    if (d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we) reg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_next = d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_CONTRACT_STRIDE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0 <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0 <= #1  reg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_WRITE_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r = rg_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PIXEL_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r = 32'b0;
    l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r [4:0]  = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
    l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r [18:16]  = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATOUT_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATOUT_OFFSET_r = rg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next = rg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
    l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r = rg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
    if (d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we) reg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next = d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT <= #1  reg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r = rg_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_next = rg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW;
    l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r = rg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW;
    if (d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we) reg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_next = d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAOUT_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW <= #1  reg_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_S_POINTER
  always @ (*) begin
    reg_NVDLA_PDP_S_POINTER_PRODUCER_next = rg_NVDLA_PDP_S_POINTER_PRODUCER;
    l2h_NVDLA_PDP_S_POINTER_PRODUCER_r = rg_NVDLA_PDP_S_POINTER_PRODUCER;
    rg_NVDLA_PDP_S_POINTER_CONSUMER =  h2l_NVDLA_PDP_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_PDP_S_POINTER_we) reg_NVDLA_PDP_S_POINTER_PRODUCER_next = d2l_NVDLA_PDP_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_S_POINTER_PRODUCER <= #1  reg_NVDLA_PDP_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM =  h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_END
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_next = rg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END;
    l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r = rg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END;
    if (d2l_NVDLA_SDP_S_LUT_LO_END_we) reg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_next = d2l_NVDLA_SDP_S_LUT_LO_END_w;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LO_END
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END <= #1  reg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_POINTER
  always @ (*) begin
    reg_NVDLA_SDP_S_POINTER_PRODUCER_next = rg_NVDLA_SDP_S_POINTER_PRODUCER;
    l2h_NVDLA_SDP_S_POINTER_PRODUCER_r = rg_NVDLA_SDP_S_POINTER_PRODUCER;
    rg_NVDLA_SDP_S_POINTER_CONSUMER =  h2l_NVDLA_SDP_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_SDP_S_POINTER_we) reg_NVDLA_SDP_S_POINTER_PRODUCER_next = d2l_NVDLA_SDP_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_S_POINTER_PRODUCER <= #1  reg_NVDLA_SDP_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r = 32'b0;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_WR_WEIGHT_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r [7:0]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r [15:8]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r [23:16]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r [31:24]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ATOMICS
  always @ (*) begin
    reg_NVDLA_CSC_D_ATOMICS_ATOMICS_next = rg_NVDLA_CSC_D_ATOMICS_ATOMICS;
    l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r = rg_NVDLA_CSC_D_ATOMICS_ATOMICS;
    if (d2l_NVDLA_CSC_D_ATOMICS_we) reg_NVDLA_CSC_D_ATOMICS_ATOMICS_next = d2l_NVDLA_CSC_D_ATOMICS_w [20:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_ATOMICS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_ATOMICS_ATOMICS <= #1 21'h1;
    end
    else begin
      rg_NVDLA_CSC_D_ATOMICS_ATOMICS <= #1  reg_NVDLA_CSC_D_ATOMICS_ATOMICS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_next = rg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL;
    l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r = rg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL;
    if (d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we) reg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_next = d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL <= #1  reg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r [15:0]  = rg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_MAP (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_DATAOUT_MAP_r = 32'b0;
    l2d_NVDLA_CACC_D_DATAOUT_MAP_r [0]  = rg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED;
    l2d_NVDLA_CACC_D_DATAOUT_MAP_r [16]  = rg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_next = rg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r = rg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we) reg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_BYTES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r = rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r [1:0]  = rg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_BANK
  always @ (*) begin
    reg_NVDLA_CSC_D_BANK_DATA_BANK_next = rg_NVDLA_CSC_D_BANK_DATA_BANK;
    l2h_NVDLA_CSC_D_BANK_DATA_BANK_r = rg_NVDLA_CSC_D_BANK_DATA_BANK;
    reg_NVDLA_CSC_D_BANK_WEIGHT_BANK_next = rg_NVDLA_CSC_D_BANK_WEIGHT_BANK;
    l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r = rg_NVDLA_CSC_D_BANK_WEIGHT_BANK;
    if (d2l_NVDLA_CSC_D_BANK_we) reg_NVDLA_CSC_D_BANK_DATA_BANK_next = d2l_NVDLA_CSC_D_BANK_w [4:0] ;
    if (d2l_NVDLA_CSC_D_BANK_we) reg_NVDLA_CSC_D_BANK_WEIGHT_BANK_next = d2l_NVDLA_CSC_D_BANK_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_BANK
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_BANK_DATA_BANK <= #1 5'h0;
      rg_NVDLA_CSC_D_BANK_WEIGHT_BANK <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CSC_D_BANK_DATA_BANK <= #1  reg_NVDLA_CSC_D_BANK_DATA_BANK_next;
      rg_NVDLA_CSC_D_BANK_WEIGHT_BANK <= #1  reg_NVDLA_CSC_D_BANK_WEIGHT_BANK_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_DMA_CFG
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next = rg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
    l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r = rg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
    if (d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we) reg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next = d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_SRC_DMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE <= #1  reg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r = rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_FEATURE_MODE_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_next = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE;
    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE;
    reg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_next = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST;
    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST;
    reg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_next = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD;
    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD;
    reg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_next = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO;
    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO;
    reg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_next = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER;
    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER;
    if (d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_next = d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_next = d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w [1] ;
    if (d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_next = d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w [2] ;
    if (d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_next = d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w [3] ;
    if (d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_next = d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w [12:8] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_FEATURE_MODE_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE <= #1 1'h0;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST <= #1 1'h0;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD <= #1 1'h0;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO <= #1 1'h0;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER <= #1 5'h0;
    end
    else begin
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE <= #1  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_next;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST <= #1  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_next;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD <= #1  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_next;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO <= #1  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_next;
      rg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER <= #1  reg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r [15:0]  = rg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
    l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
    if (d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we) reg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next = d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT <= #1  reg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_RECIP_KERNEL_HEIGHT
  always @ (*) begin
    reg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_next = rg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT;
    l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r = rg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT;
    if (d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we) reg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_next = d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w [16:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_RECIP_KERNEL_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT <= #1 17'h0;
    end
    else begin
      rg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT <= #1  reg_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_LATENCY
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY =  h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_next = rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH;
    l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH;
    if (d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we) reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_next = d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH <= #1  reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r [4:0]  = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
    l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r [9:5]  = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_ACCESS_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r = 32'b0;
    l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r [9:0]  = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR;
    l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r [16]  = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
    l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r [17]  = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAIN_FORMAT
  always @ (*) begin
    reg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_next = rg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT;
    l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r = rg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT;
    if (d2l_NVDLA_CSC_D_DATAIN_FORMAT_we) reg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_next = d2l_NVDLA_CSC_D_DATAIN_FORMAT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_DATAIN_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT <= #1  reg_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r = rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_OUT_SATURATION
  always @ (*) begin
    rg_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION =  h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r [31]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_NAN_FLUSH_TO_ZERO
  always @ (*) begin
    reg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = rg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r = rg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    if (d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we) reg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_NAN_FLUSH_TO_ZERO
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1  reg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_next = rg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND;
    l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r = rg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND;
    if (d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we) reg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_next = d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND <= #1  reg_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_ACCESS_DATA
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_next = rg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA;
    l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r = rg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA;
    if (d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we) reg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_next = d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_ACCESS_DATA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA <= #1  reg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_END_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r = rg_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_BATCH_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_next = rg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE;
    l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r = rg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE;
    if (d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we) reg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_next = d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DST_BATCH_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE <= #1  reg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_CVT_OFFSET
  always @ (*) begin
    reg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_next = rg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET;
    l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r = rg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET;
    if (d2l_NVDLA_SDP_D_CVT_OFFSET_we) reg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_next = d2l_NVDLA_SDP_D_CVT_OFFSET_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_CVT_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET <= #1  reg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_IN_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r [12:0]  = rg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_CYA_r = rg_NVDLA_CACC_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
    l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
    if (d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we) reg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next = d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL <= #1  reg_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_OP
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_OP_EN_next = rg_NVDLA_BDMA_CFG_OP_EN;
    l2h_NVDLA_BDMA_CFG_OP_EN_r = rg_NVDLA_BDMA_CFG_OP_EN;
    if (d2l_NVDLA_BDMA_CFG_OP_we) reg_NVDLA_BDMA_CFG_OP_EN_next = d2l_NVDLA_BDMA_CFG_OP_w [0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_OP
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_OP_EN <= #1  reg_NVDLA_BDMA_CFG_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_RBK_D_OP_ENABLE_r [0]  = rg_NVDLA_RBK_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_END_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r = rg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r [3:0]  = rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
    l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r [7:4]  = rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_SCALE
  always @ (*) begin
    reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next = rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
    l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r = rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
    if (d2l_NVDLA_CDMA_D_CVT_SCALE_we) reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next = d2l_NVDLA_CDMA_D_CVT_SCALE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CVT_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE <= #1  reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_END_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r [5:0]  = rg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_START_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r = rg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_LO_HIT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r = rg_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_NAN_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r = rg_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM
  always @ (*) begin
    rg_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM =  h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r [12:0]  = rg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DATAIN_SIZE_1
  always @ (*) begin
    reg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next = rg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
    l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r = rg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
    if (d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we) reg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next = d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DATAIN_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL <= #1  reg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP1_WRITE_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r = rg_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DATAIN_SIZE_0
  always @ (*) begin
    reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_next = rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r = rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next = rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
    l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r = rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
    if (d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we) reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_next = d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w [12:0] ;
    if (d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we) reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next = d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DATAIN_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH <= #1 13'h0;
      rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH <= #1  reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_next;
      rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT <= #1  reg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_SURF_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r [31:5]  = rg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r [0]  = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE;
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r [1]  = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD;
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r [3:2]  = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION;
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r [5:4]  = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION;
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r [7:6]  = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION;
    l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r [12:8]  = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_next = rg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND;
    l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r = rg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND;
    if (d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we) reg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_next = d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND <= #1  reg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_NAN_OUTPUT_NUM
  always @ (*) begin
    rg_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM =  h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_STATUS
  always @ (*) begin
    rg_NVDLA_CDMA_S_STATUS_STATUS_0 =  h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w;
    rg_NVDLA_CDMA_S_STATUS_STATUS_1 =  h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_A_S_POINTER_r = 32'b0;
    l2d_NVDLA_CMAC_A_S_POINTER_r [0]  = rg_NVDLA_CMAC_A_S_POINTER_PRODUCER;
    l2d_NVDLA_CMAC_A_S_POINTER_r [16]  = rg_NVDLA_CMAC_A_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_LATENCY
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY =  h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_HYBRID
  always @ (*) begin
    rg_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID =  h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next = rg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
    l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r = rg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
    if (d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we) reg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next = d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DST_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE <= #1  reg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r = rg_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r = rg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_NVDLA_HW_VERSION (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r = 32'b0;
    l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r [7:0]  = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR;
    l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r [23:8]  = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_END_HIGH
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_next = rg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH;
    l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r = rg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH;
    if (d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we) reg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_next = d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LE_END_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH <= #1  reg_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_CYA
  always @ (*) begin
    reg_NVDLA_CSC_D_CYA_CYA_next = rg_NVDLA_CSC_D_CYA_CYA;
    l2h_NVDLA_CSC_D_CYA_CYA_r = rg_NVDLA_CSC_D_CYA_CYA;
    if (d2l_NVDLA_CSC_D_CYA_we) reg_NVDLA_CSC_D_CYA_CYA_next = d2l_NVDLA_CSC_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_CSC_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CSC_D_CYA_CYA <= #1  reg_NVDLA_CSC_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_B_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CMAC_B_D_OP_ENABLE_r [0]  = rg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_LE_HIT
  always @ (*) begin
    rg_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT =  h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CSC_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CSC_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CSC_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CSC_D_OP_ENABLE_we) reg_NVDLA_CSC_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CSC_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CSC_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CSC_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS_NAN_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM =  h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PIXEL_OFFSET
  always @ (*) begin
    reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
    l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
    reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
    l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
    if (d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we) reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next = d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w [4:0] ;
    if (d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we) reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next = d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w [18:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_PIXEL_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET <= #1 5'h0;
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET <= #1 3'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET <= #1  reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next;
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET <= #1  reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DECONV_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_next = rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE;
    l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r = rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE;
    reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_next = rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE;
    l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r = rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE;
    if (d2l_NVDLA_RBK_D_DECONV_STRIDE_we) reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_next = d2l_NVDLA_RBK_D_DECONV_STRIDE_w [4:0] ;
    if (d2l_NVDLA_RBK_D_DECONV_STRIDE_we) reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_next = d2l_NVDLA_RBK_D_DECONV_STRIDE_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DECONV_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE <= #1 5'h0;
      rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE <= #1 5'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE <= #1  reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_next;
      rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE <= #1  reg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_next = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE;
    l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE;
    if (d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we) reg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_next = d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE <= #1 6'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE <= #1  reg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_SLOPE_SCALE
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
    l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
    reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
    l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
    if (d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we) reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next = d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w [15:0] ;
    if (d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we) reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next = d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LO_SLOPE_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE <= #1 16'h0;
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE <= #1  reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next;
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE <= #1  reg_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_next = rg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS;
    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r = rg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS;
    reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_next = rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS;
    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r = rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS;
    reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_next = rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO;
    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r = rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO;
    reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_next = rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS;
    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r = rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS;
    reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_next = rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU;
    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r = rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU;
    reg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_next = rg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS;
    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r = rg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS;
    if (d2l_NVDLA_SDP_D_DP_BS_CFG_we) reg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_next = d2l_NVDLA_SDP_D_DP_BS_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_BS_CFG_we) reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_next = d2l_NVDLA_SDP_D_DP_BS_CFG_w [1] ;
    if (d2l_NVDLA_SDP_D_DP_BS_CFG_we) reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_next = d2l_NVDLA_SDP_D_DP_BS_CFG_w [3:2] ;
    if (d2l_NVDLA_SDP_D_DP_BS_CFG_we) reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_next = d2l_NVDLA_SDP_D_DP_BS_CFG_w [4] ;
    if (d2l_NVDLA_SDP_D_DP_BS_CFG_we) reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_next = d2l_NVDLA_SDP_D_DP_BS_CFG_w [5] ;
    if (d2l_NVDLA_SDP_D_DP_BS_CFG_we) reg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_next = d2l_NVDLA_SDP_D_DP_BS_CFG_w [6] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BS_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO <= #1 2'h0;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS <= #1 1'h1;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_next;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_next;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO <= #1  reg_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_next;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_next;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU <= #1  reg_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_next;
      rg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM =  h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BANK
  always @ (*) begin
    reg_NVDLA_CDMA_D_BANK_DATA_BANK_next = rg_NVDLA_CDMA_D_BANK_DATA_BANK;
    l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r = rg_NVDLA_CDMA_D_BANK_DATA_BANK;
    reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next = rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
    l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r = rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
    if (d2l_NVDLA_CDMA_D_BANK_we) reg_NVDLA_CDMA_D_BANK_DATA_BANK_next = d2l_NVDLA_CDMA_D_BANK_w [4:0] ;
    if (d2l_NVDLA_CDMA_D_BANK_we) reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next = d2l_NVDLA_CDMA_D_BANK_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_BANK
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_BANK_DATA_BANK <= #1 5'h0;
      rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_BANK_DATA_BANK <= #1  reg_NVDLA_CDMA_D_BANK_DATA_BANK_next;
      rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK <= #1  reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_ARBITER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_ARBITER_r = 32'b0;
    l2d_NVDLA_CDMA_S_ARBITER_r [3:0]  = rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
    l2d_NVDLA_CDMA_S_ARBITER_r [19:16]  = rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_EXT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r [12:0]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r [28:16]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [31]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [30]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [29]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [28]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [27]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [26]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [25]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [24]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [23]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [22]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [21]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [20]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [19]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [18]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [17]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [16]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [15]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [14]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [13]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [12]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [11]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [10]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [9]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [8]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [7]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [6]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [5]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [4]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [3]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [2]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [1]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r [0]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DILATION_EXT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_DILATION_EXT_r = 32'b0;
    l2d_NVDLA_CSC_D_DILATION_EXT_r [4:0]  = rg_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT;
    l2d_NVDLA_CSC_D_DILATION_EXT_r [20:16]  = rg_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CACC_D_OP_ENABLE_r [0]  = rg_NVDLA_CACC_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_next = rg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM;
    l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r = rg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM;
    if (d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we) reg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_next = d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w [7:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM <= #1 8'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM <= #1  reg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_WR_WEIGHT_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r [7:0]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r [15:8]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r [23:16]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r [31:24]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r [5:0]  = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_SLOPE_SCALE
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
    l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
    reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
    l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
    if (d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we) reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next = d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w [15:0] ;
    if (d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we) reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next = d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LE_SLOPE_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE <= #1 16'h0;
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE <= #1  reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next;
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE <= #1  reg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r = rg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_RD_WEIGHT_0
  always @ (*) begin
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w [7:0] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w [15:8] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w [23:16] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_MCIF_CFG_RD_WEIGHT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP <= #1 8'h1;
    end
    else begin
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_RD_WEIGHT_1
  always @ (*) begin
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w [7:0] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w [15:8] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w [23:16] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_MCIF_CFG_RD_WEIGHT_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT <= #1 8'h1;
    end
    else begin
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_S_POINTER
  always @ (*) begin
    reg_NVDLA_CSC_S_POINTER_PRODUCER_next = rg_NVDLA_CSC_S_POINTER_PRODUCER;
    l2h_NVDLA_CSC_S_POINTER_PRODUCER_r = rg_NVDLA_CSC_S_POINTER_PRODUCER;
    rg_NVDLA_CSC_S_POINTER_CONSUMER =  h2l_NVDLA_CSC_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CSC_S_POINTER_we) reg_NVDLA_CSC_S_POINTER_PRODUCER_next = d2l_NVDLA_CSC_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CSC_S_POINTER_PRODUCER <= #1  reg_NVDLA_CSC_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_NAN_OUTPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r = rg_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_RD_WEIGHT_2
  always @ (*) begin
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
    reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
    l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r = rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w [7:0] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w [15:8] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w [23:16] ;
    if (d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next = d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_MCIF_CFG_RD_WEIGHT_2
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1 <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0 <= #1 8'h1;
    end
    else begin
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1 <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next;
      rg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0 <= #1  reg_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r = rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_CMD
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_next = rg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE;
    l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r = rg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE;
    reg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_next = rg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE;
    l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r = rg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE;
    if (d2l_NVDLA_BDMA_CFG_CMD_we) reg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_next = d2l_NVDLA_BDMA_CFG_CMD_w [0] ;
    if (d2l_NVDLA_BDMA_CFG_CMD_we) reg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_next = d2l_NVDLA_BDMA_CFG_CMD_w [1] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_CMD
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE <= #1 1'h0;
      rg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE <= #1  reg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_next;
      rg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE <= #1  reg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_NAN_OUTPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r = rg_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r [3]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r [2]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r [1]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r [0]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_OUTSTANDING_CNT
  always @ (*) begin
    reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next = rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
    l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r = rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
    reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next = rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
    l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r = rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
    if (d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we) reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next = d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w [7:0] ;
    if (d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we) reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next = d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w [15:8] ;
  end
  
  //------- reg assigns for NVDLA_MCIF_CFG_OUTSTANDING_CNT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT <= #1 8'hff;
      rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT <= #1 8'hff;
    end
    else begin
      rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT <= #1  reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_next;
      rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT <= #1  reg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next = rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
    l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
    if (d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we) reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next = d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH <= #1  reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_RAM_TYPE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next = rg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
    l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r = rg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
    if (d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we) reg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next = d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAIN_RAM_TYPE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE <= #1  reg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_FEATURE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_FEATURE_r = 32'b0;
    l2d_NVDLA_GEC_FEATURE_r [31:16]  = rg_NVDLA_GEC_FEATURE_NUM_ERR;
    l2d_NVDLA_GEC_FEATURE_r [5:0]  = rg_NVDLA_GEC_FEATURE_NUM_ERR_SLICES;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAIN_SIZE_EXT_1
  always @ (*) begin
    reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_next = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT;
    l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT;
    if (d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we) reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_next = d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_DATAIN_SIZE_EXT_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT <= #1  reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_NAN_OUTPUT_NUM
  always @ (*) begin
    rg_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM =  h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_next = rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH;
    l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH;
    if (d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we) reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_next = d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH <= #1  reg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_next = rg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH;
    l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r = rg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH;
    if (d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we) reg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_next = d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w [3:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH <= #1 4'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH <= #1  reg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_PERF_WRITE_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r = rg_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAIN_SIZE_EXT_0
  always @ (*) begin
    reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
    l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
    if (d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we) reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next = d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w [12:0] ;
    if (d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we) reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next = d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_DATAIN_SIZE_EXT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT <= #1 13'h0;
      rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT <= #1  reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next;
      rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT <= #1  reg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WMB_BYTES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_WMB_BYTES_r = 32'b0;
    l2d_NVDLA_CSC_D_WMB_BYTES_r [27:0]  = rg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_INF_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM =  h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_NUMBER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_BATCH_NUMBER_r = 32'b0;
    l2d_NVDLA_CDMA_D_BATCH_NUMBER_r [4:0]  = rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r [12:0]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r [28:16]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r = rg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED =  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r = 32'b0;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r [15:0]  = rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_next = rg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN;
    l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r = rg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN;
    if (d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we) reg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_next = d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN <= #1  reg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_CVT_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_CVT_OFFSET_r = rg_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CMAC_A_D_OP_ENABLE_we) reg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CMAC_A_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CMAC_A_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_S_POINTER
  always @ (*) begin
    reg_NVDLA_RBK_S_POINTER_PRODUCER_next = rg_NVDLA_RBK_S_POINTER_PRODUCER;
    l2h_NVDLA_RBK_S_POINTER_PRODUCER_r = rg_NVDLA_RBK_S_POINTER_PRODUCER;
    rg_NVDLA_RBK_S_POINTER_CONSUMER =  h2l_NVDLA_RBK_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_RBK_S_POINTER_we) reg_NVDLA_RBK_S_POINTER_PRODUCER_next = d2l_NVDLA_RBK_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_RBK_S_POINTER_PRODUCER <= #1  reg_NVDLA_RBK_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_STALL
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL =  h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_next = rg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE;
    l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r = rg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE;
    if (d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we) reg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_next = d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAIN_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE <= #1  reg_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CONV_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CONV_STRIDE_r = 32'b0;
    l2d_NVDLA_CDMA_D_CONV_STRIDE_r [2:0]  = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
    l2d_NVDLA_CDMA_D_CONV_STRIDE_r [18:16]  = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_OFLOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r = rg_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_next = rg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH;
    l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r = rg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH;
    if (d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we) reg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_next = d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAOUT_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH <= #1  reg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_STATUS_r = 32'b0;
    l2d_NVDLA_SDP_D_STATUS_r [0]  = rg_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CVT_OFFSET_r = 32'b0;
    l2d_NVDLA_CDMA_D_CVT_OFFSET_r [15:0]  = rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r [15:0]  = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r [0]  = rg_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_WDMA_WRITE_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r = rg_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next = rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
    l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
    if (d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we) reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next = d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WMB_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH <= #1  reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_S_STATUS_r = 32'b0;
    l2d_NVDLA_CACC_S_STATUS_r [1:0]  = rg_NVDLA_CACC_S_STATUS_STATUS_0;
    l2d_NVDLA_CACC_S_STATUS_r [17:16]  = rg_NVDLA_CACC_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATOUT_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATOUT_SCALE_r = 32'b0;
    l2d_NVDLA_CDP_D_DATOUT_SCALE_r [15:0]  = rg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_RD_WEIGHT_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r [7:0]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r [15:8]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r [23:16]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r [31:24]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_INFO
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next = rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
    l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r = rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
    reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next = rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
    l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r = rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
    reg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next = rg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
    l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r = rg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
    if (d2l_NVDLA_SDP_S_LUT_INFO_we) reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next = d2l_NVDLA_SDP_S_LUT_INFO_w [7:0] ;
    if (d2l_NVDLA_SDP_S_LUT_INFO_we) reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next = d2l_NVDLA_SDP_S_LUT_INFO_w [15:8] ;
    if (d2l_NVDLA_SDP_S_LUT_INFO_we) reg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next = d2l_NVDLA_SDP_S_LUT_INFO_w [23:16] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_INFO
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET <= #1 8'h0;
      rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT <= #1 8'h0;
      rg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT <= #1 8'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET <= #1  reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next;
      rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT <= #1  reg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next;
      rg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT <= #1  reg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_ERDMA_CFG
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_next = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE;
    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE;
    reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_next = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE;
    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE;
    reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_next = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE;
    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE;
    reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_next = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE;
    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE;
    reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_next = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE;
    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE;
    if (d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_next = d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w [0] ;
    if (d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_next = d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w [2:1] ;
    if (d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_next = d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w [3] ;
    if (d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_next = d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w [4] ;
    if (d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_next = d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w [5] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_ERDMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE <= #1 1'h1;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE <= #1 2'h0;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE <= #1  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_next;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE <= #1  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_next;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE <= #1  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_next;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE <= #1  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_next;
      rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE <= #1  reg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATOUT_SHIFTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r = 32'b0;
    l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r [5:0]  = rg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_SWRESET
  always @ (*) begin
    reg_NVDLA_GEC_SWRESET_SWRST_next = rg_NVDLA_GEC_SWRESET_SWRST;
    l2h_NVDLA_GEC_SWRESET_SWRST_r = rg_NVDLA_GEC_SWRESET_SWRST;
    if (d2l_NVDLA_GEC_SWRESET_we) reg_NVDLA_GEC_SWRESET_SWRST_next = d2l_NVDLA_GEC_SWRESET_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_SWRESET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_SWRESET_SWRST <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_SWRESET_SWRST <= #1  reg_NVDLA_GEC_SWRESET_SWRST_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LAUNCH0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_LAUNCH0_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_LAUNCH0_r [0]  = rg_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r = rg_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_BATCH_NUMBER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_BATCH_NUMBER_r = 32'b0;
    l2d_NVDLA_CSC_D_BATCH_NUMBER_r [4:0]  = rg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_CUBE_CHANNEL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r = 32'b0;
    l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r [12:0]  = rg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [31]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [30]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [29]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [28]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [27]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [26]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [25]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [24]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [23]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [22]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [21]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [20]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [19]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [18]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [17]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [16]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [15]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [14]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [13]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [12]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [11]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [10]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [9]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [8]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [7]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [6]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [5]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [4]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [3]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [2]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [1]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r [0]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_BANK (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_BANK_r = 32'b0;
    l2d_NVDLA_CSC_D_BANK_r [4:0]  = rg_NVDLA_CSC_D_BANK_DATA_BANK;
    l2d_NVDLA_CSC_D_BANK_r [20:16]  = rg_NVDLA_CSC_D_BANK_WEIGHT_BANK;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [31]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [30]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [29]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [28]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [27]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [26]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [25]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [24]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [23]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [22]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [21]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [20]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [19]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [18]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [17]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [16]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [15]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [14]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [13]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [12]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [11]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [10]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [9]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [8]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [7]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [6]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [5]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [4]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [3]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [2]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [1]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r [0]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = rg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    if (d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we) reg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_SRC_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1  reg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    if (d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we) reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1  reg_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_CYA_r = rg_NVDLA_CDP_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_DATA_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r = rg_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next = rg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
    l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r = rg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
    if (d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we) reg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next = d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DST_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE <= #1  reg_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_LO_HIT
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT =  h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_FORMAT
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [0] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [13:8] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [16] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [20] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT <= #1 1'h0;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT <= #1 6'hc;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING <= #1 1'h0;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_WRITE_STALL
  always @ (*) begin
    rg_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL =  h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r = rg_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_RAM_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r [0]  = rg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r [0]  = rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN;
    l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r [1]  = rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_LE_HIT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r = rg_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
    l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
    reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
    l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
    if (d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we) reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next = d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w [4:0] ;
    if (d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we) reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next = d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w [9:5] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT <= #1 5'h0;
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT <= #1 5'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT <= #1  reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next;
      rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT <= #1  reg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_PDP_D_OP_ENABLE_r [0]  = rg_NVDLA_PDP_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BRDMA_CFG
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_next = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE;
    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE;
    reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_next = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE;
    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE;
    reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_next = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE;
    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE;
    reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_next = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE;
    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE;
    reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_next = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE;
    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r = rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE;
    if (d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_next = d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w [0] ;
    if (d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_next = d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w [2:1] ;
    if (d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_next = d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w [3] ;
    if (d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_next = d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w [4] ;
    if (d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_next = d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w [5] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BRDMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE <= #1 1'h1;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE <= #1 2'h0;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE <= #1  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_next;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE <= #1  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_next;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE <= #1  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_next;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE <= #1  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_next;
      rg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE <= #1  reg_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_SURF_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_next = rg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE;
    l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r = rg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE;
    if (d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we) reg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_next = d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAOUT_SURF_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE <= #1  reg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_END (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LE_END_r = rg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_CYA
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_CYA_CYA_next = rg_NVDLA_PDP_RDMA_D_CYA_CYA;
    l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r = rg_NVDLA_PDP_RDMA_D_CYA_CYA;
    if (d2l_NVDLA_PDP_RDMA_D_CYA_we) reg_NVDLA_PDP_RDMA_D_CYA_CYA_next = d2l_NVDLA_PDP_RDMA_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_CYA_CYA <= #1  reg_NVDLA_PDP_RDMA_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_SURF (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_DST_SURF_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_DST_SURF_r [31:5]  = rg_NVDLA_BDMA_CFG_DST_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_INFO
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next = rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
    l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r = rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
    reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next = rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
    l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r = rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
    reg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next = rg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
    l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r = rg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
    if (d2l_NVDLA_CDP_S_LUT_INFO_we) reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next = d2l_NVDLA_CDP_S_LUT_INFO_w [7:0] ;
    if (d2l_NVDLA_CDP_S_LUT_INFO_we) reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next = d2l_NVDLA_CDP_S_LUT_INFO_w [15:8] ;
    if (d2l_NVDLA_CDP_S_LUT_INFO_we) reg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next = d2l_NVDLA_CDP_S_LUT_INFO_w [23:16] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_INFO
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET <= #1 8'h0;
      rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT <= #1 8'h0;
      rg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT <= #1 8'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET <= #1  reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_next;
      rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT <= #1  reg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_next;
      rg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT <= #1  reg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_S_POINTER_r = 32'b0;
    l2d_NVDLA_CSC_S_POINTER_r [0]  = rg_NVDLA_CSC_S_POINTER_PRODUCER;
    l2d_NVDLA_CSC_S_POINTER_r [16]  = rg_NVDLA_CSC_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_B_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_CMAC_B_D_MISC_CFG_r [0]  = rg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE;
    l2d_NVDLA_CMAC_B_D_MISC_CFG_r [13:12]  = rg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_S_POINTER
  always @ (*) begin
    reg_NVDLA_CACC_S_POINTER_PRODUCER_next = rg_NVDLA_CACC_S_POINTER_PRODUCER;
    l2h_NVDLA_CACC_S_POINTER_PRODUCER_r = rg_NVDLA_CACC_S_POINTER_PRODUCER;
    rg_NVDLA_CACC_S_POINTER_CONSUMER =  h2l_NVDLA_CACC_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CACC_S_POINTER_we) reg_NVDLA_CACC_S_POINTER_PRODUCER_next = d2l_NVDLA_CACC_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CACC_S_POINTER_PRODUCER <= #1  reg_NVDLA_CACC_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_EXT_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w [12:0] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_SIZE_EXT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT <= #1 13'h0;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r = rg_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next = rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
    l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r = rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
    reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next = rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
    l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r = rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
    reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next = rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
    l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r = rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
    reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next = rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
    l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r = rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
    reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next = rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
    l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r = rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
    reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
    reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [0] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [9:8] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [13:12] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [16] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [20] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [24] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [28] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION <= #1 2'h1;
      rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION <= #1 2'h1;
      rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE <= #1  reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next;
      rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION <= #1  reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next;
      rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION <= #1  reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next;
      rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE <= #1  reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next;
      rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE <= #1  reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS <= #1  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS <= #1  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next = rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
    l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r = rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
    if (d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we) reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next = d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WGS_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW <= #1  reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r = rg_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP1_READ_STALL
  always @ (*) begin
    rg_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT =  h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_INFO (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_INFO_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_INFO_r [7:0]  = rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
    l2d_NVDLA_CDP_S_LUT_INFO_r [15:8]  = rg_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
    l2d_NVDLA_CDP_S_LUT_INFO_r [23:16]  = rg_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_OUT_SATURATION
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION =  h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r = rg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r [12:0]  = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LINE_REPEAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r [23:0]  = rg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_CURRENT_COUNTER_VALUE
  always @ (*) begin
    rg_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE =  h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID =  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_PLANAR_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r [31:5]  = rg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATA_FORMAT
  always @ (*) begin
    reg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_next = rg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE;
    l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r = rg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE;
    if (d2l_NVDLA_CDP_D_DATA_FORMAT_we) reg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_next = d2l_NVDLA_CDP_D_DATA_FORMAT_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATA_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE <= #1 2'h1;
    end
    else begin
      rg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE <= #1  reg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_DMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DST_DMA_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DST_DMA_CFG_r [0]  = rg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_LINE
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_DST_LINE_STRIDE_next = rg_NVDLA_BDMA_CFG_DST_LINE_STRIDE;
    l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r = rg_NVDLA_BDMA_CFG_DST_LINE_STRIDE;
    if (d2l_NVDLA_BDMA_CFG_DST_LINE_we) reg_NVDLA_BDMA_CFG_DST_LINE_STRIDE_next = d2l_NVDLA_BDMA_CFG_DST_LINE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_DST_LINE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_DST_LINE_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_DST_LINE_STRIDE <= #1  reg_NVDLA_BDMA_CFG_DST_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_SURF_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_next = rg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE;
    l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r = rg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE;
    if (d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we) reg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_next = d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAIN_SURF_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE <= #1  reg_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r = rg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_CYA
  always @ (*) begin
    reg_NVDLA_CDP_D_CYA_CYA_next = rg_NVDLA_CDP_D_CYA_CYA;
    l2h_NVDLA_CDP_D_CYA_CYA_r = rg_NVDLA_CDP_D_CYA_CYA;
    if (d2l_NVDLA_CDP_D_CYA_we) reg_NVDLA_CDP_D_CYA_CYA_next = d2l_NVDLA_CDP_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_CDP_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_D_CYA_CYA <= #1  reg_NVDLA_CDP_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_next = rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW;
    l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW;
    if (d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we) reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_next = d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW <= #1  reg_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r [12:0]  = rg_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r [0]  = rg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_S_POINTER
  always @ (*) begin
    reg_NVDLA_CMAC_B_S_POINTER_PRODUCER_next = rg_NVDLA_CMAC_B_S_POINTER_PRODUCER;
    l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r = rg_NVDLA_CMAC_B_S_POINTER_PRODUCER;
    rg_NVDLA_CMAC_B_S_POINTER_CONSUMER =  h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CMAC_B_S_POINTER_we) reg_NVDLA_CMAC_B_S_POINTER_PRODUCER_next = d2l_NVDLA_CMAC_B_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CMAC_B_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CMAC_B_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CMAC_B_S_POINTER_PRODUCER <= #1  reg_NVDLA_CMAC_B_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = rg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r = rg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    if (d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we) reg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1  reg_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_PLANAR_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_next = rg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE;
    l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r = rg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE;
    if (d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we) reg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_next = d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAOUT_PLANAR_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE <= #1  reg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_B_S_STATUS_r = 32'b0;
    l2d_NVDLA_CMAC_B_S_STATUS_r [1:0]  = rg_NVDLA_CMAC_B_S_STATUS_STATUS_0;
    l2d_NVDLA_CMAC_B_S_STATUS_r [17:16]  = rg_NVDLA_CMAC_B_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_DMA_CFG
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next = rg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
    l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r = rg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
    if (d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we) reg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next = d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w [0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_SRC_DMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE <= #1  reg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_ALU_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_next = rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC;
    l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r = rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC;
    reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_next = rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE;
    l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r = rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE;
    if (d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we) reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_next = d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we) reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_next = d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w [13:8] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BS_ALU_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE <= #1 6'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC <= #1  reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_next;
      rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE <= #1  reg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_BYTES
  always @ (*) begin
    reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next = rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
    l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r = rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
    if (d2l_NVDLA_CDMA_D_WMB_BYTES_we) reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next = d2l_NVDLA_CDMA_D_WMB_BYTES_w [27:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WMB_BYTES
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES <= #1 28'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES <= #1  reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_CONV_STRIDE_EXT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r = 32'b0;
    l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r [2:0]  = rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT;
    l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r [18:16]  = rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_S_STATUS_r = 32'b0;
    l2d_NVDLA_CSC_S_STATUS_r [1:0]  = rg_NVDLA_CSC_S_STATUS_STATUS_0;
    l2d_NVDLA_CSC_S_STATUS_r [17:16]  = rg_NVDLA_CSC_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_MISSIONERR_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_MISSIONERR_TYPE_r = 32'b0;
    l2d_NVDLA_GEC_MISSIONERR_TYPE_r [5:0]  = rg_NVDLA_GEC_MISSIONERR_TYPE_CODE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_FUNC_BYPASS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_FUNC_BYPASS_r = 32'b0;
    l2d_NVDLA_CDP_D_FUNC_BYPASS_r [0]  = rg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS;
    l2d_NVDLA_CDP_D_FUNC_BYPASS_r [1]  = rg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_FORMAT
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next = rg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
    l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r = rg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
    if (d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we) reg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next = d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_DATA_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA <= #1 2'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA <= #1  reg_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r [12:0]  = rg_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_S_STATUS
  always @ (*) begin
    rg_NVDLA_PDP_S_STATUS_STATUS_0 =  h2l_NVDLA_PDP_S_STATUS_STATUS_0_w;
    rg_NVDLA_PDP_S_STATUS_STATUS_1 =  h2l_NVDLA_PDP_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_MAP
  always @ (*) begin
    reg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_next = rg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED;
    l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r = rg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED;
    reg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_next = rg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED;
    l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r = rg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED;
    if (d2l_NVDLA_CACC_D_DATAOUT_MAP_we) reg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_next = d2l_NVDLA_CACC_D_DATAOUT_MAP_w [0] ;
    if (d2l_NVDLA_CACC_D_DATAOUT_MAP_we) reg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_next = d2l_NVDLA_CACC_D_DATAOUT_MAP_w [16] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_DATAOUT_MAP
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED <= #1 1'h0;
      rg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED <= #1  reg_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_next;
      rg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED <= #1  reg_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r = rg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_BATCH_NUMBER
  always @ (*) begin
    reg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_next = rg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES;
    l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r = rg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES;
    if (d2l_NVDLA_CACC_D_BATCH_NUMBER_we) reg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_next = d2l_NVDLA_CACC_D_BATCH_NUMBER_w [4:0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_BATCH_NUMBER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES <= #1  reg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_S_STATUS
  always @ (*) begin
    rg_NVDLA_CMAC_B_S_STATUS_STATUS_0 =  h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w;
    rg_NVDLA_CMAC_B_S_STATUS_STATUS_1 =  h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_S_STATUS_r = 32'b0;
    l2d_NVDLA_RBK_S_STATUS_r [1:0]  = rg_NVDLA_RBK_S_STATUS_STATUS_0;
    l2d_NVDLA_RBK_S_STATUS_r [17:16]  = rg_NVDLA_RBK_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w [12:0] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH <= #1 13'h0;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_OFFSET
  always @ (*) begin
    reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next = rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
    l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r = rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
    if (d2l_NVDLA_CDMA_D_CVT_OFFSET_we) reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next = d2l_NVDLA_CDMA_D_CVT_OFFSET_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CVT_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET <= #1  reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_HYBRID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r = rg_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_SLOPE_SCALE
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
    l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
    reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
    l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
    if (d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we) reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next = d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w [15:0] ;
    if (d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we) reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next = d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LO_SLOPE_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE <= #1 16'h0;
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE <= #1  reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_next;
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE <= #1  reg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_RECIP_KERNEL_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r = 32'b0;
    l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r [16:0]  = rg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_MUL_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r [0]  = rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC;
    l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r [15:8]  = rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r [31:5]  = rg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_PERF_READ_STALL
  always @ (*) begin
    rg_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL =  h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_CLIP_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_CLIP_CFG_r = 32'b0;
    l2d_NVDLA_CACC_D_CLIP_CFG_r [4:0]  = rg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_BATCH_NUMBER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_BATCH_NUMBER_r = 32'b0;
    l2d_NVDLA_CACC_D_BATCH_NUMBER_r [4:0]  = rg_NVDLA_CACC_D_BATCH_NUMBER_BATCHES;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_CONV_STRIDE_EXT
  always @ (*) begin
    reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_next = rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT;
    l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r = rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT;
    reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_next = rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT;
    l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r = rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT;
    if (d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we) reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_next = d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w [2:0] ;
    if (d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we) reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_next = d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w [18:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_CONV_STRIDE_EXT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT <= #1 3'h0;
      rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT <= #1 3'h0;
    end
    else begin
      rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT <= #1  reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_next;
      rg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT <= #1  reg_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_CLIP_CFG
  always @ (*) begin
    reg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_next = rg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE;
    l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r = rg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE;
    if (d2l_NVDLA_CACC_D_CLIP_CFG_we) reg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_next = d2l_NVDLA_CACC_D_CLIP_CFG_w [4:0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_CLIP_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE <= #1  reg_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_next = rg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH;
    l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r = rg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH;
    if (d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we) reg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_next = d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAIN_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH <= #1  reg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATOUT_SCALE
  always @ (*) begin
    reg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_next = rg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE;
    l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r = rg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE;
    if (d2l_NVDLA_CDP_D_DATOUT_SCALE_we) reg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_next = d2l_NVDLA_CDP_D_DATOUT_SCALE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATOUT_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE <= #1 16'h1;
    end
    else begin
      rg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE <= #1  reg_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_INF_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM =  h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAIN_SIZE_EXT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r = 32'b0;
    l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r [12:0]  = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r [28:16]  = rg_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_RBK_D_OP_ENABLE_OP_EN_next = rg_NVDLA_RBK_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r = rg_NVDLA_RBK_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_RBK_D_OP_ENABLE_we) reg_NVDLA_RBK_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_RBK_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_RBK_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_RBK_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [0]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [13:8]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [16]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [20]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS
  always @ (*) begin
    rg_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL =  h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_CYA
  always @ (*) begin
    reg_NVDLA_CACC_D_CYA_CYA_next = rg_NVDLA_CACC_D_CYA_CYA;
    l2h_NVDLA_CACC_D_CYA_CYA_r = rg_NVDLA_CACC_D_CYA_CYA;
    if (d2l_NVDLA_CACC_D_CYA_we) reg_NVDLA_CACC_D_CYA_CYA_next = d2l_NVDLA_CACC_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_CACC_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CACC_D_CYA_CYA <= #1  reg_NVDLA_CACC_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_next = rg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN;
    l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r = rg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN;
    reg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_next = rg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN;
    l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r = rg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN;
    if (d2l_NVDLA_CDP_D_PERF_ENABLE_we) reg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_next = d2l_NVDLA_CDP_D_PERF_ENABLE_w [0] ;
    if (d2l_NVDLA_CDP_D_PERF_ENABLE_we) reg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_next = d2l_NVDLA_CDP_D_PERF_ENABLE_w [1] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN <= #1 1'h0;
      rg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN <= #1  reg_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_next;
      rg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN <= #1  reg_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_OUTSTANDING_CNT (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r = 32'b0;
    l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r [7:0]  = rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
    l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r [15:8]  = rg_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_SURF_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_SURF_STRIDE_r = 32'b0;
    l2d_NVDLA_CACC_D_SURF_STRIDE_r [23:0]  = rg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r [12:0]  = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_ADDR
  always @ (*) begin
    reg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_next = rg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR;
    l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r = rg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR;
    if (d2l_NVDLA_CACC_D_DATAOUT_ADDR_we) reg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_next = d2l_NVDLA_CACC_D_DATAOUT_ADDR_w;
  end
  
  //------- reg assigns for NVDLA_CACC_D_DATAOUT_ADDR
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR <= #1  reg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_OUT_SATURATION (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r = rg_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_LINE
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_next = rg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE;
    l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r = rg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE;
    if (d2l_NVDLA_BDMA_CFG_SRC_LINE_we) reg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_next = d2l_NVDLA_BDMA_CFG_SRC_LINE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_SRC_LINE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE <= #1  reg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r = rg_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BN_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BN_CFG_r [0]  = rg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS;
    l2d_NVDLA_SDP_D_DP_BN_CFG_r [1]  = rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS;
    l2d_NVDLA_SDP_D_DP_BN_CFG_r [3:2]  = rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO;
    l2d_NVDLA_SDP_D_DP_BN_CFG_r [4]  = rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS;
    l2d_NVDLA_SDP_D_DP_BN_CFG_r [5]  = rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU;
    l2d_NVDLA_SDP_D_DP_BN_CFG_r [6]  = rg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_ACCESS_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r [9:0]  = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR;
    l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r [16]  = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
    l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r [17]  = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_S_STATUS
  always @ (*) begin
    rg_NVDLA_RBK_S_STATUS_STATUS_0 =  h2l_NVDLA_RBK_S_STATUS_STATUS_0_w;
    rg_NVDLA_RBK_S_STATUS_STATUS_1 =  h2l_NVDLA_RBK_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_RAM_TYPE
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next = rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
    l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r = rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
    if (d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we) reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next = d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_RAM_TYPE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE <= #1  reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_next = rg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we) reg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_RD_WEIGHT_2 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r [7:0]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r [15:8]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r [23:16]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r [31:24]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_next = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET;
    l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET;
    if (d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we) reg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_next = d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET <= #1  reg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_next = rg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8;
    l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r = rg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8;
    if (d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we) reg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_next = d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_SRC_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8 <= #1  reg_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL =  h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_PERF_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r = rg_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_CVT_SCALE
  always @ (*) begin
    reg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_next = rg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE;
    l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r = rg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE;
    if (d2l_NVDLA_SDP_D_CVT_SCALE_we) reg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_next = d2l_NVDLA_SDP_D_CVT_SCALE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_CVT_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE <= #1  reg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next = rg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
    l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r = rg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
    if (d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we) reg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next = d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DST_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW <= #1  reg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r = 32'b0;
    l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r [0]  = rg_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_CYA_r = rg_NVDLA_PDP_RDMA_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_SDP_D_OP_ENABLE_r [0]  = rg_NVDLA_SDP_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_LATENCY (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r = rg_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_S_POINTER
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_next = rg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER;
    l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r = rg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER;
    rg_NVDLA_SDP_RDMA_S_POINTER_CONSUMER =  h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_SDP_RDMA_S_POINTER_we) reg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_next = d2l_NVDLA_SDP_RDMA_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER <= #1  reg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_OPERATION_MODE_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r [1:0]  = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD;
    l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r [4]  = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE;
    l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r [15:8]  = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = rg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r = rg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
    if (d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we) reg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next = d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE <= #1  reg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r = rg_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS_INF_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r = rg_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_FORMAT
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next = rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
    l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r = rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
    if (d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we) reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next = d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT <= #1  reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next = rg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
    l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r = rg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
    if (d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we) reg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next = d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DST_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE <= #1  reg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI =  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ENTRY_PER_SLICE
  always @ (*) begin
    reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next = rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
    l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r = rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
    if (d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we) reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next = d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w [13:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_ENTRY_PER_SLICE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES <= #1 14'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES <= #1  reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_CUBE_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r = 32'b0;
    l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r [12:0]  = rg_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_ALU_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_next = rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC;
    l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r = rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC;
    reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_next = rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE;
    l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r = rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE;
    if (d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we) reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_next = d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we) reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_next = d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w [13:8] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BN_ALU_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE <= #1 6'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC <= #1  reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_next;
      rg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE <= #1  reg_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_STATUS
  always @ (*) begin
    rg_NVDLA_SDP_S_STATUS_STATUS_0 =  h2l_NVDLA_SDP_S_STATUS_STATUS_0_w;
    rg_NVDLA_SDP_S_STATUS_STATUS_1 =  h2l_NVDLA_SDP_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP0_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r = rg_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r [5:0]  = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_B_S_POINTER_r = 32'b0;
    l2d_NVDLA_CMAC_B_S_POINTER_r [0]  = rg_NVDLA_CMAC_B_S_POINTER_PRODUCER;
    l2d_NVDLA_CMAC_B_S_POINTER_r [16]  = rg_NVDLA_CMAC_B_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_END_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r [5:0]  = rg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_PERF_READ_STALL
  always @ (*) begin
    rg_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL =  h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_next = rg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND;
    l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r = rg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND;
    if (d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we) reg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_next = d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND <= #1  reg_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CONV_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
    l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
    reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
    l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
    if (d2l_NVDLA_CDMA_D_CONV_STRIDE_we) reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next = d2l_NVDLA_CDMA_D_CONV_STRIDE_w [2:0] ;
    if (d2l_NVDLA_CDMA_D_CONV_STRIDE_we) reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next = d2l_NVDLA_CDMA_D_CONV_STRIDE_w [18:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CONV_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE <= #1 3'h0;
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE <= #1 3'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE <= #1  reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next;
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE <= #1  reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_DATA_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r = rg_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_next = rg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN;
    l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r = rg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN;
    if (d2l_NVDLA_RBK_D_PERF_ENABLE_we) reg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_next = d2l_NVDLA_RBK_D_PERF_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN <= #1  reg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_START (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LO_START_r = rg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_A_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CMAC_A_D_OP_ENABLE_r [0]  = rg_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATIN_SHIFTER
  always @ (*) begin
    reg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_next = rg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER;
    l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r = rg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER;
    if (d2l_NVDLA_CDP_D_DATIN_SHIFTER_we) reg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_next = d2l_NVDLA_CDP_D_DATIN_SHIFTER_w [4:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATIN_SHIFTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER <= #1  reg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_next = rg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS;
    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r = rg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS;
    reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_next = rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS;
    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r = rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS;
    reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_next = rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO;
    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r = rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO;
    reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_next = rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS;
    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r = rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS;
    reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_next = rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU;
    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r = rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU;
    reg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_next = rg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS;
    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r = rg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS;
    if (d2l_NVDLA_SDP_D_DP_BN_CFG_we) reg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_next = d2l_NVDLA_SDP_D_DP_BN_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_BN_CFG_we) reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_next = d2l_NVDLA_SDP_D_DP_BN_CFG_w [1] ;
    if (d2l_NVDLA_SDP_D_DP_BN_CFG_we) reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_next = d2l_NVDLA_SDP_D_DP_BN_CFG_w [3:2] ;
    if (d2l_NVDLA_SDP_D_DP_BN_CFG_we) reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_next = d2l_NVDLA_SDP_D_DP_BN_CFG_w [4] ;
    if (d2l_NVDLA_SDP_D_DP_BN_CFG_we) reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_next = d2l_NVDLA_SDP_D_DP_BN_CFG_w [5] ;
    if (d2l_NVDLA_SDP_D_DP_BN_CFG_we) reg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_next = d2l_NVDLA_SDP_D_DP_BN_CFG_w [6] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BN_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO <= #1 2'h0;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS <= #1 1'h1;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_next;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_next;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO <= #1  reg_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_next;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_next;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU <= #1  reg_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_next;
      rg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS <= #1  reg_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_S_POINTER_r = 32'b0;
    l2d_NVDLA_CACC_S_POINTER_r [0]  = rg_NVDLA_CACC_S_POINTER_PRODUCER;
    l2d_NVDLA_CACC_S_POINTER_r [16]  = rg_NVDLA_CACC_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_OP (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_OP_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_OP_r [0]  = rg_NVDLA_BDMA_CFG_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_CYA_r = rg_NVDLA_CDP_RDMA_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_SLOPE_SCALE
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
    l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
    reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
    l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
    if (d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we) reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next = d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w [15:0] ;
    if (d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we) reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next = d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LE_SLOPE_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE <= #1 16'h0;
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE <= #1  reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_next;
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE <= #1  reg_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_S_POINTER
  always @ (*) begin
    reg_NVDLA_CMAC_A_S_POINTER_PRODUCER_next = rg_NVDLA_CMAC_A_S_POINTER_PRODUCER;
    l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r = rg_NVDLA_CMAC_A_S_POINTER_PRODUCER;
    rg_NVDLA_CMAC_A_S_POINTER_CONSUMER =  h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CMAC_A_S_POINTER_we) reg_NVDLA_CMAC_A_S_POINTER_PRODUCER_next = d2l_NVDLA_CMAC_A_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CMAC_A_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CMAC_A_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CMAC_A_S_POINTER_PRODUCER <= #1  reg_NVDLA_CMAC_A_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP1_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r = rg_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_SLOPE_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r [15:0]  = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE;
    l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r [31:16]  = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_MISSIONERR_INJECT_UNLOCK (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r = 32'b0;
    l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r [7:0]  = rg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_INF_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_INF_INPUT_NUM_r = rg_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_S_STATUS
  always @ (*) begin
    rg_NVDLA_CMAC_A_S_STATUS_STATUS_0 =  h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w;
    rg_NVDLA_CMAC_A_S_STATUS_STATUS_1 =  h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_next = rg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8;
    l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r = rg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8;
    if (d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we) reg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_next = d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_DST_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8 <= #1  reg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r = rg_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_POINTER_r = 32'b0;
    l2d_NVDLA_CDP_S_POINTER_r [0]  = rg_NVDLA_CDP_S_POINTER_PRODUCER;
    l2d_NVDLA_CDP_S_POINTER_r [16]  = rg_NVDLA_CDP_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ZERO_PADDING_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r = 32'b0;
    l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r [15:0]  = rg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_LATENCY (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r = rg_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_SRC_RAM_CFG
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_next = rg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE;
    l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r = rg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE;
    if (d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we) reg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_next = d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_SRC_RAM_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE <= #1  reg_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_LO_HIT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r = rg_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_LO_HIT
  always @ (*) begin
    rg_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT =  h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_POST_Y_EXTENSION
  always @ (*) begin
    reg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_next = rg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION;
    l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r = rg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION;
    if (d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we) reg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_next = d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_POST_Y_EXTENSION
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION <= #1 2'h0;
    end
    else begin
      rg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION <= #1  reg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next = rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r = rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
    reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next = rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r = rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
    if (d2l_NVDLA_CDMA_D_CVT_CFG_we) reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next = d2l_NVDLA_CDMA_D_CVT_CFG_w [0] ;
    if (d2l_NVDLA_CDMA_D_CVT_CFG_we) reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next = d2l_NVDLA_CDMA_D_CVT_CFG_w [9:4] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CVT_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN <= #1 1'h0;
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN <= #1  reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next;
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE <= #1  reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WMB_BYTES
  always @ (*) begin
    reg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_next = rg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES;
    l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r = rg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES;
    if (d2l_NVDLA_CSC_D_WMB_BYTES_we) reg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_next = d2l_NVDLA_CSC_D_WMB_BYTES_w [27:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_WMB_BYTES
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES <= #1 28'h0;
    end
    else begin
      rg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES <= #1  reg_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we) reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_START_HIGH
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_next = rg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH;
    l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r = rg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH;
    if (d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we) reg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_next = d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LO_START_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH <= #1  reg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_SLOPE_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r [15:0]  = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE;
    l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r [31:16]  = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID =  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_LINE_STRIDE_r = 32'b0;
    l2d_NVDLA_CACC_D_LINE_STRIDE_r [23:0]  = rg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL =  h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATIN_OFFSET
  always @ (*) begin
    reg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_next = rg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET;
    l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r = rg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET;
    if (d2l_NVDLA_CDP_D_DATIN_OFFSET_we) reg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_next = d2l_NVDLA_CDP_D_DATIN_OFFSET_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATIN_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET <= #1  reg_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_STATUS_r = 32'b0;
    l2d_NVDLA_MCIF_STATUS_r [8]  = rg_NVDLA_MCIF_STATUS_IDLE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_next = rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC;
    l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r = rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC;
    reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_next = rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS;
    l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r = rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS;
    if (d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we) reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_next = d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we) reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_next = d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w [1] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_MUL_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS <= #1 1'h1;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC <= #1  reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_next;
      rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS <= #1  reg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_OPERATION_MODE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r [1:0]  = rg_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_LINE (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_SRC_LINE_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_SRC_LINE_r [31:5]  = rg_NVDLA_BDMA_CFG_SRC_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_MAP
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next = rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
    l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r = rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
    reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next = rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
    l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r = rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
    if (d2l_NVDLA_CDMA_D_DAIN_MAP_we) reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next = d2l_NVDLA_CDMA_D_DAIN_MAP_w [0] ;
    if (d2l_NVDLA_CDMA_D_DAIN_MAP_we) reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next = d2l_NVDLA_CDMA_D_DAIN_MAP_w [16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_MAP
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED <= #1 1'h0;
      rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED <= #1  reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next;
      rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED <= #1  reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PERF_WRITE_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r = rg_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_PLANAR_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r [31:5]  = rg_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PERF_WRITE_STALL
  always @ (*) begin
    rg_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL =  h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_next = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET;
    l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET;
    if (d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we) reg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_next = d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET <= #1  reg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_START (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LE_START_r = rg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_RAM_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_next = rg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE;
    l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r = rg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE;
    if (d2l_NVDLA_PDP_D_DST_RAM_CFG_we) reg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_next = d2l_NVDLA_PDP_D_DST_RAM_CFG_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DST_RAM_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE <= #1  reg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_WR_WEIGHT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r [7:0]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r [15:8]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r [23:16]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
    l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r [31:24]  = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_SURF_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r [31:5]  = rg_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_RAM_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r [0]  = rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_STATUS
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_next = rg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN;
    l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r = rg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN;
    if (d2l_NVDLA_BDMA_CFG_STATUS_we) reg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_next = d2l_NVDLA_BDMA_CFG_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN <= #1  reg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_WR_WEIGHT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r [7:0]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r [15:8]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r [23:16]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
    l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r [31:24]  = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_MASK
  always @ (*) begin
    reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [0] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [1] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [2] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [3] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [4] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [5] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [6] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [7] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [8] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [9] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [16] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [17] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [18] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [19] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [20] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [21] ;
  end
  
  //------- reg assigns for NVDLA_GLB_S_INTR_MASK
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_STATUS_r = 32'b0;
    l2d_NVDLA_CDP_S_STATUS_r [1:0]  = rg_NVDLA_CDP_S_STATUS_STATUS_0;
    l2d_NVDLA_CDP_S_STATUS_r [17:16]  = rg_NVDLA_CDP_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATIN_SCALE
  always @ (*) begin
    reg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_next = rg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE;
    l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r = rg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE;
    if (d2l_NVDLA_CDP_D_DATIN_SCALE_we) reg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_next = d2l_NVDLA_CDP_D_DATIN_SCALE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATIN_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE <= #1 16'h1;
    end
    else begin
      rg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE <= #1  reg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_UFLOW
  always @ (*) begin
    rg_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW =  h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_CVT_SHIFT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_CVT_SHIFT_r = 32'b0;
    l2d_NVDLA_SDP_D_CVT_SHIFT_r [5:0]  = rg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PARTIAL_WIDTH_IN
  always @ (*) begin
    reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
    l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
    reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
    l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
    reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
    l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
    if (d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we) reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next = d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w [9:0] ;
    if (d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we) reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next = d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w [19:10] ;
    if (d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we) reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next = d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w [29:20] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_PARTIAL_WIDTH_IN
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST <= #1 10'h0;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST <= #1 10'h0;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID <= #1 10'h0;
    end
    else begin
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST <= #1  reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST <= #1  reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next;
      rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID <= #1  reg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MEAN_FORMAT_r = 32'b0;
    l2d_NVDLA_CDMA_D_MEAN_FORMAT_r [0]  = rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [0]  = rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [9:8]  = rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [13:12]  = rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [16]  = rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [20]  = rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [24]  = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [28]  = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_next = rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC;
    l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r = rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC;
    reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_next = rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS;
    l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r = rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS;
    if (d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we) reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_next = d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we) reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_next = d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w [1] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_ALU_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS <= #1 1'h1;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC <= #1  reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_next;
      rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS <= #1  reg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_next = rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN;
    l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r = rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN;
    reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next = rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
    l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r = rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
    if (d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we) reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_next = d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w [0] ;
    if (d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we) reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next = d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w [1] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN <= #1  reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_next;
      rg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN <= #1  reg_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_ALU_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r [0]  = rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC;
    l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r [13:8]  = rg_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r = rg_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r = rg_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_CFG
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_next = rg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION;
    l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r = rg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION;
    reg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next = rg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
    l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r = rg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
    reg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next = rg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
    l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r = rg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
    reg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next = rg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
    l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r = rg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
    if (d2l_NVDLA_CDP_S_LUT_CFG_we) reg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_next = d2l_NVDLA_CDP_S_LUT_CFG_w [0] ;
    if (d2l_NVDLA_CDP_S_LUT_CFG_we) reg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next = d2l_NVDLA_CDP_S_LUT_CFG_w [4] ;
    if (d2l_NVDLA_CDP_S_LUT_CFG_we) reg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next = d2l_NVDLA_CDP_S_LUT_CFG_w [5] ;
    if (d2l_NVDLA_CDP_S_LUT_CFG_we) reg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next = d2l_NVDLA_CDP_S_LUT_CFG_w [6] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION <= #1 1'h0;
      rg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY <= #1 1'h0;
      rg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY <= #1 1'h0;
      rg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION <= #1  reg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_next;
      rg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY <= #1  reg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next;
      rg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY <= #1  reg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next;
      rg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY <= #1  reg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r [12:0]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
    l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
    reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
    l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
    if (d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we) reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next = d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w [4:0] ;
    if (d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we) reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next = d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w [9:5] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT <= #1 5'h0;
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT <= #1  reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next;
      rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT <= #1  reg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r = 32'b0;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64 <= #1 1'h1;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BANK (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_BANK_r = 32'b0;
    l2d_NVDLA_CDMA_D_BANK_r [4:0]  = rg_NVDLA_CDMA_D_BANK_DATA_BANK;
    l2d_NVDLA_CDMA_D_BANK_r [20:16]  = rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_START_LOW
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_next = rg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW;
    l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r = rg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW;
    if (d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we) reg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_next = d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LO_START_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW <= #1  reg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PARTIAL_WIDTH_IN (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r = 32'b0;
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r [9:0]  = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r [19:10]  = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r [29:20]  = rg_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r [12:0]  = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_LINE_STRIDE_r = rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_END
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_next = rg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END;
    l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r = rg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END;
    if (d2l_NVDLA_SDP_S_LUT_LE_END_we) reg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_next = d2l_NVDLA_SDP_S_LUT_LE_END_w;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LE_END
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END <= #1  reg_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_STATUS
  always @ (*) begin
    rg_NVDLA_CDP_S_STATUS_STATUS_0 =  h2l_NVDLA_CDP_S_STATUS_STATUS_0_w;
    rg_NVDLA_CDP_S_STATUS_STATUS_1 =  h2l_NVDLA_CDP_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_NUMBER
  always @ (*) begin
    reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next = rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
    l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r = rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
    if (d2l_NVDLA_CDMA_D_BATCH_NUMBER_we) reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next = d2l_NVDLA_CDMA_D_BATCH_NUMBER_w [4:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_BATCH_NUMBER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES <= #1  reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_START_HIGH
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_next = rg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH;
    l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r = rg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH;
    if (d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we) reg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_next = d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LE_START_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH <= #1  reg_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_CFG
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_next = rg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION;
    l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r = rg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION;
    reg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next = rg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
    l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r = rg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
    reg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next = rg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
    l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r = rg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
    reg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next = rg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
    l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r = rg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
    if (d2l_NVDLA_SDP_S_LUT_CFG_we) reg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_next = d2l_NVDLA_SDP_S_LUT_CFG_w [0] ;
    if (d2l_NVDLA_SDP_S_LUT_CFG_we) reg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next = d2l_NVDLA_SDP_S_LUT_CFG_w [4] ;
    if (d2l_NVDLA_SDP_S_LUT_CFG_we) reg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next = d2l_NVDLA_SDP_S_LUT_CFG_w [5] ;
    if (d2l_NVDLA_SDP_S_LUT_CFG_we) reg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next = d2l_NVDLA_SDP_S_LUT_CFG_w [6] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION <= #1 1'h0;
      rg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY <= #1 1'h0;
      rg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY <= #1 1'h0;
      rg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION <= #1  reg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_next;
      rg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY <= #1  reg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_next;
      rg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY <= #1  reg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_next;
      rg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY <= #1  reg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r [0]  = rg_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_UV_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next = rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
    l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r = rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
    if (d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we) reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next = d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_LINE_UV_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE <= #1  reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_S_STATUS
  always @ (*) begin
    rg_NVDLA_CSC_S_STATUS_STATUS_0 =  h2l_NVDLA_CSC_S_STATUS_STATUS_0_w;
    rg_NVDLA_CSC_S_STATUS_STATUS_1 =  h2l_NVDLA_CSC_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r = rg_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r = rg_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_SET
  always @ (*) begin
    reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [0] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [1] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [2] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [3] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [4] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [5] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [6] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [7] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [8] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [9] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [16] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [17] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [18] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [19] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [20] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [21] ;
  end
  
  //------- reg assigns for NVDLA_GLB_S_INTR_SET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
    l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
    reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
    l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r = rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
    if (d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we) reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next = d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w [4:0] ;
    if (d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we) reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next = d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w [9:5] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT <= #1 5'h0;
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT <= #1  reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_next;
      rg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT <= #1  reg_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_next = rg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS;
    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r = rg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS;
    reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_next = rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS;
    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r = rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS;
    reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_next = rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO;
    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r = rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO;
    reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_next = rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS;
    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r = rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS;
    reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_next = rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU;
    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r = rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU;
    reg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_next = rg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS;
    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r = rg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS;
    if (d2l_NVDLA_SDP_D_DP_EW_CFG_we) reg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_next = d2l_NVDLA_SDP_D_DP_EW_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_EW_CFG_we) reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_next = d2l_NVDLA_SDP_D_DP_EW_CFG_w [1] ;
    if (d2l_NVDLA_SDP_D_DP_EW_CFG_we) reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_next = d2l_NVDLA_SDP_D_DP_EW_CFG_w [3:2] ;
    if (d2l_NVDLA_SDP_D_DP_EW_CFG_we) reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_next = d2l_NVDLA_SDP_D_DP_EW_CFG_w [4] ;
    if (d2l_NVDLA_SDP_D_DP_EW_CFG_we) reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_next = d2l_NVDLA_SDP_D_DP_EW_CFG_w [5] ;
    if (d2l_NVDLA_SDP_D_DP_EW_CFG_we) reg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_next = d2l_NVDLA_SDP_D_DP_EW_CFG_w [6] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO <= #1 2'h0;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS <= #1 1'h1;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS <= #1 1'h1;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS <= #1  reg_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_next;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS <= #1  reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_next;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO <= #1  reg_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_next;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS <= #1  reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_next;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU <= #1  reg_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_next;
      rg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS <= #1  reg_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_OUT_SATURATION (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_OUT_SATURATION_r = rg_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next = rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
    l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r = rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
    if (d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we) reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next = d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WMB_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW <= #1  reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SURF_REPEAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r [23:0]  = rg_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_OPERATION_MODE_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_next = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD;
    l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD;
    reg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_next = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE;
    l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE;
    reg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_next = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM;
    l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r = rg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM;
    if (d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we) reg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_next = d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w [1:0] ;
    if (d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we) reg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_next = d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w [4] ;
    if (d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we) reg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_next = d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w [15:8] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_OPERATION_MODE_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD <= #1 2'h0;
      rg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE <= #1 1'h0;
      rg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM <= #1 8'h0;
    end
    else begin
      rg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD <= #1  reg_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_next;
      rg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE <= #1  reg_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_next;
      rg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM <= #1  reg_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_POINTER_r = 32'b0;
    l2d_NVDLA_CDMA_S_POINTER_r [0]  = rg_NVDLA_CDMA_S_POINTER_PRODUCER;
    l2d_NVDLA_CDMA_S_POINTER_r [16]  = rg_NVDLA_CDMA_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_LRN_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_LRN_CFG_r = 32'b0;
    l2d_NVDLA_CDP_D_LRN_CFG_r [1:0]  = rg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATOUT_OFFSET
  always @ (*) begin
    reg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_next = rg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET;
    l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r = rg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET;
    if (d2l_NVDLA_CDP_D_DATOUT_OFFSET_we) reg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_next = d2l_NVDLA_CDP_D_DATOUT_OFFSET_w;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATOUT_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET <= #1  reg_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_CSC_D_MISC_CFG_CONV_MODE_next = rg_NVDLA_CSC_D_MISC_CFG_CONV_MODE;
    l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r = rg_NVDLA_CSC_D_MISC_CFG_CONV_MODE;
    reg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_next = rg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION;
    l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r = rg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION;
    reg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_next = rg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION;
    l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r = rg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION;
    reg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_next = rg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE;
    l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r = rg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE;
    reg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_next = rg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE;
    l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r = rg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE;
    reg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_next = rg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS;
    l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r = rg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS;
    reg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_next = rg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS;
    l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r = rg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_CONV_MODE_next = d2l_NVDLA_CSC_D_MISC_CFG_w [0] ;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_next = d2l_NVDLA_CSC_D_MISC_CFG_w [9:8] ;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_next = d2l_NVDLA_CSC_D_MISC_CFG_w [13:12] ;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_next = d2l_NVDLA_CSC_D_MISC_CFG_w [16] ;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_next = d2l_NVDLA_CSC_D_MISC_CFG_w [20] ;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_next = d2l_NVDLA_CSC_D_MISC_CFG_w [24] ;
    if (d2l_NVDLA_CSC_D_MISC_CFG_we) reg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_next = d2l_NVDLA_CSC_D_MISC_CFG_w [28] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_MISC_CFG_CONV_MODE <= #1 1'h0;
      rg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION <= #1 2'h1;
      rg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION <= #1 2'h1;
      rg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE <= #1 1'h0;
      rg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE <= #1 1'h0;
      rg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS <= #1 1'h0;
      rg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CSC_D_MISC_CFG_CONV_MODE <= #1  reg_NVDLA_CSC_D_MISC_CFG_CONV_MODE_next;
      rg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION <= #1  reg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_next;
      rg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION <= #1  reg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_next;
      rg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE <= #1  reg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_next;
      rg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE <= #1  reg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_next;
      rg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS <= #1  reg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_next;
      rg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS <= #1  reg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_SIZE_EXT_0
  always @ (*) begin
    reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_next = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT;
    l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT;
    reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_next = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT;
    l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT;
    if (d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we) reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_next = d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w [4:0] ;
    if (d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we) reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_next = d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_WEIGHT_SIZE_EXT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT <= #1 5'h0;
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT <= #1  reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_next;
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT <= #1  reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_SIZE_EXT_1
  always @ (*) begin
    reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_next = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT;
    l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT;
    reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_next = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL;
    l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL;
    if (d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we) reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_next = d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w [12:0] ;
    if (d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we) reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_next = d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_WEIGHT_SIZE_EXT_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT <= #1 13'h0;
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT <= #1  reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_next;
      rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL <= #1  reg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_next = rg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND;
    l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r = rg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND;
    if (d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we) reg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_next = d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND <= #1  reg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_CBUF_FLUSH_STATUS
  always @ (*) begin
    rg_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE =  h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING_VALUE
  always @ (*) begin
    reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next = rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r = rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we) reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_ZERO_PADDING_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_FEATURE_MODE_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r [0]  = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE;
    l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r [1]  = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST;
    l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r [2]  = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD;
    l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r [3]  = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO;
    l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r [12:8]  = rg_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATIN_SHIFTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATIN_SHIFTER_r = 32'b0;
    l2d_NVDLA_CDP_D_DATIN_SHIFTER_r [4:0]  = rg_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_next = rg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE;
    l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r = rg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE;
    reg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_next = rg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION;
    l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r = rg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION;
    if (d2l_NVDLA_CMAC_B_D_MISC_CFG_we) reg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_next = d2l_NVDLA_CMAC_B_D_MISC_CFG_w [0] ;
    if (d2l_NVDLA_CMAC_B_D_MISC_CFG_we) reg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_next = d2l_NVDLA_CMAC_B_D_MISC_CFG_w [13:12] ;
  end
  
  //------- reg assigns for NVDLA_CMAC_B_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE <= #1 1'h0;
      rg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION <= #1 2'h1;
    end
    else begin
      rg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE <= #1  reg_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_next;
      rg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION <= #1  reg_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r [0]  = rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC;
    l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r [1]  = rg_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_NAN_FLUSH_TO_ZERO (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r = 32'b0;
    l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r [0]  = rg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_FUNC_BYPASS
  always @ (*) begin
    reg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_next = rg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS;
    l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r = rg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS;
    reg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_next = rg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS;
    l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r = rg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS;
    if (d2l_NVDLA_CDP_D_FUNC_BYPASS_we) reg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_next = d2l_NVDLA_CDP_D_FUNC_BYPASS_w [0] ;
    if (d2l_NVDLA_CDP_D_FUNC_BYPASS_we) reg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_next = d2l_NVDLA_CDP_D_FUNC_BYPASS_w [1] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_FUNC_BYPASS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS <= #1 1'h0;
      rg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS <= #1  reg_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_next;
      rg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS <= #1  reg_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS_NAN_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r = rg_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r [3]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r [2]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r [1]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r [0]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LINE_REPEAT
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_next = rg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER;
    l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r = rg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER;
    if (d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we) reg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_next = d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w [23:0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_LINE_REPEAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER <= #1 24'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER <= #1  reg_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_SDP_D_PERF_ENABLE_r [0]  = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN;
    l2d_NVDLA_SDP_D_PERF_ENABLE_r [1]  = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN;
    l2d_NVDLA_SDP_D_PERF_ENABLE_r [2]  = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN;
    l2d_NVDLA_SDP_D_PERF_ENABLE_r [3]  = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LAUNCH1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_LAUNCH1_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_LAUNCH1_r [0]  = rg_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DECONV_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DECONV_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DECONV_STRIDE_r [4:0]  = rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE;
    l2d_NVDLA_RBK_D_DECONV_STRIDE_r [20:16]  = rg_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r [12:0]  = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_KERNEL_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r [3:0]  = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
    l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r [11:8]  = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT;
    l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r [19:16]  = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
    l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r [23:20]  = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r [0]  = rg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BN_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r [2:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT;
    l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r [6:4]  = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP;
    l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r [10:8]  = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT;
    l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r [14:12]  = rg_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATOUT_SHIFTER
  always @ (*) begin
    reg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_next = rg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER;
    l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r = rg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER;
    if (d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we) reg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_next = d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DATOUT_SHIFTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER <= #1  reg_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r = rg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r [7:0]  = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_MASK (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_INTR_MASK_r = 32'b0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [0]  = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [1]  = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [2]  = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [3]  = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [4]  = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [5]  = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [6]  = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [7]  = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [8]  = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [9]  = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [16]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [17]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [18]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [19]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [20]  = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [21]  = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_MISSIONERR_INDEX (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_MISSIONERR_INDEX_r = 32'b0;
    l2d_NVDLA_GEC_MISSIONERR_INDEX_r [6:0]  = rg_NVDLA_GEC_MISSIONERR_INDEX_IDX;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_next = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE;
    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE;
    reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_next = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD;
    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD;
    reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_next = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION;
    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION;
    reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_next = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION;
    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION;
    reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_next = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION;
    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION;
    reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_next = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER;
    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r = rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER;
    if (d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_next = d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w [0] ;
    if (d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_next = d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w [1] ;
    if (d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_next = d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w [3:2] ;
    if (d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_next = d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w [5:4] ;
    if (d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_next = d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w [7:6] ;
    if (d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we) reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_next = d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w [12:8] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION <= #1 2'h1;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION <= #1 2'h1;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION <= #1 2'h0;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER <= #1 5'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE <= #1  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_next;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD <= #1  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_next;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION <= #1  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_next;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION <= #1  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_next;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION <= #1  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_next;
      rg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER <= #1  reg_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_SIZE_EXT_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r = 32'b0;
    l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r [12:0]  = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT;
    l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r [28:16]  = rg_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r = rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r [12:0]  = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_S_POINTER_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_S_POINTER_r [0]  = rg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER;
    l2d_NVDLA_CDP_RDMA_S_POINTER_r [16]  = rg_NVDLA_CDP_RDMA_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_COMPRESSION_EN
  always @ (*) begin
    l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r = rg_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r = rg_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_CYA_r = rg_NVDLA_CSC_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_RAM_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DST_RAM_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_DST_RAM_CFG_r [0]  = rg_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CDP_D_OP_ENABLE_r [0]  = rg_NVDLA_CDP_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_CVT_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_CVT_SCALE_r = 32'b0;
    l2d_NVDLA_SDP_D_CVT_SCALE_r [15:0]  = rg_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BS_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_S_POINTER_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_S_POINTER_r [0]  = rg_NVDLA_SDP_RDMA_S_POINTER_PRODUCER;
    l2d_NVDLA_SDP_RDMA_S_POINTER_r [16]  = rg_NVDLA_SDP_RDMA_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_RD_WEIGHT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r [7:0]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r [15:8]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r [23:16]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
    l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r [31:24]  = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w [15:0] ;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MEAN_GLOBAL_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY <= #1 16'h0;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w [15:0] ;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MEAN_GLOBAL_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV <= #1 16'h0;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_CONTRACT_STRIDE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r = 32'b0;
    l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r [31:5]  = rg_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_CMD (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_CMD_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_CMD_r [0]  = rg_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE;
    l2d_NVDLA_BDMA_CFG_CMD_r [1]  = rg_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_DMA_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_next = rg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE;
    l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r = rg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE;
    if (d2l_NVDLA_SDP_D_DST_DMA_CFG_we) reg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_next = d2l_NVDLA_SDP_D_DST_DMA_CFG_w [0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DST_DMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE <= #1  reg_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_CUBE_CHANNEL
  always @ (*) begin
    reg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_next = rg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL;
    l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r = rg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL;
    if (d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we) reg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_next = d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DATA_CUBE_CHANNEL
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL <= #1  reg_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CVT_SCALE_r = 32'b0;
    l2d_NVDLA_CDMA_D_CVT_SCALE_r [15:0]  = rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_PLANAR_STRIDE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_next = rg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE;
    l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r = rg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE;
    if (d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we) reg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_next = d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAIN_PLANAR_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE <= #1  reg_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_POINTER
  always @ (*) begin
    reg_NVDLA_CDMA_S_POINTER_PRODUCER_next = rg_NVDLA_CDMA_S_POINTER_PRODUCER;
    l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r = rg_NVDLA_CDMA_S_POINTER_PRODUCER;
    rg_NVDLA_CDMA_S_POINTER_CONSUMER =  h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CDMA_S_POINTER_we) reg_NVDLA_CDMA_S_POINTER_PRODUCER_next = d2l_NVDLA_CDMA_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_S_POINTER_PRODUCER <= #1  reg_NVDLA_CDMA_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = rg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r = rg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    if (d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we) reg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_SRC_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1  reg_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_RBK_D_PERF_ENABLE_r [0]  = rg_NVDLA_RBK_D_PERF_ENABLE_PERF_EN;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r [12:0]  = rg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_HYBRID (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r = rg_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_SURF_STRIDE
  always @ (*) begin
    reg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_next = rg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE;
    l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r = rg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE;
    if (d2l_NVDLA_CACC_D_SURF_STRIDE_we) reg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_next = d2l_NVDLA_CACC_D_SURF_STRIDE_w [23:0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_SURF_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE <= #1 24'h0;
    end
    else begin
      rg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE <= #1  reg_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r = rg_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r = 32'b0;
    l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r [4:0]  = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT;
    l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r [9:5]  = rg_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next = rg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
    l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r = rg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
    if (d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we) reg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next = d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DST_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH <= #1  reg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DATAOUT_SIZE_1
  always @ (*) begin
    reg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next = rg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
    l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r = rg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
    if (d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we) reg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next = d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DATAOUT_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL <= #1  reg_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_STATUS_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_STATUS_r [0]  = rg_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_RAM_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r [0]  = rg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64 <= #1 1'h1;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATIN_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATIN_SCALE_r = 32'b0;
    l2d_NVDLA_CDP_D_DATIN_SCALE_r [15:0]  = rg_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_SIZE_0
  always @ (*) begin
    reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next = rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
    l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r = rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
    reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next = rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
    l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r = rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
    if (d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we) reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next = d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w [12:0] ;
    if (d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we) reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next = d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_DATAOUT_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH <= #1 13'h0;
      rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH <= #1  reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next;
      rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT <= #1  reg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_STATUS_INF_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM =  h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_MUL_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_next = rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC;
    l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r = rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC;
    reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_next = rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE;
    l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r = rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE;
    if (d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we) reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_next = d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we) reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_next = d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w [15:8] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BN_MUL_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE <= #1 8'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC <= #1  reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_next;
      rg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE <= #1  reg_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_RECIP_KERNEL_WIDTH
  always @ (*) begin
    reg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_next = rg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH;
    l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r = rg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH;
    if (d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we) reg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_next = d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w [16:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_RECIP_KERNEL_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH <= #1 17'h0;
    end
    else begin
      rg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH <= #1  reg_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_FEATURE
  always @ (*) begin
    l2h_NVDLA_GEC_FEATURE_NUM_ERR_r = rg_NVDLA_GEC_FEATURE_NUM_ERR;
    l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r = rg_NVDLA_GEC_FEATURE_NUM_ERR_SLICES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r [17:0]  = rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_SIZE_1
  always @ (*) begin
    reg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next = rg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
    l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r = rg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
    if (d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we) reg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next = d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_DATAOUT_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL <= #1  reg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next = rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
    l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r = rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
    if (d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we) reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next = d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL <= #1  reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next = rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
    l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r = rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
    if (d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we) reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next = d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w [17:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL <= #1 18'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL <= #1  reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM =  h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LINE (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_LINE_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_LINE_r [12:0]  = rg_NVDLA_BDMA_CFG_LINE_SIZE;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_A_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_CMAC_A_D_MISC_CFG_r [0]  = rg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE;
    l2d_NVDLA_CMAC_A_D_MISC_CFG_r [13:12]  = rg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_BATCH_STRIDE_r = rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r [0]  = rg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CACC_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CACC_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CACC_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CACC_D_OP_ENABLE_we) reg_NVDLA_CACC_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CACC_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CACC_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CACC_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_FORMAT_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_FORMAT_r [1:0]  = rg_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_BYTES
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next = rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
    l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r = rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
    if (d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we) reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next = d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_BYTES
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES <= #1  reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_BYTES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WMB_BYTES_r = 32'b0;
    l2d_NVDLA_CDMA_D_WMB_BYTES_r [27:0]  = rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DATA_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DATA_FORMAT_r = 32'b0;
    l2d_NVDLA_CDP_D_DATA_FORMAT_r [1:0]  = rg_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_S_STATUS
  always @ (*) begin
    rg_NVDLA_CACC_S_STATUS_STATUS_0 =  h2l_NVDLA_CACC_S_STATUS_STATUS_0_w;
    rg_NVDLA_CACC_S_STATUS_STATUS_1 =  h2l_NVDLA_CACC_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_NAN_FLUSH_TO_ZERO (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r = 32'b0;
    l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r [0]  = rg_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r [12:0]  = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r [1]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65;
    l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r [0]  = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_NAN_FLUSH_TO_ZERO
  always @ (*) begin
    reg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = rg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r = rg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    if (d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we) reg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_NAN_FLUSH_TO_ZERO
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1  reg_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CYA
  always @ (*) begin
    reg_NVDLA_CDMA_D_CYA_CYA_next = rg_NVDLA_CDMA_D_CYA_CYA;
    l2h_NVDLA_CDMA_D_CYA_CYA_r = rg_NVDLA_CDMA_D_CYA_CYA;
    if (d2l_NVDLA_CDMA_D_CYA_we) reg_NVDLA_CDMA_D_CYA_CYA_next = d2l_NVDLA_CDMA_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CYA_CYA <= #1  reg_NVDLA_CDMA_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_RAM_TYPE
  always @ (*) begin
    reg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_next = rg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE;
    l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r = rg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE;
    if (d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we) reg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_next = d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_DAOUT_RAM_TYPE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE <= #1  reg_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID =  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r = 32'b0;
    l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r [0]  = rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL =  h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_END_LOW
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_next = rg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW;
    l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r = rg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW;
    if (d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we) reg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_next = d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LO_END_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW <= #1  reg_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_END (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LO_END_r = rg_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PARTIAL_WIDTH_OUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r = 32'b0;
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r [9:0]  = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST;
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r [19:10]  = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST;
    l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r [29:20]  = rg_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_FORMAT
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next = rg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
    l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r = rg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
    if (d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we) reg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next = d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_DATA_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA <= #1 2'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA <= #1  reg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS
  always @ (*) begin
    rg_NVDLA_BDMA_STATUS_FREE_SLOT =  h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w;
    rg_NVDLA_BDMA_STATUS_IDLE =  h2l_NVDLA_BDMA_STATUS_IDLE_w;
    rg_NVDLA_BDMA_STATUS_GRP0_BUSY =  h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w;
    rg_NVDLA_BDMA_STATUS_GRP1_BUSY =  h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0 <= #1 1'h1;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r [15:0]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r [31:16]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r = 32'b0;
    l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r [12:0]  = rg_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next = rg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
    l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r = rg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
    if (d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we) reg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next = d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DST_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW <= #1  reg_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r [3]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r [2]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r [1]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65;
    l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r [0]  = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DATAIN_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r = 32'b0;
    l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r [12:0]  = rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r [28:16]  = rg_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_FLYING_MODE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r [0]  = rg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next = rg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
    l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r = rg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
    if (d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we) reg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next = d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DST_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE <= #1  reg_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_CORRECTABLE_THRESHOLD
  always @ (*) begin
    reg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_next = rg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT;
    l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r = rg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT;
    if (d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we) reg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_next = d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w [7:0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_CORRECTABLE_THRESHOLD
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT <= #1 8'hff;
    end
    else begin
      rg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT <= #1  reg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_NRDMA_CFG
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_next = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE;
    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE;
    reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_next = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE;
    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE;
    reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_next = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE;
    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE;
    reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_next = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE;
    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE;
    reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_next = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE;
    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE;
    if (d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_next = d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w [0] ;
    if (d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_next = d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w [2:1] ;
    if (d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_next = d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w [3] ;
    if (d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_next = d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w [4] ;
    if (d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we) reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_next = d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w [5] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_NRDMA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE <= #1 1'h1;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE <= #1 2'h0;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE <= #1 1'h0;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE <= #1  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_next;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE <= #1  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_next;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE <= #1  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_next;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE <= #1  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_next;
      rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE <= #1  reg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_ACCESS_DATA (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r = 32'b0;
    l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r [15:0]  = rg_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r [0]  = rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC;
    l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r [1]  = rg_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_next = rg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN;
    l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r = rg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN;
    if (d2l_NVDLA_PDP_D_PERF_ENABLE_we) reg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_next = d2l_NVDLA_PDP_D_PERF_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN <= #1  reg_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_next = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN;
    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN;
    reg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_next = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN;
    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN;
    reg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_next = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN;
    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN;
    reg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r = rg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN;
    if (d2l_NVDLA_SDP_D_PERF_ENABLE_we) reg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_next = d2l_NVDLA_SDP_D_PERF_ENABLE_w [0] ;
    if (d2l_NVDLA_SDP_D_PERF_ENABLE_we) reg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_next = d2l_NVDLA_SDP_D_PERF_ENABLE_w [1] ;
    if (d2l_NVDLA_SDP_D_PERF_ENABLE_we) reg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_next = d2l_NVDLA_SDP_D_PERF_ENABLE_w [2] ;
    if (d2l_NVDLA_SDP_D_PERF_ENABLE_we) reg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next = d2l_NVDLA_SDP_D_PERF_ENABLE_w [3] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN <= #1 1'h0;
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN <= #1 1'h0;
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN <= #1 1'h0;
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN <= #1  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_next;
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN <= #1  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_next;
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN <= #1  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_next;
      rg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN <= #1  reg_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next = rg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
    l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r = rg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
    if (d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we) reg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next = d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL <= #1  reg_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r = rg_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_S_STATUS
  always @ (*) begin
    rg_NVDLA_SDP_RDMA_S_STATUS_STATUS_0 =  h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w;
    rg_NVDLA_SDP_RDMA_S_STATUS_STATUS_1 =  h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_CFG_r = 32'b0;
    l2d_NVDLA_SDP_S_LUT_CFG_r [0]  = rg_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION;
    l2d_NVDLA_SDP_S_LUT_CFG_r [4]  = rg_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
    l2d_NVDLA_SDP_S_LUT_CFG_r [5]  = rg_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
    l2d_NVDLA_SDP_S_LUT_CFG_r [6]  = rg_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_S_STATUS
  always @ (*) begin
    rg_NVDLA_PDP_RDMA_S_STATUS_STATUS_0 =  h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w;
    rg_NVDLA_PDP_RDMA_S_STATUS_STATUS_1 =  h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_WDMA_WRITE_STALL
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL =  h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_RD_WEIGHT_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r [7:0]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r [15:8]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r [23:16]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r [31:24]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r = rg_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CMAC_A_S_STATUS_r = 32'b0;
    l2d_NVDLA_CMAC_A_S_STATUS_r [1:0]  = rg_NVDLA_CMAC_A_S_STATUS_STATUS_0;
    l2d_NVDLA_CMAC_A_S_STATUS_r [17:16]  = rg_NVDLA_CMAC_A_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next = rg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
    l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r = rg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
    if (d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we) reg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next = d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DST_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH <= #1  reg_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_PERF_READ_STALL
  always @ (*) begin
    rg_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT =  h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    if (d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we) reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1  reg_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_END_OF_LIST
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r = rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_MISSIONERR_INDEX
  always @ (*) begin
    reg_NVDLA_GEC_MISSIONERR_INDEX_IDX_next = rg_NVDLA_GEC_MISSIONERR_INDEX_IDX;
    l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r = rg_NVDLA_GEC_MISSIONERR_INDEX_IDX;
    if (d2l_NVDLA_GEC_MISSIONERR_INDEX_we) reg_NVDLA_GEC_MISSIONERR_INDEX_IDX_next = d2l_NVDLA_GEC_MISSIONERR_INDEX_w [6:0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_MISSIONERR_INDEX
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_MISSIONERR_INDEX_IDX <= #1 7'h0;
    end
    else begin
      rg_NVDLA_GEC_MISSIONERR_INDEX_IDX <= #1  reg_NVDLA_GEC_MISSIONERR_INDEX_IDX_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_BASE_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r = rg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_PRA_CFG
  always @ (*) begin
    reg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_next = rg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE;
    l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r = rg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE;
    if (d2l_NVDLA_CSC_D_PRA_CFG_we) reg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_next = d2l_NVDLA_CSC_D_PRA_CFG_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_PRA_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE <= #1 2'h0;
    end
    else begin
      rg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE <= #1  reg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_SURF_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_SURF_STRIDE_r = rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r = rg_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_SURF
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_DST_SURF_STRIDE_next = rg_NVDLA_BDMA_CFG_DST_SURF_STRIDE;
    l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r = rg_NVDLA_BDMA_CFG_DST_SURF_STRIDE;
    if (d2l_NVDLA_BDMA_CFG_DST_SURF_we) reg_NVDLA_BDMA_CFG_DST_SURF_STRIDE_next = d2l_NVDLA_BDMA_CFG_DST_SURF_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_DST_SURF
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_DST_SURF_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_DST_SURF_STRIDE <= #1  reg_NVDLA_BDMA_CFG_DST_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_X_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r [9:0]  = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
    l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r [25:16]  = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_X_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
    l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
    reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
    l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
    if (d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we) reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next = d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w [9:0] ;
    if (d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we) reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next = d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w [25:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_RESERVED_X_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE <= #1 10'h0;
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE <= #1 10'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE <= #1  reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next;
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE <= #1  reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_CORRECTABLE_THRESHOLD (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r = 32'b0;
    l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r [7:0]  = rg_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_MISSIONERR_TYPE
  always @ (*) begin
    rg_NVDLA_GEC_MISSIONERR_TYPE_CODE =  h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r [3:0]  = rg_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r = 32'b0;
    l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r [12:0]  = rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
    l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r [28:16]  = rg_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_COMPRESSION_EN (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r = 32'b0;
    l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r [0]  = rg_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_DMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r [0]  = rg_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w [31] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_RAM_TYPE
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next = rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
    l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r = rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
    if (d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we) reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next = d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_RAM_TYPE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE <= #1  reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we) reg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_NRDMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r [0]  = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE;
    l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r [2:1]  = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE;
    l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r [3]  = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE;
    l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r [4]  = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE;
    l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r [5]  = rg_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_EW_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_EW_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_S_STATUS_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_S_STATUS_r [1:0]  = rg_NVDLA_PDP_RDMA_S_STATUS_STATUS_0;
    l2d_NVDLA_PDP_RDMA_S_STATUS_r [17:16]  = rg_NVDLA_PDP_RDMA_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = rg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r = rg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE;
    if (d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we) reg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next = d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE <= #1  reg_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_B_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CMAC_B_D_OP_ENABLE_we) reg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CMAC_B_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CMAC_B_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r [12:0]  = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DST_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next = rg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
    l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r = rg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
    if (d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we) reg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next = d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DST_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE <= #1  reg_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_next = rg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r = rg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we) reg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next = rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
    l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r = rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
    reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next = rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
    l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r = rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
    if (d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we) reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next = d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w [3:0] ;
    if (d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we) reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next = d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w [7:4] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH <= #1 4'h0;
      rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH <= #1 4'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH <= #1  reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next;
      rg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH <= #1  reg_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_CDMA_D_PERF_ENABLE_r [0]  = rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_ARBITER
  always @ (*) begin
    reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next = rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
    l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r = rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
    reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next = rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
    l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r = rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
    if (d2l_NVDLA_CDMA_S_ARBITER_we) reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next = d2l_NVDLA_CDMA_S_ARBITER_w [3:0] ;
    if (d2l_NVDLA_CDMA_S_ARBITER_we) reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next = d2l_NVDLA_CDMA_S_ARBITER_w [19:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_S_ARBITER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT <= #1 4'hf;
      rg_NVDLA_CDMA_S_ARBITER_ARB_WMB <= #1 4'h3;
    end
    else begin
      rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT <= #1  reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next;
      rg_NVDLA_CDMA_S_ARBITER_ARB_WMB <= #1  reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_UV_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r = rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r [15:0]  = rg_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_POST_Y_EXTENSION (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r = 32'b0;
    l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r [1:0]  = rg_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [31]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [30]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [29]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [28]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [27]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [26]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [25]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [24]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [23]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [22]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [21]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [20]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [19]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [18]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [17]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [16]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [15]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [14]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [13]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [12]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [11]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [10]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [9]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [8]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [7]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [6]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [5]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [4]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [3]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [2]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [1]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r [0]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_next = rg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE;
    l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r = rg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE;
    if (d2l_NVDLA_CACC_D_LINE_STRIDE_we) reg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_next = d2l_NVDLA_CACC_D_LINE_STRIDE_w [23:0] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE <= #1 24'h0;
    end
    else begin
      rg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE <= #1  reg_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_ACCESS_DATA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r [15:0]  = rg_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CDMA_D_OP_ENABLE_we) reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CDMA_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAOUT_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r = 32'b0;
    l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r [12:0]  = rg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r = rg_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CSC_D_OP_ENABLE_r [0]  = rg_NVDLA_CSC_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_next = rg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE;
    l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE;
    if (d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we) reg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_next = d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE <= #1  reg_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
    l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT;
    if (d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we) reg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next = d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT <= #1  reg_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_OUTSTANDING_CNT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r = 32'b0;
    l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r [7:0]  = rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT;
    l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r [15:8]  = rg_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
    l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
    reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
    l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
    if (d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we) reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next = d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w [4:0] ;
    if (d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we) reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next = d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w [9:5] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT <= #1 5'h0;
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT <= #1 5'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT <= #1  reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_next;
      rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT <= #1  reg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_BATCH_NUMBER
  always @ (*) begin
    reg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_next = rg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES;
    l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r = rg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES;
    if (d2l_NVDLA_CSC_D_BATCH_NUMBER_we) reg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_next = d2l_NVDLA_CSC_D_BATCH_NUMBER_w [4:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_BATCH_NUMBER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES <= #1  reg_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [31]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [30]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [29]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [28]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [27]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [26]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [25]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [24]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [23]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [22]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [21]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [20]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [19]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [18]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [17]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [16]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [15]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [14]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [13]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [12]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [11]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [10]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [9]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [8]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [7]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [6]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [5]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [4]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [3]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [2]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [1]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1;
    l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r [0]  = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_Y_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
    l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
    reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
    l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
    if (d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we) reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next = d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w [2:0] ;
    if (d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we) reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next = d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_RESERVED_Y_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT <= #1 3'h0;
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT <= #1  reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next;
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX <= #1  reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_UFLOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r = rg_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW;
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_RD_WEIGHT_2
  always @ (*) begin
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w [7:0] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w [15:8] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w [23:16] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_CVIF_CFG_RD_WEIGHT_2
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1 <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0 <= #1 8'h1;
    end
    else begin
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1 <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0 <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_STALL
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL =  h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_RD_WEIGHT_1
  always @ (*) begin
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w [7:0] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w [15:8] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w [23:16] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_CVIF_CFG_RD_WEIGHT_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT <= #1 8'h1;
    end
    else begin
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_next = rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW;
    l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r = rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW;
    if (d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we) reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_next = d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW <= #1  reg_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_RD_WEIGHT_0
  always @ (*) begin
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
    reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
    l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r = rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w [7:0] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w [15:8] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w [23:16] ;
    if (d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next = d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_CVIF_CFG_RD_WEIGHT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP <= #1 8'h1;
    end
    else begin
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_next;
      rg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP <= #1  reg_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING
  always @ (*) begin
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [4:0] ;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [13:8] ;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [20:16] ;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [29:24] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_ZERO_PADDING
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT <= #1 5'h0;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT <= #1 6'h0;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP <= #1 5'h0;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_WR_WEIGHT_1
  always @ (*) begin
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w [7:0] ;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w [15:8] ;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w [23:16] ;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_CVIF_CFG_WR_WEIGHT_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2 <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1 <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0 <= #1 8'h1;
    end
    else begin
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2 <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1 <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0 <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
    l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r = rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
    if (d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we) reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next = d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH <= #1  reg_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_CFG_WR_WEIGHT_0
  always @ (*) begin
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
    reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
    l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r = rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w [7:0] ;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w [15:8] ;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w [23:16] ;
    if (d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next = d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_CVIF_CFG_WR_WEIGHT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP <= #1 8'h1;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP <= #1 8'h1;
    end
    else begin
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next;
      rg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP <= #1  reg_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_ERDMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r [0]  = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE;
    l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r [2:1]  = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE;
    l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r [3]  = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE;
    l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r [4]  = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE;
    l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r [5]  = rg_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CVIF_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CVIF_STATUS_r = 32'b0;
    l2d_NVDLA_CVIF_STATUS_r [8]  = rg_NVDLA_CVIF_STATUS_IDLE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we) reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_LINE
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_LINE_SIZE_next = rg_NVDLA_BDMA_CFG_LINE_SIZE;
    l2h_NVDLA_BDMA_CFG_LINE_SIZE_r = rg_NVDLA_BDMA_CFG_LINE_SIZE;
    if (d2l_NVDLA_BDMA_CFG_LINE_we) reg_NVDLA_BDMA_CFG_LINE_SIZE_next = d2l_NVDLA_BDMA_CFG_LINE_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_LINE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_LINE_SIZE <= #1 13'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_LINE_SIZE <= #1  reg_NVDLA_BDMA_CFG_LINE_SIZE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_CVT_SHIFT
  always @ (*) begin
    reg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_next = rg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT;
    l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r = rg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT;
    if (d2l_NVDLA_SDP_D_CVT_SHIFT_we) reg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_next = d2l_NVDLA_SDP_D_CVT_SHIFT_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_CVT_SHIFT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT <= #1 6'h0;
    end
    else begin
      rg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT <= #1  reg_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we) reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r [7:0]  = rg_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_DATA_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM =  h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
    l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
    reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
    l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
    reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
    l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
    if (d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we) reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next = d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w [9:0] ;
    if (d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we) reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next = d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w [19:10] ;
    if (d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we) reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next = d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w [29:20] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST <= #1 10'h0;
      rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST <= #1 10'h0;
      rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID <= #1 10'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST <= #1  reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_next;
      rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST <= #1  reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_next;
      rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID <= #1  reg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_PRA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_PRA_CFG_r = 32'b0;
    l2d_NVDLA_CSC_D_PRA_CFG_r [1:0]  = rg_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_OPERATION_MODE
  always @ (*) begin
    l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r = rg_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_RBK_D_MISC_CFG_r [1:0]  = rg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE;
    l2d_NVDLA_RBK_D_MISC_CFG_r [9:8]  = rg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_RAM_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r [0]  = rg_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_SWRESET (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_SWRESET_r = 32'b0;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DATA_CUBE_HEIGHT
  always @ (*) begin
    reg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_next = rg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT;
    l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r = rg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT;
    if (d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we) reg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_next = d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DATA_CUBE_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT <= #1  reg_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ZERO_PADDING (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_ZERO_PADDING_r = 32'b0;
    l2d_NVDLA_CSC_D_ZERO_PADDING_r [4:0]  = rg_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT;
    l2d_NVDLA_CSC_D_ZERO_PADDING_r [20:16]  = rg_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r = rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    if (d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we) reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1  reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_next = rg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r = rg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we) reg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_BASE_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r = rg_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_HW_VERSION (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r = rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_CFG_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_CFG_r [0]  = rg_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION;
    l2d_NVDLA_CDP_S_LUT_CFG_r [4]  = rg_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY;
    l2d_NVDLA_CDP_S_LUT_CFG_r [5]  = rg_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY;
    l2d_NVDLA_CDP_S_LUT_CFG_r [6]  = rg_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_START
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_next = rg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START;
    l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r = rg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START;
    if (d2l_NVDLA_SDP_S_LUT_LO_START_we) reg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_next = d2l_NVDLA_SDP_S_LUT_LO_START_w;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LO_START
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START <= #1  reg_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r = 32'b0;
    l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r [9:0]  = rg_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CVT_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_CVT_CFG_r [0]  = rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
    l2d_NVDLA_CDMA_D_CVT_CFG_r [9:4]  = rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_START_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r [5:0]  = rg_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_PERF_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_PERF_READ_STALL_r = rg_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_next = rg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32;
    l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r = rg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32;
    if (d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we) reg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_next = d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_SRC_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32 <= #1 27'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32 <= #1  reg_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_Y_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r [2:0]  = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
    l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r [20:16]  = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65;
    reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_next = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64;
    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r = rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_next = d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_next;
      rg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64 <= #1  reg_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_STATUS_r = 32'b0;
    l2d_NVDLA_CDMA_S_STATUS_r [1:0]  = rg_NVDLA_CDMA_S_STATUS_STATUS_0;
    l2d_NVDLA_CDMA_S_STATUS_r [17:16]  = rg_NVDLA_CDMA_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [31]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [30]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [29]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [28]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [27]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [26]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [25]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [24]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [23]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [22]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [21]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [20]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [19]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [18]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [17]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [16]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [15]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [14]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [13]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [12]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [11]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [10]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [9]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [8]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [7]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [6]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [5]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [4]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [3]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [2]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [1]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33;
    l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r [0]  = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_DMA_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r = 32'b0;
    l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r [0]  = rg_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_BS_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_S_POINTER_r = 32'b0;
    l2d_NVDLA_PDP_S_POINTER_r [0]  = rg_NVDLA_PDP_S_POINTER_PRODUCER;
    l2d_NVDLA_PDP_S_POINTER_r [16]  = rg_NVDLA_PDP_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r = rg_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BS_MUL_CFG
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_next = rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC;
    l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r = rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC;
    reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_next = rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE;
    l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r = rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE;
    if (d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we) reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_next = d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w [0] ;
    if (d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we) reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_next = d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w [15:8] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BS_MUL_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC <= #1 1'h0;
      rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE <= #1 8'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC <= #1  reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_next;
      rg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE <= #1  reg_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0 <= #1 1'h1;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r [0]  = rg_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CDP_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CDP_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CDP_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CDP_D_OP_ENABLE_we) reg_NVDLA_CDP_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CDP_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CDP_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CDMA_D_OP_ENABLE_r [0]  = rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_CSC_D_MISC_CFG_r [0]  = rg_NVDLA_CSC_D_MISC_CFG_CONV_MODE;
    l2d_NVDLA_CSC_D_MISC_CFG_r [9:8]  = rg_NVDLA_CSC_D_MISC_CFG_IN_PRECISION;
    l2d_NVDLA_CSC_D_MISC_CFG_r [13:12]  = rg_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION;
    l2d_NVDLA_CSC_D_MISC_CFG_r [16]  = rg_NVDLA_CSC_D_MISC_CFG_DATA_REUSE;
    l2d_NVDLA_CSC_D_MISC_CFG_r [20]  = rg_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE;
    l2d_NVDLA_CSC_D_MISC_CFG_r [24]  = rg_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS;
    l2d_NVDLA_CSC_D_MISC_CFG_r [28]  = rg_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_LE_HIT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r = rg_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH
  always @ (*) begin
    reg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
    l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r = rg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
    if (d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we) reg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next = d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH <= #1 13'h0;
    end
    else begin
      rg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH <= #1  reg_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_next = rg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE;
    l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r = rg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE;
    reg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_next = rg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION;
    l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r = rg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION;
    if (d2l_NVDLA_RBK_D_MISC_CFG_we) reg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_next = d2l_NVDLA_RBK_D_MISC_CFG_w [1:0] ;
    if (d2l_NVDLA_RBK_D_MISC_CFG_we) reg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_next = d2l_NVDLA_RBK_D_MISC_CFG_w [9:8] ;
  end
  
  //------- reg assigns for NVDLA_RBK_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE <= #1 2'h0;
      rg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION <= #1 2'h1;
    end
    else begin
      rg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE <= #1  reg_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_next;
      rg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION <= #1  reg_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_NAN_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM =  h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LE_START_LOW
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_next = rg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW;
    l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r = rg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW;
    if (d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we) reg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_next = d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LE_START_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW <= #1  reg_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_SRC_SURF
  always @ (*) begin
    reg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_next = rg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE;
    l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r = rg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE;
    if (d2l_NVDLA_BDMA_CFG_SRC_SURF_we) reg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_next = d2l_NVDLA_BDMA_CFG_SRC_SURF_w [31:5] ;
  end
  
  //------- reg assigns for NVDLA_BDMA_CFG_SRC_SURF
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE <= #1 27'h0;
    end
    else begin
      rg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE <= #1  reg_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DATAIN_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r = 32'b0;
    l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r [12:0]  = rg_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_END_HIGH
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_next = rg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH;
    l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r = rg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH;
    if (d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we) reg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_next = d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_LO_END_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH <= #1  reg_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_S_STATUS_r = 32'b0;
    l2d_NVDLA_PDP_S_STATUS_r [1:0]  = rg_NVDLA_PDP_S_STATUS_STATUS_0;
    l2d_NVDLA_PDP_S_STATUS_r [17:16]  = rg_NVDLA_PDP_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_S_POINTER
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_next = rg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER;
    l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r = rg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER;
    rg_NVDLA_PDP_RDMA_S_POINTER_CONSUMER =  h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_PDP_RDMA_S_POINTER_we) reg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_next = d2l_NVDLA_PDP_RDMA_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER <= #1  reg_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_STATUS
  always @ (*) begin
    reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [0] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [1] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [2] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [3] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [4] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [5] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [6] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [7] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [8] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [9] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [16] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [17] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [18] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [19] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [20] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [21] ;
  end
  
  //------- reg assigns for NVDLA_GLB_S_INTR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r = rg_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO
  always @ (*) begin
    reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r = rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    if (d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we) reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1  reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_ACCESS_CFG
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_next = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR;
    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR;
    reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
    reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r = rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
    if (d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we) reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_next = d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w [9:0] ;
    if (d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we) reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next = d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w [16] ;
    if (d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we) reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next = d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w [17] ;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_ACCESS_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR <= #1 10'h0;
      rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID <= #1 1'h0;
      rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR <= #1  reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_next;
      rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID <= #1  reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next;
      rg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE <= #1  reg_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_START_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r = rg_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_LRN_CFG
  always @ (*) begin
    reg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_next = rg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN;
    l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r = rg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN;
    if (d2l_NVDLA_CDP_D_LRN_CFG_we) reg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_next = d2l_NVDLA_CDP_D_LRN_CFG_w [1:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_D_LRN_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN <= #1 2'h0;
    end
    else begin
      rg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN <= #1  reg_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we) reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33 <= #1 1'h1;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32 <= #1 1'h1;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_DATA_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM =  h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r = 32'b0;
    l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r [4:0]  = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
    l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r [9:5]  = rg_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r = rg_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_ZERO_PADDING_VALUE
  always @ (*) begin
    reg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_next = rg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE;
    l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r = rg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE;
    if (d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we) reg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_next = d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_ZERO_PADDING_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE <= #1  reg_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r = 32'b0;
    l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r [9:0]  = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST;
    l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r [19:10]  = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST;
    l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r [29:20]  = rg_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_NVDLA_HW_VERSION
  always @ (*) begin
    l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR;
    l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_SDP_D_OP_ENABLE_OP_EN_next = rg_NVDLA_SDP_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r = rg_NVDLA_SDP_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_SDP_D_OP_ENABLE_we) reg_NVDLA_SDP_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_SDP_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_SDP_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_SDP_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [31]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [30]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [29]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [28]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [27]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [26]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [25]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [24]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [23]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [22]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [21]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [20]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [19]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [18]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [17]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [16]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [15]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [14]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [13]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [12]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [11]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [10]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [9]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [8]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [7]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [6]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [5]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [4]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [3]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [2]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [1]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33;
    l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r [0]  = rg_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_STATUS_r = 32'b0;
    l2d_NVDLA_SDP_S_STATUS_r [1:0]  = rg_NVDLA_SDP_S_STATUS_STATUS_0;
    l2d_NVDLA_SDP_S_STATUS_r [17:16]  = rg_NVDLA_SDP_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_CYA
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_CYA_CYA_next = rg_NVDLA_CDP_RDMA_D_CYA_CYA;
    l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r = rg_NVDLA_CDP_RDMA_D_CYA_CYA;
    if (d2l_NVDLA_CDP_RDMA_D_CYA_we) reg_NVDLA_CDP_RDMA_D_CYA_CYA_next = d2l_NVDLA_CDP_RDMA_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_CYA_CYA <= #1  reg_NVDLA_CDP_RDMA_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r = 32'b0;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [31]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [30]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [29]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [28]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [27]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [26]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [25]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [24]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [23]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [22]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [21]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [20]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [19]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [18]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [17]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [16]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [15]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [8]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [7]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [6]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [5]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [4]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [3]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [2]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [1]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r [0]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAOUT_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r = 32'b0;
    l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r [31:5]  = rg_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_S_POINTER
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_next = rg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER;
    l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r = rg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER;
    rg_NVDLA_CDP_RDMA_S_POINTER_CONSUMER =  h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CDP_RDMA_S_POINTER_we) reg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_next = d2l_NVDLA_CDP_RDMA_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER <= #1  reg_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_S_LUT_ACCESS_CFG
  always @ (*) begin
    reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_next = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR;
    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR;
    reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID;
    reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r = rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE;
    if (d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we) reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_next = d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w [9:0] ;
    if (d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we) reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next = d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w [16] ;
    if (d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we) reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next = d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w [17] ;
  end
  
  //------- reg assigns for NVDLA_CDP_S_LUT_ACCESS_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR <= #1 10'h0;
      rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID <= #1 1'h0;
      rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR <= #1  reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_next;
      rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID <= #1  reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_next;
      rg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE <= #1  reg_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r [15:0]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r [31:16]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r = 32'b0;
    l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r [4:0]  = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT;
    l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r [9:5]  = rg_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_LE_START
  always @ (*) begin
    reg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_next = rg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START;
    l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r = rg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START;
    if (d2l_NVDLA_SDP_S_LUT_LE_START_we) reg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_next = d2l_NVDLA_SDP_S_LUT_LE_START_w;
  end
  
  //------- reg assigns for NVDLA_SDP_S_LUT_LE_START
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START <= #1  reg_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_WEIGHT_BYTES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_WEIGHT_BYTES_r = rg_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_next = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE;
    l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE;
    if (d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we) reg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_next = d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE <= #1  reg_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r [31:5]  = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we) reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_SRC_BASE_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = rg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r = rg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW;
    if (d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we) reg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next = d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_SRC_BASE_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW <= #1  reg_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_OUT_SATURATION
  always @ (*) begin
    rg_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT =  h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_POINTER_r = 32'b0;
    l2d_NVDLA_SDP_S_POINTER_r [0]  = rg_NVDLA_SDP_S_POINTER_PRODUCER;
    l2d_NVDLA_SDP_S_POINTER_r [16]  = rg_NVDLA_SDP_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we) reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_RD_WEIGHT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r [7:0]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r [15:8]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r [23:16]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP;
    l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r [31:24]  = rg_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_CYA
  always @ (*) begin
    reg_NVDLA_PDP_D_CYA_CYA_next = rg_NVDLA_PDP_D_CYA_CYA;
    l2h_NVDLA_PDP_D_CYA_CYA_r = rg_NVDLA_PDP_D_CYA_CYA;
    if (d2l_NVDLA_PDP_D_CYA_we) reg_NVDLA_PDP_D_CYA_CYA_next = d2l_NVDLA_PDP_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_PDP_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_PDP_D_CYA_CYA <= #1  reg_NVDLA_PDP_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_OUT_SATURATION (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_OUT_SATURATION_r = rg_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_next = rg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND;
    l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r = rg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND;
    if (d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we) reg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_next = d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND <= #1 16'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND <= #1  reg_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_MAP (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_MAP_r = 32'b0;
    l2d_NVDLA_CDMA_D_DAIN_MAP_r [0]  = rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
    l2d_NVDLA_CDMA_D_DAIN_MAP_r [16]  = rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE
  always @ (*) begin
    reg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_next = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE;
    l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r = rg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE;
    if (d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we) reg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_next = d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w [5:0] ;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE <= #1 6'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE <= #1  reg_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r = rg_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_PERF_LUT_OFLOW
  always @ (*) begin
    rg_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW =  h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_SURF_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next = rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
    l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r = rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
    if (d2l_NVDLA_CDMA_D_SURF_STRIDE_we) reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next = d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_SURF_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE <= #1  reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next = rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
    l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r = rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
    if (d2l_NVDLA_CDMA_D_LINE_STRIDE_we) reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next = d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE <= #1  reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_LINE (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_DST_LINE_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_DST_LINE_r [31:5]  = rg_NVDLA_BDMA_CFG_DST_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_SURFACE_STRIDE
  always @ (*) begin
    reg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next = rg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
    l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r = rg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE;
    if (d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we) reg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next = d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_SDP_D_DST_SURFACE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE <= #1  reg_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_RDMA_D_FLYING_MODE
  always @ (*) begin
    reg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_next = rg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE;
    l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r = rg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE;
    if (d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we) reg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_next = d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_RDMA_D_FLYING_MODE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE <= #1  reg_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_MISSIONERR_INJECT_UNLOCK
  always @ (*) begin
    reg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_next = rg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE;
    l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r = rg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE;
    if (d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we) reg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_next = d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w [7:0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_MISSIONERR_INJECT_UNLOCK
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE <= #1 8'h0;
    end
    else begin
      rg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE <= #1  reg_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP0_READ_STALL
  always @ (*) begin
    rg_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT =  h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1;
    reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_next = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0;
    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_next = d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_next;
      rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0 <= #1  reg_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_DST_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next = rg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
    l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r = rg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH;
    if (d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we) reg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next = d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDP_D_DST_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH <= #1  reg_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r = rg_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_CACC_D_MISC_CFG_CONV_MODE_next = rg_NVDLA_CACC_D_MISC_CFG_CONV_MODE;
    l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r = rg_NVDLA_CACC_D_MISC_CFG_CONV_MODE;
    reg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_next = rg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION;
    l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r = rg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION;
    if (d2l_NVDLA_CACC_D_MISC_CFG_we) reg_NVDLA_CACC_D_MISC_CFG_CONV_MODE_next = d2l_NVDLA_CACC_D_MISC_CFG_w [0] ;
    if (d2l_NVDLA_CACC_D_MISC_CFG_we) reg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_next = d2l_NVDLA_CACC_D_MISC_CFG_w [13:12] ;
  end
  
  //------- reg assigns for NVDLA_CACC_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CACC_D_MISC_CFG_CONV_MODE <= #1 1'h0;
      rg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION <= #1 2'h1;
    end
    else begin
      rg_NVDLA_CACC_D_MISC_CFG_CONV_MODE <= #1  reg_NVDLA_CACC_D_MISC_CFG_CONV_MODE_next;
      rg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION <= #1  reg_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r = 32'b0;
    l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r [12:0]  = rg_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r = 32'b0;
    l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r [18:0]  = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_D_DST_BATCH_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r = rg_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r = rg_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_KERNEL_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
    l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH;
    reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_next = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT;
    l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT;
    reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
    l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH;
    reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_next = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT;
    l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r = rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT;
    if (d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we) reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next = d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w [3:0] ;
    if (d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we) reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_next = d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w [11:8] ;
    if (d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we) reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next = d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w [19:16] ;
    if (d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we) reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_next = d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w [23:20] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_KERNEL_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH <= #1 4'h0;
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT <= #1 4'h0;
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH <= #1 4'h0;
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT <= #1 4'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH <= #1  reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_next;
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT <= #1  reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_next;
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH <= #1  reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_next;
      rg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT <= #1  reg_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID;
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_STATUS_GRP0_WRITE_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r = rg_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_S_STATUS_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_S_STATUS_r [1:0]  = rg_NVDLA_CDP_RDMA_S_STATUS_STATUS_0;
    l2d_NVDLA_CDP_RDMA_S_STATUS_r [17:16]  = rg_NVDLA_CDP_RDMA_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next = rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
    l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
    if (d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we) reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next = d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WGS_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH <= #1  reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_IN_WIDTH
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next = rg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
    l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r = rg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH;
    if (d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we) reg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next = d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_CUBE_IN_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH <= #1  reg_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [31]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [30]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [29]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [28]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [27]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [26]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [25]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [24]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [23]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [22]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [21]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [20]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [19]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [18]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [17]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [16]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [15]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [14]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [13]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [12]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [11]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [10]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [9]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [8]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [7]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [6]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [5]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [4]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [3]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [2]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [1]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1;
    l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r [0]  = rg_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r = 32'b0;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [4:0]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [13:8]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [20:16]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [29:24]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_PERF_LUT_OFLOW
  always @ (*) begin
    rg_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW =  h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_D_NAN_INPUT_NUM
  always @ (*) begin
    rg_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM =  h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r = 32'b0;
    l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r [1:0]  = rg_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG
  always @ (*) begin
    reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_next = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X;
    l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r = rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X;
    if (d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we) reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_next = d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w [18:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X <= #1 19'h0;
    end
    else begin
      rg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X <= #1  reg_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_RBK_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_S_POINTER_r = 32'b0;
    l2d_NVDLA_RBK_S_POINTER_r [0]  = rg_NVDLA_RBK_S_POINTER_PRODUCER;
    l2d_NVDLA_RBK_S_POINTER_r [16]  = rg_NVDLA_RBK_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CMAC_A_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_next = rg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE;
    l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r = rg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE;
    reg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_next = rg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION;
    l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r = rg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION;
    if (d2l_NVDLA_CMAC_A_D_MISC_CFG_we) reg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_next = d2l_NVDLA_CMAC_A_D_MISC_CFG_w [0] ;
    if (d2l_NVDLA_CMAC_A_D_MISC_CFG_we) reg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_next = d2l_NVDLA_CMAC_A_D_MISC_CFG_w [13:12] ;
  end
  
  //------- reg assigns for NVDLA_CMAC_A_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE <= #1 1'h0;
      rg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION <= #1 2'h1;
    end
    else begin
      rg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE <= #1  reg_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_next;
      rg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION <= #1  reg_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r = rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH;
    if (d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we) reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next = d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH <= #1  reg_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT
  always @ (*) begin
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33;
    reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_next = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32;
    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r = rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [31] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [30] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [29] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [28] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [27] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [26] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [25] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [24] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [23] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [22] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [21] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [20] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [19] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [18] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [17] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [16] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [15] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [14] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [13] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [12] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [11] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [10] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [9] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [8] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [7] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [6] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [5] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [4] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [3] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [2] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [1] ;
    if (d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we) reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_next = d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33 <= #1 1'h0;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_next;
      rg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32 <= #1  reg_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAOUT_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r = 32'b0;
    l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r [12:0]  = rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
    l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r [28:16]  = rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_SDP_S_LUT_INFO (pio read data)
  always @ (*) begin
    l2d_NVDLA_SDP_S_LUT_INFO_r = 32'b0;
    l2d_NVDLA_SDP_S_LUT_INFO_r [7:0]  = rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET;
    l2d_NVDLA_SDP_S_LUT_INFO_r [15:8]  = rg_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT;
    l2d_NVDLA_SDP_S_LUT_INFO_r [23:16]  = rg_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT;
  end
  
  //------- combinatorial assigns for NVDLA_CACC_D_DATAOUT_ADDR (pio read data)
  always @ (*) begin
    l2d_NVDLA_CACC_D_DATAOUT_ADDR_r = rg_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_SET (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_INTR_SET_r = 32'b0;
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT
  always @ (*) begin
    reg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_next = rg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT;
    l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r = rg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT;
    if (d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we) reg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_next = d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT <= #1  reg_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH
  always @ (*) begin
    reg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
    l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r = rg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH;
    if (d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we) reg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next = d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH <= #1  reg_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_PDP_D_NAN_INPUT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r = rg_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAOUT_SIZE_0
  always @ (*) begin
    reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next = rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
    l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r = rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH;
    reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next = rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
    l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r = rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT;
    if (d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we) reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next = d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w [12:0] ;
    if (d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we) reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next = d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_DATAOUT_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH <= #1 13'h0;
      rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH <= #1  reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_next;
      rg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT <= #1  reg_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CSC_D_DATAOUT_SIZE_1
  always @ (*) begin
    reg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next = rg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
    l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r = rg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL;
    if (d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we) reg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next = d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CSC_D_DATAOUT_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL <= #1  reg_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_RBK_D_DAIN_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r = 32'b0;
    l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r [31:5]  = rg_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_WR_WEIGHT_0
  always @ (*) begin
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA;
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP;
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP;
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w [7:0] ;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w [15:8] ;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w [23:16] ;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_MCIF_CFG_WR_WEIGHT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP <= #1 8'h1;
    end
    else begin
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_next;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_next;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_next;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_MCIF_CFG_WR_WEIGHT_1
  always @ (*) begin
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK;
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2;
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1;
    reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
    l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r = rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w [7:0] ;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w [15:8] ;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w [23:16] ;
    if (d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we) reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next = d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w [31:24] ;
  end
  
  //------- reg assigns for NVDLA_MCIF_CFG_WR_WEIGHT_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2 <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1 <= #1 8'h1;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0 <= #1 8'h1;
    end
    else begin
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_next;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2 <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_next;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1 <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_next;
      rg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0 <= #1  reg_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_BDMA_CFG_DST_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r = 32'b0;
    l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r [31:5]  = rg_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC;
  end
  
endmodule

//
//---------- module addrmap_NVDLA_jrdl_decode
//
module addrmap_NVDLA_jrdl_decode
(
  clk,
  reset,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,
  l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r,
  l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r,
  l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r,
  l2d_NVDLA_GLB_S_INTR_MASK_r,
  l2d_NVDLA_GLB_S_INTR_SET_r,
  l2d_NVDLA_GLB_S_INTR_STATUS_r,
  l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r,
  l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r,
  l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r,
  l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r,
  l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r,
  l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r,
  l2d_NVDLA_MCIF_STATUS_r,
  l2d_NVDLA_CDMA_S_STATUS_r,
  l2d_NVDLA_CDMA_S_POINTER_r,
  l2d_NVDLA_CDMA_S_ARBITER_r,
  l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r,
  l2d_NVDLA_CDMA_D_OP_ENABLE_r,
  l2d_NVDLA_CDMA_D_MISC_CFG_r,
  l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r,
  l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r,
  l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r,
  l2d_NVDLA_CDMA_D_LINE_STRIDE_r,
  l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r,
  l2d_NVDLA_CDMA_D_SURF_STRIDE_r,
  l2d_NVDLA_CDMA_D_DAIN_MAP_r,
  l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r,
  l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r,
  l2d_NVDLA_CDMA_D_BATCH_NUMBER_r,
  l2d_NVDLA_CDMA_D_BATCH_STRIDE_r,
  l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r,
  l2d_NVDLA_CDMA_D_FETCH_GRAIN_r,
  l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r,
  l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_BYTES_r,
  l2d_NVDLA_CDMA_D_MEAN_FORMAT_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r,
  l2d_NVDLA_CDMA_D_CVT_CFG_r,
  l2d_NVDLA_CDMA_D_CVT_OFFSET_r,
  l2d_NVDLA_CDMA_D_CVT_SCALE_r,
  l2d_NVDLA_CDMA_D_CONV_STRIDE_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r,
  l2d_NVDLA_CDMA_D_BANK_r,
  l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_CYA_r,
  l2d_NVDLA_CSC_S_STATUS_r,
  l2d_NVDLA_CSC_S_POINTER_r,
  l2d_NVDLA_CSC_D_OP_ENABLE_r,
  l2d_NVDLA_CSC_D_MISC_CFG_r,
  l2d_NVDLA_CSC_D_DATAIN_FORMAT_r,
  l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r,
  l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r,
  l2d_NVDLA_CSC_D_BATCH_NUMBER_r,
  l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r,
  l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r,
  l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r,
  l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r,
  l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r,
  l2d_NVDLA_CSC_D_WEIGHT_BYTES_r,
  l2d_NVDLA_CSC_D_WMB_BYTES_r,
  l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r,
  l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r,
  l2d_NVDLA_CSC_D_ATOMICS_r,
  l2d_NVDLA_CSC_D_RELEASE_r,
  l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r,
  l2d_NVDLA_CSC_D_DILATION_EXT_r,
  l2d_NVDLA_CSC_D_ZERO_PADDING_r,
  l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r,
  l2d_NVDLA_CSC_D_BANK_r,
  l2d_NVDLA_CSC_D_PRA_CFG_r,
  l2d_NVDLA_CSC_D_CYA_r,
  l2d_NVDLA_CMAC_A_S_STATUS_r,
  l2d_NVDLA_CMAC_A_S_POINTER_r,
  l2d_NVDLA_CMAC_A_D_OP_ENABLE_r,
  l2d_NVDLA_CMAC_A_D_MISC_CFG_r,
  l2d_NVDLA_CMAC_B_S_STATUS_r,
  l2d_NVDLA_CMAC_B_S_POINTER_r,
  l2d_NVDLA_CMAC_B_D_OP_ENABLE_r,
  l2d_NVDLA_CMAC_B_D_MISC_CFG_r,
  l2d_NVDLA_CACC_S_STATUS_r,
  l2d_NVDLA_CACC_S_POINTER_r,
  l2d_NVDLA_CACC_D_OP_ENABLE_r,
  l2d_NVDLA_CACC_D_MISC_CFG_r,
  l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r,
  l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r,
  l2d_NVDLA_CACC_D_DATAOUT_ADDR_r,
  l2d_NVDLA_CACC_D_BATCH_NUMBER_r,
  l2d_NVDLA_CACC_D_LINE_STRIDE_r,
  l2d_NVDLA_CACC_D_SURF_STRIDE_r,
  l2d_NVDLA_CACC_D_DATAOUT_MAP_r,
  l2d_NVDLA_CACC_D_CLIP_CFG_r,
  l2d_NVDLA_CACC_D_OUT_SATURATION_r,
  l2d_NVDLA_CACC_D_CYA_r,
  l2d_NVDLA_SDP_RDMA_S_STATUS_r,
  l2d_NVDLA_SDP_RDMA_S_POINTER_r,
  l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r,
  l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r,
  l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r,
  l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r,
  l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r,
  l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r,
  l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r,
  l2d_NVDLA_SDP_S_STATUS_r,
  l2d_NVDLA_SDP_S_POINTER_r,
  l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r,
  l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r,
  l2d_NVDLA_SDP_S_LUT_CFG_r,
  l2d_NVDLA_SDP_S_LUT_INFO_r,
  l2d_NVDLA_SDP_S_LUT_LE_START_r,
  l2d_NVDLA_SDP_S_LUT_LE_END_r,
  l2d_NVDLA_SDP_S_LUT_LO_START_r,
  l2d_NVDLA_SDP_S_LUT_LO_END_r,
  l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r,
  l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r,
  l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r,
  l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r,
  l2d_NVDLA_SDP_D_OP_ENABLE_r,
  l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r,
  l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r,
  l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r,
  l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r,
  l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r,
  l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r,
  l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r,
  l2d_NVDLA_SDP_D_DP_BS_CFG_r,
  l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r,
  l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r,
  l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_BN_CFG_r,
  l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r,
  l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r,
  l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_CFG_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r,
  l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r,
  l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r,
  l2d_NVDLA_SDP_D_DST_DMA_CFG_r,
  l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r,
  l2d_NVDLA_SDP_D_DATA_FORMAT_r,
  l2d_NVDLA_SDP_D_CVT_OFFSET_r,
  l2d_NVDLA_SDP_D_CVT_SCALE_r,
  l2d_NVDLA_SDP_D_CVT_SHIFT_r,
  l2d_NVDLA_SDP_D_STATUS_r,
  l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r,
  l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r,
  l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r,
  l2d_NVDLA_SDP_D_PERF_ENABLE_r,
  l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r,
  l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r,
  l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r,
  l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r,
  l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r,
  l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r,
  l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r,
  l2d_NVDLA_PDP_RDMA_S_STATUS_r,
  l2d_NVDLA_PDP_RDMA_S_POINTER_r,
  l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r,
  l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r,
  l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r,
  l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r,
  l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r,
  l2d_NVDLA_PDP_RDMA_D_CYA_r,
  l2d_NVDLA_PDP_S_STATUS_r,
  l2d_NVDLA_PDP_S_POINTER_r,
  l2d_NVDLA_PDP_D_OP_ENABLE_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r,
  l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r,
  l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r,
  l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r,
  l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r,
  l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r,
  l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r,
  l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r,
  l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r,
  l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r,
  l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r,
  l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r,
  l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r,
  l2d_NVDLA_PDP_D_DST_RAM_CFG_r,
  l2d_NVDLA_PDP_D_DATA_FORMAT_r,
  l2d_NVDLA_PDP_D_INF_INPUT_NUM_r,
  l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r,
  l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r,
  l2d_NVDLA_PDP_D_PERF_ENABLE_r,
  l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r,
  l2d_NVDLA_PDP_D_CYA_r,
  l2d_NVDLA_CDP_RDMA_S_STATUS_r,
  l2d_NVDLA_CDP_RDMA_S_POINTER_r,
  l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r,
  l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r,
  l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r,
  l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r,
  l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r,
  l2d_NVDLA_CDP_RDMA_D_CYA_r,
  l2d_NVDLA_CDP_S_STATUS_r,
  l2d_NVDLA_CDP_S_POINTER_r,
  l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r,
  l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r,
  l2d_NVDLA_CDP_S_LUT_CFG_r,
  l2d_NVDLA_CDP_S_LUT_INFO_r,
  l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r,
  l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r,
  l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r,
  l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r,
  l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r,
  l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r,
  l2d_NVDLA_CDP_D_OP_ENABLE_r,
  l2d_NVDLA_CDP_D_FUNC_BYPASS_r,
  l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r,
  l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r,
  l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r,
  l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r,
  l2d_NVDLA_CDP_D_DST_DMA_CFG_r,
  l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r,
  l2d_NVDLA_CDP_D_DATA_FORMAT_r,
  l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_CDP_D_LRN_CFG_r,
  l2d_NVDLA_CDP_D_DATIN_OFFSET_r,
  l2d_NVDLA_CDP_D_DATIN_SCALE_r,
  l2d_NVDLA_CDP_D_DATIN_SHIFTER_r,
  l2d_NVDLA_CDP_D_DATOUT_OFFSET_r,
  l2d_NVDLA_CDP_D_DATOUT_SCALE_r,
  l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r,
  l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r,
  l2d_NVDLA_CDP_D_INF_INPUT_NUM_r,
  l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r,
  l2d_NVDLA_CDP_D_OUT_SATURATION_r,
  l2d_NVDLA_CDP_D_PERF_ENABLE_r,
  l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r,
  l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r,
  l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r,
  l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r,
  l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r,
  l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r,
  l2d_NVDLA_CDP_D_CYA_r,
  l2d_NVDLA_GEC_FEATURE_r,
  l2d_NVDLA_GEC_SWRESET_r,
  l2d_NVDLA_GEC_MISSIONERR_TYPE_r,
  l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r,
  l2d_NVDLA_GEC_MISSIONERR_INDEX_r,
  l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r,
  l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r,
  l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r,
  l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r,
  l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r,
  l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r,
  l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r,
  l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r,
  l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r,
  l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r,
  l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r,
  l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r,
  l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r,
  l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r,
  l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r,
  l2d_NVDLA_CVIF_STATUS_r,
  l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r,
  l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r,
  l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r,
  l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r,
  l2d_NVDLA_BDMA_CFG_LINE_r,
  l2d_NVDLA_BDMA_CFG_CMD_r,
  l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r,
  l2d_NVDLA_BDMA_CFG_SRC_LINE_r,
  l2d_NVDLA_BDMA_CFG_DST_LINE_r,
  l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r,
  l2d_NVDLA_BDMA_CFG_SRC_SURF_r,
  l2d_NVDLA_BDMA_CFG_DST_SURF_r,
  l2d_NVDLA_BDMA_CFG_OP_r,
  l2d_NVDLA_BDMA_CFG_LAUNCH0_r,
  l2d_NVDLA_BDMA_CFG_LAUNCH1_r,
  l2d_NVDLA_BDMA_CFG_STATUS_r,
  l2d_NVDLA_BDMA_STATUS_r,
  l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r,
  l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r,
  l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r,
  l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r,
  l2d_NVDLA_RBK_S_STATUS_r,
  l2d_NVDLA_RBK_S_POINTER_r,
  l2d_NVDLA_RBK_D_OP_ENABLE_r,
  l2d_NVDLA_RBK_D_MISC_CFG_r,
  l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r,
  l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r,
  l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r,
  l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r,
  l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r,
  l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r,
  l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r,
  l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r,
  l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r,
  l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r,
  l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r,
  l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r,
  l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r,
  l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r,
  l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r,
  l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r,
  l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r,
  l2d_NVDLA_RBK_D_DECONV_STRIDE_r,
  l2d_NVDLA_RBK_D_PERF_ENABLE_r,
  l2d_NVDLA_RBK_D_PERF_READ_STALL_r,
  l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r,

  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re,
  d2l_NVDLA_GLB_S_INTR_MASK_w,
  d2l_NVDLA_GLB_S_INTR_MASK_we,
  d2l_NVDLA_GLB_S_INTR_MASK_re,
  d2l_NVDLA_GLB_S_INTR_SET_w,
  d2l_NVDLA_GLB_S_INTR_SET_we,
  d2l_NVDLA_GLB_S_INTR_SET_re,
  d2l_NVDLA_GLB_S_INTR_STATUS_w,
  d2l_NVDLA_GLB_S_INTR_STATUS_we,
  d2l_NVDLA_GLB_S_INTR_STATUS_re,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we,
  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we,
  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re,
  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w,
  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we,
  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re,
  d2l_NVDLA_MCIF_STATUS_w,
  d2l_NVDLA_MCIF_STATUS_we,
  d2l_NVDLA_MCIF_STATUS_re,
  d2l_NVDLA_CDMA_S_STATUS_w,
  d2l_NVDLA_CDMA_S_STATUS_we,
  d2l_NVDLA_CDMA_S_STATUS_re,
  d2l_NVDLA_CDMA_S_POINTER_w,
  d2l_NVDLA_CDMA_S_POINTER_we,
  d2l_NVDLA_CDMA_S_POINTER_re,
  d2l_NVDLA_CDMA_S_ARBITER_w,
  d2l_NVDLA_CDMA_S_ARBITER_we,
  d2l_NVDLA_CDMA_S_ARBITER_re,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re,
  d2l_NVDLA_CDMA_D_OP_ENABLE_w,
  d2l_NVDLA_CDMA_D_OP_ENABLE_we,
  d2l_NVDLA_CDMA_D_OP_ENABLE_re,
  d2l_NVDLA_CDMA_D_MISC_CFG_w,
  d2l_NVDLA_CDMA_D_MISC_CFG_we,
  d2l_NVDLA_CDMA_D_MISC_CFG_re,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_re,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_w,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_we,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_re,
  d2l_NVDLA_CDMA_D_DAIN_MAP_w,
  d2l_NVDLA_CDMA_D_DAIN_MAP_we,
  d2l_NVDLA_CDMA_D_DAIN_MAP_re,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_w,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_w,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_w,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_BYTES_w,
  d2l_NVDLA_CDMA_D_WMB_BYTES_we,
  d2l_NVDLA_CDMA_D_WMB_BYTES_re,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_w,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re,
  d2l_NVDLA_CDMA_D_CVT_CFG_w,
  d2l_NVDLA_CDMA_D_CVT_CFG_we,
  d2l_NVDLA_CDMA_D_CVT_CFG_re,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_w,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_we,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_re,
  d2l_NVDLA_CDMA_D_CVT_SCALE_w,
  d2l_NVDLA_CDMA_D_CVT_SCALE_we,
  d2l_NVDLA_CDMA_D_CVT_SCALE_re,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_w,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_we,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re,
  d2l_NVDLA_CDMA_D_BANK_w,
  d2l_NVDLA_CDMA_D_BANK_we,
  d2l_NVDLA_CDMA_D_BANK_re,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_CYA_w,
  d2l_NVDLA_CDMA_D_CYA_we,
  d2l_NVDLA_CDMA_D_CYA_re,
  d2l_NVDLA_CSC_S_STATUS_w,
  d2l_NVDLA_CSC_S_STATUS_we,
  d2l_NVDLA_CSC_S_STATUS_re,
  d2l_NVDLA_CSC_S_POINTER_w,
  d2l_NVDLA_CSC_S_POINTER_we,
  d2l_NVDLA_CSC_S_POINTER_re,
  d2l_NVDLA_CSC_D_OP_ENABLE_w,
  d2l_NVDLA_CSC_D_OP_ENABLE_we,
  d2l_NVDLA_CSC_D_OP_ENABLE_re,
  d2l_NVDLA_CSC_D_MISC_CFG_w,
  d2l_NVDLA_CSC_D_MISC_CFG_we,
  d2l_NVDLA_CSC_D_MISC_CFG_re,
  d2l_NVDLA_CSC_D_DATAIN_FORMAT_w,
  d2l_NVDLA_CSC_D_DATAIN_FORMAT_we,
  d2l_NVDLA_CSC_D_DATAIN_FORMAT_re,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we,
  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re,
  d2l_NVDLA_CSC_D_BATCH_NUMBER_w,
  d2l_NVDLA_CSC_D_BATCH_NUMBER_we,
  d2l_NVDLA_CSC_D_BATCH_NUMBER_re,
  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w,
  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we,
  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re,
  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w,
  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we,
  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re,
  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w,
  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we,
  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we,
  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re,
  d2l_NVDLA_CSC_D_WEIGHT_BYTES_w,
  d2l_NVDLA_CSC_D_WEIGHT_BYTES_we,
  d2l_NVDLA_CSC_D_WEIGHT_BYTES_re,
  d2l_NVDLA_CSC_D_WMB_BYTES_w,
  d2l_NVDLA_CSC_D_WMB_BYTES_we,
  d2l_NVDLA_CSC_D_WMB_BYTES_re,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we,
  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re,
  d2l_NVDLA_CSC_D_ATOMICS_w,
  d2l_NVDLA_CSC_D_ATOMICS_we,
  d2l_NVDLA_CSC_D_ATOMICS_re,
  d2l_NVDLA_CSC_D_RELEASE_w,
  d2l_NVDLA_CSC_D_RELEASE_we,
  d2l_NVDLA_CSC_D_RELEASE_re,
  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w,
  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we,
  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re,
  d2l_NVDLA_CSC_D_DILATION_EXT_w,
  d2l_NVDLA_CSC_D_DILATION_EXT_we,
  d2l_NVDLA_CSC_D_DILATION_EXT_re,
  d2l_NVDLA_CSC_D_ZERO_PADDING_w,
  d2l_NVDLA_CSC_D_ZERO_PADDING_we,
  d2l_NVDLA_CSC_D_ZERO_PADDING_re,
  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w,
  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we,
  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re,
  d2l_NVDLA_CSC_D_BANK_w,
  d2l_NVDLA_CSC_D_BANK_we,
  d2l_NVDLA_CSC_D_BANK_re,
  d2l_NVDLA_CSC_D_PRA_CFG_w,
  d2l_NVDLA_CSC_D_PRA_CFG_we,
  d2l_NVDLA_CSC_D_PRA_CFG_re,
  d2l_NVDLA_CSC_D_CYA_w,
  d2l_NVDLA_CSC_D_CYA_we,
  d2l_NVDLA_CSC_D_CYA_re,
  d2l_NVDLA_CMAC_A_S_STATUS_w,
  d2l_NVDLA_CMAC_A_S_STATUS_we,
  d2l_NVDLA_CMAC_A_S_STATUS_re,
  d2l_NVDLA_CMAC_A_S_POINTER_w,
  d2l_NVDLA_CMAC_A_S_POINTER_we,
  d2l_NVDLA_CMAC_A_S_POINTER_re,
  d2l_NVDLA_CMAC_A_D_OP_ENABLE_w,
  d2l_NVDLA_CMAC_A_D_OP_ENABLE_we,
  d2l_NVDLA_CMAC_A_D_OP_ENABLE_re,
  d2l_NVDLA_CMAC_A_D_MISC_CFG_w,
  d2l_NVDLA_CMAC_A_D_MISC_CFG_we,
  d2l_NVDLA_CMAC_A_D_MISC_CFG_re,
  d2l_NVDLA_CMAC_B_S_STATUS_w,
  d2l_NVDLA_CMAC_B_S_STATUS_we,
  d2l_NVDLA_CMAC_B_S_STATUS_re,
  d2l_NVDLA_CMAC_B_S_POINTER_w,
  d2l_NVDLA_CMAC_B_S_POINTER_we,
  d2l_NVDLA_CMAC_B_S_POINTER_re,
  d2l_NVDLA_CMAC_B_D_OP_ENABLE_w,
  d2l_NVDLA_CMAC_B_D_OP_ENABLE_we,
  d2l_NVDLA_CMAC_B_D_OP_ENABLE_re,
  d2l_NVDLA_CMAC_B_D_MISC_CFG_w,
  d2l_NVDLA_CMAC_B_D_MISC_CFG_we,
  d2l_NVDLA_CMAC_B_D_MISC_CFG_re,
  d2l_NVDLA_CACC_S_STATUS_w,
  d2l_NVDLA_CACC_S_STATUS_we,
  d2l_NVDLA_CACC_S_STATUS_re,
  d2l_NVDLA_CACC_S_POINTER_w,
  d2l_NVDLA_CACC_S_POINTER_we,
  d2l_NVDLA_CACC_S_POINTER_re,
  d2l_NVDLA_CACC_D_OP_ENABLE_w,
  d2l_NVDLA_CACC_D_OP_ENABLE_we,
  d2l_NVDLA_CACC_D_OP_ENABLE_re,
  d2l_NVDLA_CACC_D_MISC_CFG_w,
  d2l_NVDLA_CACC_D_MISC_CFG_we,
  d2l_NVDLA_CACC_D_MISC_CFG_re,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we,
  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re,
  d2l_NVDLA_CACC_D_DATAOUT_ADDR_w,
  d2l_NVDLA_CACC_D_DATAOUT_ADDR_we,
  d2l_NVDLA_CACC_D_DATAOUT_ADDR_re,
  d2l_NVDLA_CACC_D_BATCH_NUMBER_w,
  d2l_NVDLA_CACC_D_BATCH_NUMBER_we,
  d2l_NVDLA_CACC_D_BATCH_NUMBER_re,
  d2l_NVDLA_CACC_D_LINE_STRIDE_w,
  d2l_NVDLA_CACC_D_LINE_STRIDE_we,
  d2l_NVDLA_CACC_D_LINE_STRIDE_re,
  d2l_NVDLA_CACC_D_SURF_STRIDE_w,
  d2l_NVDLA_CACC_D_SURF_STRIDE_we,
  d2l_NVDLA_CACC_D_SURF_STRIDE_re,
  d2l_NVDLA_CACC_D_DATAOUT_MAP_w,
  d2l_NVDLA_CACC_D_DATAOUT_MAP_we,
  d2l_NVDLA_CACC_D_DATAOUT_MAP_re,
  d2l_NVDLA_CACC_D_CLIP_CFG_w,
  d2l_NVDLA_CACC_D_CLIP_CFG_we,
  d2l_NVDLA_CACC_D_CLIP_CFG_re,
  d2l_NVDLA_CACC_D_OUT_SATURATION_w,
  d2l_NVDLA_CACC_D_OUT_SATURATION_we,
  d2l_NVDLA_CACC_D_OUT_SATURATION_re,
  d2l_NVDLA_CACC_D_CYA_w,
  d2l_NVDLA_CACC_D_CYA_we,
  d2l_NVDLA_CACC_D_CYA_re,
  d2l_NVDLA_SDP_RDMA_S_STATUS_w,
  d2l_NVDLA_SDP_RDMA_S_STATUS_we,
  d2l_NVDLA_SDP_RDMA_S_STATUS_re,
  d2l_NVDLA_SDP_RDMA_S_POINTER_w,
  d2l_NVDLA_SDP_RDMA_S_POINTER_we,
  d2l_NVDLA_SDP_RDMA_S_POINTER_re,
  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w,
  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we,
  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we,
  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w,
  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we,
  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re,
  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w,
  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we,
  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re,
  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w,
  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we,
  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re,
  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w,
  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we,
  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re,
  d2l_NVDLA_SDP_S_STATUS_w,
  d2l_NVDLA_SDP_S_STATUS_we,
  d2l_NVDLA_SDP_S_STATUS_re,
  d2l_NVDLA_SDP_S_POINTER_w,
  d2l_NVDLA_SDP_S_POINTER_we,
  d2l_NVDLA_SDP_S_POINTER_re,
  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w,
  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we,
  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re,
  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w,
  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we,
  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re,
  d2l_NVDLA_SDP_S_LUT_CFG_w,
  d2l_NVDLA_SDP_S_LUT_CFG_we,
  d2l_NVDLA_SDP_S_LUT_CFG_re,
  d2l_NVDLA_SDP_S_LUT_INFO_w,
  d2l_NVDLA_SDP_S_LUT_INFO_we,
  d2l_NVDLA_SDP_S_LUT_INFO_re,
  d2l_NVDLA_SDP_S_LUT_LE_START_w,
  d2l_NVDLA_SDP_S_LUT_LE_START_we,
  d2l_NVDLA_SDP_S_LUT_LE_START_re,
  d2l_NVDLA_SDP_S_LUT_LE_END_w,
  d2l_NVDLA_SDP_S_LUT_LE_END_we,
  d2l_NVDLA_SDP_S_LUT_LE_END_re,
  d2l_NVDLA_SDP_S_LUT_LO_START_w,
  d2l_NVDLA_SDP_S_LUT_LO_START_we,
  d2l_NVDLA_SDP_S_LUT_LO_START_re,
  d2l_NVDLA_SDP_S_LUT_LO_END_w,
  d2l_NVDLA_SDP_S_LUT_LO_END_we,
  d2l_NVDLA_SDP_S_LUT_LO_END_re,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we,
  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we,
  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re,
  d2l_NVDLA_SDP_D_OP_ENABLE_w,
  d2l_NVDLA_SDP_D_OP_ENABLE_we,
  d2l_NVDLA_SDP_D_OP_ENABLE_re,
  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w,
  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we,
  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re,
  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w,
  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we,
  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re,
  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w,
  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we,
  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we,
  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re,
  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w,
  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we,
  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re,
  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w,
  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we,
  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re,
  d2l_NVDLA_SDP_D_DP_BS_CFG_w,
  d2l_NVDLA_SDP_D_DP_BS_CFG_we,
  d2l_NVDLA_SDP_D_DP_BS_CFG_re,
  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w,
  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we,
  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re,
  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w,
  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we,
  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re,
  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_BN_CFG_w,
  d2l_NVDLA_SDP_D_DP_BN_CFG_we,
  d2l_NVDLA_SDP_D_DP_BN_CFG_re,
  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w,
  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we,
  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re,
  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w,
  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we,
  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re,
  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_CFG_w,
  d2l_NVDLA_SDP_D_DP_EW_CFG_we,
  d2l_NVDLA_SDP_D_DP_EW_CFG_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re,
  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w,
  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we,
  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re,
  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w,
  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we,
  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re,
  d2l_NVDLA_SDP_D_DST_DMA_CFG_w,
  d2l_NVDLA_SDP_D_DST_DMA_CFG_we,
  d2l_NVDLA_SDP_D_DST_DMA_CFG_re,
  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w,
  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we,
  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re,
  d2l_NVDLA_SDP_D_DATA_FORMAT_w,
  d2l_NVDLA_SDP_D_DATA_FORMAT_we,
  d2l_NVDLA_SDP_D_DATA_FORMAT_re,
  d2l_NVDLA_SDP_D_CVT_OFFSET_w,
  d2l_NVDLA_SDP_D_CVT_OFFSET_we,
  d2l_NVDLA_SDP_D_CVT_OFFSET_re,
  d2l_NVDLA_SDP_D_CVT_SCALE_w,
  d2l_NVDLA_SDP_D_CVT_SCALE_we,
  d2l_NVDLA_SDP_D_CVT_SCALE_re,
  d2l_NVDLA_SDP_D_CVT_SHIFT_w,
  d2l_NVDLA_SDP_D_CVT_SHIFT_we,
  d2l_NVDLA_SDP_D_CVT_SHIFT_re,
  d2l_NVDLA_SDP_D_STATUS_w,
  d2l_NVDLA_SDP_D_STATUS_we,
  d2l_NVDLA_SDP_D_STATUS_re,
  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w,
  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we,
  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re,
  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w,
  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we,
  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re,
  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w,
  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we,
  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re,
  d2l_NVDLA_SDP_D_PERF_ENABLE_w,
  d2l_NVDLA_SDP_D_PERF_ENABLE_we,
  d2l_NVDLA_SDP_D_PERF_ENABLE_re,
  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w,
  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we,
  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re,
  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w,
  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we,
  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re,
  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w,
  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we,
  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re,
  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w,
  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we,
  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re,
  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w,
  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we,
  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re,
  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w,
  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we,
  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re,
  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w,
  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we,
  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re,
  d2l_NVDLA_PDP_RDMA_S_STATUS_w,
  d2l_NVDLA_PDP_RDMA_S_STATUS_we,
  d2l_NVDLA_PDP_RDMA_S_STATUS_re,
  d2l_NVDLA_PDP_RDMA_S_POINTER_w,
  d2l_NVDLA_PDP_RDMA_S_POINTER_we,
  d2l_NVDLA_PDP_RDMA_S_POINTER_re,
  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w,
  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we,
  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re,
  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w,
  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we,
  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w,
  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we,
  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re,
  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w,
  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we,
  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re,
  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w,
  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we,
  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re,
  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w,
  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we,
  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re,
  d2l_NVDLA_PDP_RDMA_D_CYA_w,
  d2l_NVDLA_PDP_RDMA_D_CYA_we,
  d2l_NVDLA_PDP_RDMA_D_CYA_re,
  d2l_NVDLA_PDP_S_STATUS_w,
  d2l_NVDLA_PDP_S_STATUS_we,
  d2l_NVDLA_PDP_S_STATUS_re,
  d2l_NVDLA_PDP_S_POINTER_w,
  d2l_NVDLA_PDP_S_POINTER_we,
  d2l_NVDLA_PDP_S_POINTER_re,
  d2l_NVDLA_PDP_D_OP_ENABLE_w,
  d2l_NVDLA_PDP_D_OP_ENABLE_we,
  d2l_NVDLA_PDP_D_OP_ENABLE_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we,
  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re,
  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w,
  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we,
  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re,
  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we,
  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re,
  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we,
  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we,
  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we,
  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re,
  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w,
  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we,
  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re,
  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w,
  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we,
  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re,
  d2l_NVDLA_PDP_D_DST_RAM_CFG_w,
  d2l_NVDLA_PDP_D_DST_RAM_CFG_we,
  d2l_NVDLA_PDP_D_DST_RAM_CFG_re,
  d2l_NVDLA_PDP_D_DATA_FORMAT_w,
  d2l_NVDLA_PDP_D_DATA_FORMAT_we,
  d2l_NVDLA_PDP_D_DATA_FORMAT_re,
  d2l_NVDLA_PDP_D_INF_INPUT_NUM_w,
  d2l_NVDLA_PDP_D_INF_INPUT_NUM_we,
  d2l_NVDLA_PDP_D_INF_INPUT_NUM_re,
  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w,
  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we,
  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re,
  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w,
  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we,
  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re,
  d2l_NVDLA_PDP_D_PERF_ENABLE_w,
  d2l_NVDLA_PDP_D_PERF_ENABLE_we,
  d2l_NVDLA_PDP_D_PERF_ENABLE_re,
  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w,
  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we,
  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re,
  d2l_NVDLA_PDP_D_CYA_w,
  d2l_NVDLA_PDP_D_CYA_we,
  d2l_NVDLA_PDP_D_CYA_re,
  d2l_NVDLA_CDP_RDMA_S_STATUS_w,
  d2l_NVDLA_CDP_RDMA_S_STATUS_we,
  d2l_NVDLA_CDP_RDMA_S_STATUS_re,
  d2l_NVDLA_CDP_RDMA_S_POINTER_w,
  d2l_NVDLA_CDP_RDMA_S_POINTER_we,
  d2l_NVDLA_CDP_RDMA_S_POINTER_re,
  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w,
  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we,
  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re,
  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w,
  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we,
  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re,
  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w,
  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we,
  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re,
  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w,
  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we,
  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re,
  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w,
  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we,
  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re,
  d2l_NVDLA_CDP_RDMA_D_CYA_w,
  d2l_NVDLA_CDP_RDMA_D_CYA_we,
  d2l_NVDLA_CDP_RDMA_D_CYA_re,
  d2l_NVDLA_CDP_S_STATUS_w,
  d2l_NVDLA_CDP_S_STATUS_we,
  d2l_NVDLA_CDP_S_STATUS_re,
  d2l_NVDLA_CDP_S_POINTER_w,
  d2l_NVDLA_CDP_S_POINTER_we,
  d2l_NVDLA_CDP_S_POINTER_re,
  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w,
  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we,
  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re,
  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w,
  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we,
  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re,
  d2l_NVDLA_CDP_S_LUT_CFG_w,
  d2l_NVDLA_CDP_S_LUT_CFG_we,
  d2l_NVDLA_CDP_S_LUT_CFG_re,
  d2l_NVDLA_CDP_S_LUT_INFO_w,
  d2l_NVDLA_CDP_S_LUT_INFO_we,
  d2l_NVDLA_CDP_S_LUT_INFO_re,
  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w,
  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we,
  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re,
  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w,
  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we,
  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we,
  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we,
  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re,
  d2l_NVDLA_CDP_D_OP_ENABLE_w,
  d2l_NVDLA_CDP_D_OP_ENABLE_we,
  d2l_NVDLA_CDP_D_OP_ENABLE_re,
  d2l_NVDLA_CDP_D_FUNC_BYPASS_w,
  d2l_NVDLA_CDP_D_FUNC_BYPASS_we,
  d2l_NVDLA_CDP_D_FUNC_BYPASS_re,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we,
  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re,
  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w,
  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we,
  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re,
  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w,
  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we,
  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re,
  d2l_NVDLA_CDP_D_DST_DMA_CFG_w,
  d2l_NVDLA_CDP_D_DST_DMA_CFG_we,
  d2l_NVDLA_CDP_D_DST_DMA_CFG_re,
  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w,
  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we,
  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re,
  d2l_NVDLA_CDP_D_DATA_FORMAT_w,
  d2l_NVDLA_CDP_D_DATA_FORMAT_we,
  d2l_NVDLA_CDP_D_DATA_FORMAT_re,
  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_CDP_D_LRN_CFG_w,
  d2l_NVDLA_CDP_D_LRN_CFG_we,
  d2l_NVDLA_CDP_D_LRN_CFG_re,
  d2l_NVDLA_CDP_D_DATIN_OFFSET_w,
  d2l_NVDLA_CDP_D_DATIN_OFFSET_we,
  d2l_NVDLA_CDP_D_DATIN_OFFSET_re,
  d2l_NVDLA_CDP_D_DATIN_SCALE_w,
  d2l_NVDLA_CDP_D_DATIN_SCALE_we,
  d2l_NVDLA_CDP_D_DATIN_SCALE_re,
  d2l_NVDLA_CDP_D_DATIN_SHIFTER_w,
  d2l_NVDLA_CDP_D_DATIN_SHIFTER_we,
  d2l_NVDLA_CDP_D_DATIN_SHIFTER_re,
  d2l_NVDLA_CDP_D_DATOUT_OFFSET_w,
  d2l_NVDLA_CDP_D_DATOUT_OFFSET_we,
  d2l_NVDLA_CDP_D_DATOUT_OFFSET_re,
  d2l_NVDLA_CDP_D_DATOUT_SCALE_w,
  d2l_NVDLA_CDP_D_DATOUT_SCALE_we,
  d2l_NVDLA_CDP_D_DATOUT_SCALE_re,
  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w,
  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we,
  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re,
  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w,
  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we,
  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re,
  d2l_NVDLA_CDP_D_INF_INPUT_NUM_w,
  d2l_NVDLA_CDP_D_INF_INPUT_NUM_we,
  d2l_NVDLA_CDP_D_INF_INPUT_NUM_re,
  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w,
  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we,
  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re,
  d2l_NVDLA_CDP_D_OUT_SATURATION_w,
  d2l_NVDLA_CDP_D_OUT_SATURATION_we,
  d2l_NVDLA_CDP_D_OUT_SATURATION_re,
  d2l_NVDLA_CDP_D_PERF_ENABLE_w,
  d2l_NVDLA_CDP_D_PERF_ENABLE_we,
  d2l_NVDLA_CDP_D_PERF_ENABLE_re,
  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w,
  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we,
  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re,
  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w,
  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we,
  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re,
  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w,
  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we,
  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re,
  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w,
  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we,
  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re,
  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w,
  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we,
  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re,
  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w,
  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we,
  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re,
  d2l_NVDLA_CDP_D_CYA_w,
  d2l_NVDLA_CDP_D_CYA_we,
  d2l_NVDLA_CDP_D_CYA_re,
  d2l_NVDLA_GEC_FEATURE_w,
  d2l_NVDLA_GEC_FEATURE_we,
  d2l_NVDLA_GEC_FEATURE_re,
  d2l_NVDLA_GEC_SWRESET_w,
  d2l_NVDLA_GEC_SWRESET_we,
  d2l_NVDLA_GEC_SWRESET_re,
  d2l_NVDLA_GEC_MISSIONERR_TYPE_w,
  d2l_NVDLA_GEC_MISSIONERR_TYPE_we,
  d2l_NVDLA_GEC_MISSIONERR_TYPE_re,
  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w,
  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we,
  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re,
  d2l_NVDLA_GEC_MISSIONERR_INDEX_w,
  d2l_NVDLA_GEC_MISSIONERR_INDEX_we,
  d2l_NVDLA_GEC_MISSIONERR_INDEX_re,
  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w,
  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we,
  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re,
  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w,
  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we,
  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we,
  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w,
  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we,
  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w,
  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we,
  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we,
  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we,
  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we,
  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re,
  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w,
  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we,
  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we,
  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we,
  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re,
  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w,
  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we,
  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re,
  d2l_NVDLA_CVIF_STATUS_w,
  d2l_NVDLA_CVIF_STATUS_we,
  d2l_NVDLA_CVIF_STATUS_re,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we,
  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we,
  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re,
  d2l_NVDLA_BDMA_CFG_LINE_w,
  d2l_NVDLA_BDMA_CFG_LINE_we,
  d2l_NVDLA_BDMA_CFG_LINE_re,
  d2l_NVDLA_BDMA_CFG_CMD_w,
  d2l_NVDLA_BDMA_CFG_CMD_we,
  d2l_NVDLA_BDMA_CFG_CMD_re,
  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w,
  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we,
  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re,
  d2l_NVDLA_BDMA_CFG_SRC_LINE_w,
  d2l_NVDLA_BDMA_CFG_SRC_LINE_we,
  d2l_NVDLA_BDMA_CFG_SRC_LINE_re,
  d2l_NVDLA_BDMA_CFG_DST_LINE_w,
  d2l_NVDLA_BDMA_CFG_DST_LINE_we,
  d2l_NVDLA_BDMA_CFG_DST_LINE_re,
  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w,
  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we,
  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re,
  d2l_NVDLA_BDMA_CFG_SRC_SURF_w,
  d2l_NVDLA_BDMA_CFG_SRC_SURF_we,
  d2l_NVDLA_BDMA_CFG_SRC_SURF_re,
  d2l_NVDLA_BDMA_CFG_DST_SURF_w,
  d2l_NVDLA_BDMA_CFG_DST_SURF_we,
  d2l_NVDLA_BDMA_CFG_DST_SURF_re,
  d2l_NVDLA_BDMA_CFG_OP_w,
  d2l_NVDLA_BDMA_CFG_OP_we,
  d2l_NVDLA_BDMA_CFG_OP_re,
  d2l_NVDLA_BDMA_CFG_LAUNCH0_w,
  d2l_NVDLA_BDMA_CFG_LAUNCH0_we,
  d2l_NVDLA_BDMA_CFG_LAUNCH0_re,
  d2l_NVDLA_BDMA_CFG_LAUNCH1_w,
  d2l_NVDLA_BDMA_CFG_LAUNCH1_we,
  d2l_NVDLA_BDMA_CFG_LAUNCH1_re,
  d2l_NVDLA_BDMA_CFG_STATUS_w,
  d2l_NVDLA_BDMA_CFG_STATUS_we,
  d2l_NVDLA_BDMA_CFG_STATUS_re,
  d2l_NVDLA_BDMA_STATUS_w,
  d2l_NVDLA_BDMA_STATUS_we,
  d2l_NVDLA_BDMA_STATUS_re,
  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re,
  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re,
  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re,
  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w,
  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we,
  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re,
  d2l_NVDLA_RBK_S_STATUS_w,
  d2l_NVDLA_RBK_S_STATUS_we,
  d2l_NVDLA_RBK_S_STATUS_re,
  d2l_NVDLA_RBK_S_POINTER_w,
  d2l_NVDLA_RBK_S_POINTER_we,
  d2l_NVDLA_RBK_S_POINTER_re,
  d2l_NVDLA_RBK_D_OP_ENABLE_w,
  d2l_NVDLA_RBK_D_OP_ENABLE_we,
  d2l_NVDLA_RBK_D_OP_ENABLE_re,
  d2l_NVDLA_RBK_D_MISC_CFG_w,
  d2l_NVDLA_RBK_D_MISC_CFG_we,
  d2l_NVDLA_RBK_D_MISC_CFG_re,
  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w,
  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we,
  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we,
  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re,
  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w,
  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we,
  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re,
  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w,
  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we,
  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re,
  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w,
  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we,
  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re,
  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w,
  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we,
  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re,
  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w,
  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we,
  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re,
  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w,
  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we,
  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re,
  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w,
  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we,
  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we,
  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re,
  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w,
  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we,
  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we,
  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re,
  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w,
  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we,
  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re,
  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w,
  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we,
  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re,
  d2l_NVDLA_RBK_D_DECONV_STRIDE_w,
  d2l_NVDLA_RBK_D_DECONV_STRIDE_we,
  d2l_NVDLA_RBK_D_DECONV_STRIDE_re,
  d2l_NVDLA_RBK_D_PERF_ENABLE_w,
  d2l_NVDLA_RBK_D_PERF_ENABLE_we,
  d2l_NVDLA_RBK_D_PERF_ENABLE_re,
  d2l_NVDLA_RBK_D_PERF_READ_STALL_w,
  d2l_NVDLA_RBK_D_PERF_READ_STALL_we,
  d2l_NVDLA_RBK_D_PERF_READ_STALL_re,
  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w,
  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we,
  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  input     [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  input     [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  input     [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  input     [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  input     [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r;
  input     [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r;
  input     [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r;
  input     [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r;
  input     [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r;
  input     [31:0] l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r;
  input     [31:0] l2d_NVDLA_MCIF_STATUS_r;
  input     [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  input     [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  input     [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  input     [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  input     [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  input     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  input     [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  input     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  input     [31:0] l2d_NVDLA_CSC_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CSC_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CSC_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CSC_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_CSC_D_DATAIN_FORMAT_r;
  input     [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r;
  input     [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r;
  input     [31:0] l2d_NVDLA_CSC_D_BATCH_NUMBER_r;
  input     [31:0] l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r;
  input     [31:0] l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r;
  input     [31:0] l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r;
  input     [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r;
  input     [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r;
  input     [31:0] l2d_NVDLA_CSC_D_WEIGHT_BYTES_r;
  input     [31:0] l2d_NVDLA_CSC_D_WMB_BYTES_r;
  input     [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r;
  input     [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r;
  input     [31:0] l2d_NVDLA_CSC_D_ATOMICS_r;
  input     [31:0] l2d_NVDLA_CSC_D_RELEASE_r;
  input     [31:0] l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r;
  input     [31:0] l2d_NVDLA_CSC_D_DILATION_EXT_r;
  input     [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_r;
  input     [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r;
  input     [31:0] l2d_NVDLA_CSC_D_BANK_r;
  input     [31:0] l2d_NVDLA_CSC_D_PRA_CFG_r;
  input     [31:0] l2d_NVDLA_CSC_D_CYA_r;
  input     [31:0] l2d_NVDLA_CMAC_A_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CMAC_A_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CMAC_A_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CMAC_A_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_CMAC_B_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CMAC_B_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CMAC_B_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CMAC_B_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_CACC_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CACC_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CACC_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CACC_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r;
  input     [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r;
  input     [31:0] l2d_NVDLA_CACC_D_DATAOUT_ADDR_r;
  input     [31:0] l2d_NVDLA_CACC_D_BATCH_NUMBER_r;
  input     [31:0] l2d_NVDLA_CACC_D_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CACC_D_SURF_STRIDE_r;
  input     [31:0] l2d_NVDLA_CACC_D_DATAOUT_MAP_r;
  input     [31:0] l2d_NVDLA_CACC_D_CLIP_CFG_r;
  input     [31:0] l2d_NVDLA_CACC_D_OUT_SATURATION_r;
  input     [31:0] l2d_NVDLA_CACC_D_CYA_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_S_STATUS_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_S_POINTER_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r;
  input     [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r;
  input     [31:0] l2d_NVDLA_SDP_S_STATUS_r;
  input     [31:0] l2d_NVDLA_SDP_S_POINTER_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_INFO_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LE_START_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LE_END_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LO_START_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LO_END_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r;
  input     [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r;
  input     [31:0] l2d_NVDLA_SDP_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r;
  input     [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r;
  input     [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r;
  input     [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BS_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BN_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r;
  input     [31:0] l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DST_DMA_CFG_r;
  input     [31:0] l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r;
  input     [31:0] l2d_NVDLA_SDP_D_DATA_FORMAT_r;
  input     [31:0] l2d_NVDLA_SDP_D_CVT_OFFSET_r;
  input     [31:0] l2d_NVDLA_SDP_D_CVT_SCALE_r;
  input     [31:0] l2d_NVDLA_SDP_D_CVT_SHIFT_r;
  input     [31:0] l2d_NVDLA_SDP_D_STATUS_r;
  input     [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r;
  input     [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_S_STATUS_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_S_POINTER_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r;
  input     [31:0] l2d_NVDLA_PDP_RDMA_D_CYA_r;
  input     [31:0] l2d_NVDLA_PDP_S_STATUS_r;
  input     [31:0] l2d_NVDLA_PDP_S_POINTER_r;
  input     [31:0] l2d_NVDLA_PDP_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r;
  input     [31:0] l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r;
  input     [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r;
  input     [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r;
  input     [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_PDP_D_DST_RAM_CFG_r;
  input     [31:0] l2d_NVDLA_PDP_D_DATA_FORMAT_r;
  input     [31:0] l2d_NVDLA_PDP_D_INF_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r;
  input     [31:0] l2d_NVDLA_PDP_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r;
  input     [31:0] l2d_NVDLA_PDP_D_CYA_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r;
  input     [31:0] l2d_NVDLA_CDP_RDMA_D_CYA_r;
  input     [31:0] l2d_NVDLA_CDP_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CDP_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_CFG_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_INFO_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r;
  input     [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r;
  input     [31:0] l2d_NVDLA_CDP_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDP_D_FUNC_BYPASS_r;
  input     [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDP_D_DST_DMA_CFG_r;
  input     [31:0] l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATA_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r;
  input     [31:0] l2d_NVDLA_CDP_D_LRN_CFG_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATIN_OFFSET_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATIN_SCALE_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATIN_SHIFTER_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATOUT_OFFSET_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATOUT_SCALE_r;
  input     [31:0] l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r;
  input     [31:0] l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_CDP_D_INF_INPUT_NUM_r;
  input     [31:0] l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r;
  input     [31:0] l2d_NVDLA_CDP_D_OUT_SATURATION_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r;
  input     [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r;
  input     [31:0] l2d_NVDLA_CDP_D_CYA_r;
  input     [31:0] l2d_NVDLA_GEC_FEATURE_r;
  input     [31:0] l2d_NVDLA_GEC_SWRESET_r;
  input     [31:0] l2d_NVDLA_GEC_MISSIONERR_TYPE_r;
  input     [31:0] l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r;
  input     [31:0] l2d_NVDLA_GEC_MISSIONERR_INDEX_r;
  input     [31:0] l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r;
  input     [31:0] l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r;
  input     [31:0] l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r;
  input     [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r;
  input     [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r;
  input     [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r;
  input     [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r;
  input     [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r;
  input     [31:0] l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r;
  input     [31:0] l2d_NVDLA_CVIF_STATUS_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_LINE_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_CMD_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_SRC_LINE_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_DST_LINE_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_SRC_SURF_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_DST_SURF_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_OP_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH0_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH1_r;
  input     [31:0] l2d_NVDLA_BDMA_CFG_STATUS_r;
  input     [31:0] l2d_NVDLA_BDMA_STATUS_r;
  input     [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r;
  input     [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r;
  input     [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r;
  input     [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r;
  input     [31:0] l2d_NVDLA_RBK_S_STATUS_r;
  input     [31:0] l2d_NVDLA_RBK_S_POINTER_r;
  input     [31:0] l2d_NVDLA_RBK_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_RBK_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r;
  input     [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r;
  input     [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_DECONV_STRIDE_r;
  input     [31:0] l2d_NVDLA_RBK_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_RBK_D_PERF_READ_STALL_r;
  input     [31:0] l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r;

  //------- outputs
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  output    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  output    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  output    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  output    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  output     [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  output    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  output    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  output     [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  output    d2l_NVDLA_GLB_S_INTR_MASK_we;
  output    d2l_NVDLA_GLB_S_INTR_MASK_re;
  output     [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  output    d2l_NVDLA_GLB_S_INTR_SET_we;
  output    d2l_NVDLA_GLB_S_INTR_SET_re;
  output     [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  output    d2l_NVDLA_GLB_S_INTR_STATUS_we;
  output    d2l_NVDLA_GLB_S_INTR_STATUS_re;
  output     [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w;
  output    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we;
  output    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re;
  output     [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w;
  output    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we;
  output    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re;
  output     [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w;
  output    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we;
  output    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re;
  output     [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w;
  output    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we;
  output    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re;
  output     [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w;
  output    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we;
  output    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re;
  output     [31:0] d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w;
  output    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we;
  output    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re;
  output     [31:0] d2l_NVDLA_MCIF_STATUS_w;
  output    d2l_NVDLA_MCIF_STATUS_we;
  output    d2l_NVDLA_MCIF_STATUS_re;
  output     [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  output    d2l_NVDLA_CDMA_S_STATUS_we;
  output    d2l_NVDLA_CDMA_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  output    d2l_NVDLA_CDMA_S_POINTER_we;
  output    d2l_NVDLA_CDMA_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  output    d2l_NVDLA_CDMA_S_ARBITER_we;
  output    d2l_NVDLA_CDMA_S_ARBITER_re;
  output     [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  output    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  output    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  output     [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  output    d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  output    d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  output    d2l_NVDLA_CDMA_D_MISC_CFG_we;
  output    d2l_NVDLA_CDMA_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  output    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  output    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  output    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  output    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  output    d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  output    d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  output     [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  output    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  output    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  output    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  output    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  output    d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  output    d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  output     [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  output    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  output    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  output    d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  output    d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  output    d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  output    d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  output    d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  output    d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  output    d2l_NVDLA_CDMA_D_CVT_CFG_we;
  output    d2l_NVDLA_CDMA_D_CVT_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  output    d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  output    d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  output    d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  output    d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  output     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  output    d2l_NVDLA_CDMA_D_BANK_we;
  output    d2l_NVDLA_CDMA_D_BANK_re;
  output     [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  output    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  output    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  output     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  output    d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  output    d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  output    d2l_NVDLA_CDMA_D_CYA_we;
  output    d2l_NVDLA_CDMA_D_CYA_re;
  output     [31:0] d2l_NVDLA_CSC_S_STATUS_w;
  output    d2l_NVDLA_CSC_S_STATUS_we;
  output    d2l_NVDLA_CSC_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CSC_S_POINTER_w;
  output    d2l_NVDLA_CSC_S_POINTER_we;
  output    d2l_NVDLA_CSC_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CSC_D_OP_ENABLE_w;
  output    d2l_NVDLA_CSC_D_OP_ENABLE_we;
  output    d2l_NVDLA_CSC_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CSC_D_MISC_CFG_w;
  output    d2l_NVDLA_CSC_D_MISC_CFG_we;
  output    d2l_NVDLA_CSC_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_CSC_D_DATAIN_FORMAT_w;
  output    d2l_NVDLA_CSC_D_DATAIN_FORMAT_we;
  output    d2l_NVDLA_CSC_D_DATAIN_FORMAT_re;
  output     [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w;
  output    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we;
  output    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re;
  output     [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w;
  output    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we;
  output    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re;
  output     [31:0] d2l_NVDLA_CSC_D_BATCH_NUMBER_w;
  output    d2l_NVDLA_CSC_D_BATCH_NUMBER_we;
  output    d2l_NVDLA_CSC_D_BATCH_NUMBER_re;
  output     [31:0] d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w;
  output    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we;
  output    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re;
  output     [31:0] d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w;
  output    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we;
  output    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re;
  output     [31:0] d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w;
  output    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we;
  output    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re;
  output     [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w;
  output    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we;
  output    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re;
  output     [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w;
  output    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we;
  output    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re;
  output     [31:0] d2l_NVDLA_CSC_D_WEIGHT_BYTES_w;
  output    d2l_NVDLA_CSC_D_WEIGHT_BYTES_we;
  output    d2l_NVDLA_CSC_D_WEIGHT_BYTES_re;
  output     [31:0] d2l_NVDLA_CSC_D_WMB_BYTES_w;
  output    d2l_NVDLA_CSC_D_WMB_BYTES_we;
  output    d2l_NVDLA_CSC_D_WMB_BYTES_re;
  output     [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w;
  output    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we;
  output    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re;
  output     [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w;
  output    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we;
  output    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re;
  output     [31:0] d2l_NVDLA_CSC_D_ATOMICS_w;
  output    d2l_NVDLA_CSC_D_ATOMICS_we;
  output    d2l_NVDLA_CSC_D_ATOMICS_re;
  output     [31:0] d2l_NVDLA_CSC_D_RELEASE_w;
  output    d2l_NVDLA_CSC_D_RELEASE_we;
  output    d2l_NVDLA_CSC_D_RELEASE_re;
  output     [31:0] d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w;
  output    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we;
  output    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re;
  output     [31:0] d2l_NVDLA_CSC_D_DILATION_EXT_w;
  output    d2l_NVDLA_CSC_D_DILATION_EXT_we;
  output    d2l_NVDLA_CSC_D_DILATION_EXT_re;
  output     [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_w;
  output    d2l_NVDLA_CSC_D_ZERO_PADDING_we;
  output    d2l_NVDLA_CSC_D_ZERO_PADDING_re;
  output     [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w;
  output    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we;
  output    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re;
  output     [31:0] d2l_NVDLA_CSC_D_BANK_w;
  output    d2l_NVDLA_CSC_D_BANK_we;
  output    d2l_NVDLA_CSC_D_BANK_re;
  output     [31:0] d2l_NVDLA_CSC_D_PRA_CFG_w;
  output    d2l_NVDLA_CSC_D_PRA_CFG_we;
  output    d2l_NVDLA_CSC_D_PRA_CFG_re;
  output     [31:0] d2l_NVDLA_CSC_D_CYA_w;
  output    d2l_NVDLA_CSC_D_CYA_we;
  output    d2l_NVDLA_CSC_D_CYA_re;
  output     [31:0] d2l_NVDLA_CMAC_A_S_STATUS_w;
  output    d2l_NVDLA_CMAC_A_S_STATUS_we;
  output    d2l_NVDLA_CMAC_A_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CMAC_A_S_POINTER_w;
  output    d2l_NVDLA_CMAC_A_S_POINTER_we;
  output    d2l_NVDLA_CMAC_A_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CMAC_A_D_OP_ENABLE_w;
  output    d2l_NVDLA_CMAC_A_D_OP_ENABLE_we;
  output    d2l_NVDLA_CMAC_A_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CMAC_A_D_MISC_CFG_w;
  output    d2l_NVDLA_CMAC_A_D_MISC_CFG_we;
  output    d2l_NVDLA_CMAC_A_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_CMAC_B_S_STATUS_w;
  output    d2l_NVDLA_CMAC_B_S_STATUS_we;
  output    d2l_NVDLA_CMAC_B_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CMAC_B_S_POINTER_w;
  output    d2l_NVDLA_CMAC_B_S_POINTER_we;
  output    d2l_NVDLA_CMAC_B_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CMAC_B_D_OP_ENABLE_w;
  output    d2l_NVDLA_CMAC_B_D_OP_ENABLE_we;
  output    d2l_NVDLA_CMAC_B_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CMAC_B_D_MISC_CFG_w;
  output    d2l_NVDLA_CMAC_B_D_MISC_CFG_we;
  output    d2l_NVDLA_CMAC_B_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_CACC_S_STATUS_w;
  output    d2l_NVDLA_CACC_S_STATUS_we;
  output    d2l_NVDLA_CACC_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CACC_S_POINTER_w;
  output    d2l_NVDLA_CACC_S_POINTER_we;
  output    d2l_NVDLA_CACC_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CACC_D_OP_ENABLE_w;
  output    d2l_NVDLA_CACC_D_OP_ENABLE_we;
  output    d2l_NVDLA_CACC_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CACC_D_MISC_CFG_w;
  output    d2l_NVDLA_CACC_D_MISC_CFG_we;
  output    d2l_NVDLA_CACC_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w;
  output    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we;
  output    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re;
  output     [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w;
  output    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we;
  output    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re;
  output     [31:0] d2l_NVDLA_CACC_D_DATAOUT_ADDR_w;
  output    d2l_NVDLA_CACC_D_DATAOUT_ADDR_we;
  output    d2l_NVDLA_CACC_D_DATAOUT_ADDR_re;
  output     [31:0] d2l_NVDLA_CACC_D_BATCH_NUMBER_w;
  output    d2l_NVDLA_CACC_D_BATCH_NUMBER_we;
  output    d2l_NVDLA_CACC_D_BATCH_NUMBER_re;
  output     [31:0] d2l_NVDLA_CACC_D_LINE_STRIDE_w;
  output    d2l_NVDLA_CACC_D_LINE_STRIDE_we;
  output    d2l_NVDLA_CACC_D_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CACC_D_SURF_STRIDE_w;
  output    d2l_NVDLA_CACC_D_SURF_STRIDE_we;
  output    d2l_NVDLA_CACC_D_SURF_STRIDE_re;
  output     [31:0] d2l_NVDLA_CACC_D_DATAOUT_MAP_w;
  output    d2l_NVDLA_CACC_D_DATAOUT_MAP_we;
  output    d2l_NVDLA_CACC_D_DATAOUT_MAP_re;
  output     [31:0] d2l_NVDLA_CACC_D_CLIP_CFG_w;
  output    d2l_NVDLA_CACC_D_CLIP_CFG_we;
  output    d2l_NVDLA_CACC_D_CLIP_CFG_re;
  output     [31:0] d2l_NVDLA_CACC_D_OUT_SATURATION_w;
  output    d2l_NVDLA_CACC_D_OUT_SATURATION_we;
  output    d2l_NVDLA_CACC_D_OUT_SATURATION_re;
  output     [31:0] d2l_NVDLA_CACC_D_CYA_w;
  output    d2l_NVDLA_CACC_D_CYA_we;
  output    d2l_NVDLA_CACC_D_CYA_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_S_STATUS_w;
  output    d2l_NVDLA_SDP_RDMA_S_STATUS_we;
  output    d2l_NVDLA_SDP_RDMA_S_STATUS_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_S_POINTER_w;
  output    d2l_NVDLA_SDP_RDMA_S_POINTER_we;
  output    d2l_NVDLA_SDP_RDMA_S_POINTER_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w;
  output    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we;
  output    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w;
  output    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we;
  output    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  output    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  output    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  output    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  output    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w;
  output    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we;
  output    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w;
  output    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we;
  output    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w;
  output    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we;
  output    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w;
  output    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we;
  output    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w;
  output    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we;
  output    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we;
  output    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w;
  output    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we;
  output    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w;
  output    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we;
  output    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re;
  output     [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we;
  output    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re;
  output     [31:0] d2l_NVDLA_SDP_S_STATUS_w;
  output    d2l_NVDLA_SDP_S_STATUS_we;
  output    d2l_NVDLA_SDP_S_STATUS_re;
  output     [31:0] d2l_NVDLA_SDP_S_POINTER_w;
  output    d2l_NVDLA_SDP_S_POINTER_we;
  output    d2l_NVDLA_SDP_S_POINTER_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w;
  output    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we;
  output    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w;
  output    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we;
  output    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_CFG_w;
  output    d2l_NVDLA_SDP_S_LUT_CFG_we;
  output    d2l_NVDLA_SDP_S_LUT_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_INFO_w;
  output    d2l_NVDLA_SDP_S_LUT_INFO_we;
  output    d2l_NVDLA_SDP_S_LUT_INFO_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LE_START_w;
  output    d2l_NVDLA_SDP_S_LUT_LE_START_we;
  output    d2l_NVDLA_SDP_S_LUT_LE_START_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LE_END_w;
  output    d2l_NVDLA_SDP_S_LUT_LE_END_we;
  output    d2l_NVDLA_SDP_S_LUT_LE_END_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LO_START_w;
  output    d2l_NVDLA_SDP_S_LUT_LO_START_we;
  output    d2l_NVDLA_SDP_S_LUT_LO_START_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LO_END_w;
  output    d2l_NVDLA_SDP_S_LUT_LO_END_we;
  output    d2l_NVDLA_SDP_S_LUT_LO_END_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w;
  output    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we;
  output    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w;
  output    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we;
  output    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w;
  output    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we;
  output    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re;
  output     [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w;
  output    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we;
  output    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re;
  output     [31:0] d2l_NVDLA_SDP_D_OP_ENABLE_w;
  output    d2l_NVDLA_SDP_D_OP_ENABLE_we;
  output    d2l_NVDLA_SDP_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w;
  output    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we;
  output    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re;
  output     [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w;
  output    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we;
  output    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re;
  output     [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w;
  output    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we;
  output    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re;
  output     [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w;
  output    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we;
  output    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w;
  output    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we;
  output    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BS_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_BS_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_BS_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BN_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_BN_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_BN_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_EW_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_EW_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w;
  output    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we;
  output    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re;
  output     [31:0] d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w;
  output    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we;
  output    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DST_DMA_CFG_w;
  output    d2l_NVDLA_SDP_D_DST_DMA_CFG_we;
  output    d2l_NVDLA_SDP_D_DST_DMA_CFG_re;
  output     [31:0] d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w;
  output    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we;
  output    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re;
  output     [31:0] d2l_NVDLA_SDP_D_DATA_FORMAT_w;
  output    d2l_NVDLA_SDP_D_DATA_FORMAT_we;
  output    d2l_NVDLA_SDP_D_DATA_FORMAT_re;
  output     [31:0] d2l_NVDLA_SDP_D_CVT_OFFSET_w;
  output    d2l_NVDLA_SDP_D_CVT_OFFSET_we;
  output    d2l_NVDLA_SDP_D_CVT_OFFSET_re;
  output     [31:0] d2l_NVDLA_SDP_D_CVT_SCALE_w;
  output    d2l_NVDLA_SDP_D_CVT_SCALE_we;
  output    d2l_NVDLA_SDP_D_CVT_SCALE_re;
  output     [31:0] d2l_NVDLA_SDP_D_CVT_SHIFT_w;
  output    d2l_NVDLA_SDP_D_CVT_SHIFT_we;
  output    d2l_NVDLA_SDP_D_CVT_SHIFT_re;
  output     [31:0] d2l_NVDLA_SDP_D_STATUS_w;
  output    d2l_NVDLA_SDP_D_STATUS_we;
  output    d2l_NVDLA_SDP_D_STATUS_re;
  output     [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w;
  output    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we;
  output    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w;
  output    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we;
  output    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w;
  output    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we;
  output    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_ENABLE_w;
  output    d2l_NVDLA_SDP_D_PERF_ENABLE_we;
  output    d2l_NVDLA_SDP_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w;
  output    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we;
  output    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w;
  output    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we;
  output    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w;
  output    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we;
  output    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w;
  output    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we;
  output    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w;
  output    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we;
  output    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w;
  output    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we;
  output    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re;
  output     [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w;
  output    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we;
  output    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_S_STATUS_w;
  output    d2l_NVDLA_PDP_RDMA_S_STATUS_we;
  output    d2l_NVDLA_PDP_RDMA_S_STATUS_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_S_POINTER_w;
  output    d2l_NVDLA_PDP_RDMA_S_POINTER_we;
  output    d2l_NVDLA_PDP_RDMA_S_POINTER_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w;
  output    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we;
  output    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w;
  output    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we;
  output    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we;
  output    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we;
  output    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w;
  output    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we;
  output    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w;
  output    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we;
  output    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w;
  output    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we;
  output    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w;
  output    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we;
  output    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w;
  output    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we;
  output    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w;
  output    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we;
  output    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re;
  output     [31:0] d2l_NVDLA_PDP_RDMA_D_CYA_w;
  output    d2l_NVDLA_PDP_RDMA_D_CYA_we;
  output    d2l_NVDLA_PDP_RDMA_D_CYA_re;
  output     [31:0] d2l_NVDLA_PDP_S_STATUS_w;
  output    d2l_NVDLA_PDP_S_STATUS_we;
  output    d2l_NVDLA_PDP_S_STATUS_re;
  output     [31:0] d2l_NVDLA_PDP_S_POINTER_w;
  output    d2l_NVDLA_PDP_S_POINTER_we;
  output    d2l_NVDLA_PDP_S_POINTER_re;
  output     [31:0] d2l_NVDLA_PDP_D_OP_ENABLE_w;
  output    d2l_NVDLA_PDP_D_OP_ENABLE_we;
  output    d2l_NVDLA_PDP_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we;
  output    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re;
  output     [31:0] d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w;
  output    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we;
  output    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w;
  output    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we;
  output    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re;
  output     [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w;
  output    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we;
  output    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re;
  output     [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w;
  output    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we;
  output    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w;
  output    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we;
  output    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re;
  output     [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w;
  output    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we;
  output    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we;
  output    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w;
  output    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we;
  output    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w;
  output    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we;
  output    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w;
  output    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we;
  output    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w;
  output    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we;
  output    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_PDP_D_DST_RAM_CFG_w;
  output    d2l_NVDLA_PDP_D_DST_RAM_CFG_we;
  output    d2l_NVDLA_PDP_D_DST_RAM_CFG_re;
  output     [31:0] d2l_NVDLA_PDP_D_DATA_FORMAT_w;
  output    d2l_NVDLA_PDP_D_DATA_FORMAT_we;
  output    d2l_NVDLA_PDP_D_DATA_FORMAT_re;
  output     [31:0] d2l_NVDLA_PDP_D_INF_INPUT_NUM_w;
  output    d2l_NVDLA_PDP_D_INF_INPUT_NUM_we;
  output    d2l_NVDLA_PDP_D_INF_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w;
  output    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we;
  output    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w;
  output    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we;
  output    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re;
  output     [31:0] d2l_NVDLA_PDP_D_PERF_ENABLE_w;
  output    d2l_NVDLA_PDP_D_PERF_ENABLE_we;
  output    d2l_NVDLA_PDP_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w;
  output    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we;
  output    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re;
  output     [31:0] d2l_NVDLA_PDP_D_CYA_w;
  output    d2l_NVDLA_PDP_D_CYA_we;
  output    d2l_NVDLA_PDP_D_CYA_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_S_STATUS_w;
  output    d2l_NVDLA_CDP_RDMA_S_STATUS_we;
  output    d2l_NVDLA_CDP_RDMA_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_S_POINTER_w;
  output    d2l_NVDLA_CDP_RDMA_S_POINTER_we;
  output    d2l_NVDLA_CDP_RDMA_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w;
  output    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we;
  output    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we;
  output    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w;
  output    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we;
  output    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we;
  output    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w;
  output    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we;
  output    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w;
  output    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we;
  output    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re;
  output     [31:0] d2l_NVDLA_CDP_RDMA_D_CYA_w;
  output    d2l_NVDLA_CDP_RDMA_D_CYA_we;
  output    d2l_NVDLA_CDP_RDMA_D_CYA_re;
  output     [31:0] d2l_NVDLA_CDP_S_STATUS_w;
  output    d2l_NVDLA_CDP_S_STATUS_we;
  output    d2l_NVDLA_CDP_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CDP_S_POINTER_w;
  output    d2l_NVDLA_CDP_S_POINTER_we;
  output    d2l_NVDLA_CDP_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w;
  output    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we;
  output    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w;
  output    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we;
  output    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_CFG_w;
  output    d2l_NVDLA_CDP_S_LUT_CFG_we;
  output    d2l_NVDLA_CDP_S_LUT_CFG_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_INFO_w;
  output    d2l_NVDLA_CDP_S_LUT_INFO_we;
  output    d2l_NVDLA_CDP_S_LUT_INFO_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w;
  output    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we;
  output    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w;
  output    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we;
  output    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w;
  output    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we;
  output    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w;
  output    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we;
  output    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w;
  output    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we;
  output    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w;
  output    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we;
  output    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w;
  output    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we;
  output    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w;
  output    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we;
  output    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w;
  output    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we;
  output    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w;
  output    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we;
  output    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w;
  output    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we;
  output    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re;
  output     [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w;
  output    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we;
  output    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re;
  output     [31:0] d2l_NVDLA_CDP_D_OP_ENABLE_w;
  output    d2l_NVDLA_CDP_D_OP_ENABLE_we;
  output    d2l_NVDLA_CDP_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDP_D_FUNC_BYPASS_w;
  output    d2l_NVDLA_CDP_D_FUNC_BYPASS_we;
  output    d2l_NVDLA_CDP_D_FUNC_BYPASS_re;
  output     [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w;
  output    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we;
  output    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w;
  output    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we;
  output    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w;
  output    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we;
  output    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w;
  output    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we;
  output    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDP_D_DST_DMA_CFG_w;
  output    d2l_NVDLA_CDP_D_DST_DMA_CFG_we;
  output    d2l_NVDLA_CDP_D_DST_DMA_CFG_re;
  output     [31:0] d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w;
  output    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we;
  output    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATA_FORMAT_w;
  output    d2l_NVDLA_CDP_D_DATA_FORMAT_we;
  output    d2l_NVDLA_CDP_D_DATA_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w;
  output    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we;
  output    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re;
  output     [31:0] d2l_NVDLA_CDP_D_LRN_CFG_w;
  output    d2l_NVDLA_CDP_D_LRN_CFG_we;
  output    d2l_NVDLA_CDP_D_LRN_CFG_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATIN_OFFSET_w;
  output    d2l_NVDLA_CDP_D_DATIN_OFFSET_we;
  output    d2l_NVDLA_CDP_D_DATIN_OFFSET_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATIN_SCALE_w;
  output    d2l_NVDLA_CDP_D_DATIN_SCALE_we;
  output    d2l_NVDLA_CDP_D_DATIN_SCALE_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATIN_SHIFTER_w;
  output    d2l_NVDLA_CDP_D_DATIN_SHIFTER_we;
  output    d2l_NVDLA_CDP_D_DATIN_SHIFTER_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATOUT_OFFSET_w;
  output    d2l_NVDLA_CDP_D_DATOUT_OFFSET_we;
  output    d2l_NVDLA_CDP_D_DATOUT_OFFSET_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATOUT_SCALE_w;
  output    d2l_NVDLA_CDP_D_DATOUT_SCALE_we;
  output    d2l_NVDLA_CDP_D_DATOUT_SCALE_re;
  output     [31:0] d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w;
  output    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we;
  output    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re;
  output     [31:0] d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w;
  output    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we;
  output    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_CDP_D_INF_INPUT_NUM_w;
  output    d2l_NVDLA_CDP_D_INF_INPUT_NUM_we;
  output    d2l_NVDLA_CDP_D_INF_INPUT_NUM_re;
  output     [31:0] d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w;
  output    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we;
  output    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re;
  output     [31:0] d2l_NVDLA_CDP_D_OUT_SATURATION_w;
  output    d2l_NVDLA_CDP_D_OUT_SATURATION_we;
  output    d2l_NVDLA_CDP_D_OUT_SATURATION_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_ENABLE_w;
  output    d2l_NVDLA_CDP_D_PERF_ENABLE_we;
  output    d2l_NVDLA_CDP_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w;
  output    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we;
  output    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w;
  output    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we;
  output    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w;
  output    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we;
  output    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w;
  output    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we;
  output    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w;
  output    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we;
  output    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re;
  output     [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w;
  output    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we;
  output    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re;
  output     [31:0] d2l_NVDLA_CDP_D_CYA_w;
  output    d2l_NVDLA_CDP_D_CYA_we;
  output    d2l_NVDLA_CDP_D_CYA_re;
  output     [31:0] d2l_NVDLA_GEC_FEATURE_w;
  output    d2l_NVDLA_GEC_FEATURE_we;
  output    d2l_NVDLA_GEC_FEATURE_re;
  output     [31:0] d2l_NVDLA_GEC_SWRESET_w;
  output    d2l_NVDLA_GEC_SWRESET_we;
  output    d2l_NVDLA_GEC_SWRESET_re;
  output     [31:0] d2l_NVDLA_GEC_MISSIONERR_TYPE_w;
  output    d2l_NVDLA_GEC_MISSIONERR_TYPE_we;
  output    d2l_NVDLA_GEC_MISSIONERR_TYPE_re;
  output     [31:0] d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w;
  output    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we;
  output    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re;
  output     [31:0] d2l_NVDLA_GEC_MISSIONERR_INDEX_w;
  output    d2l_NVDLA_GEC_MISSIONERR_INDEX_we;
  output    d2l_NVDLA_GEC_MISSIONERR_INDEX_re;
  output     [31:0] d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w;
  output    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we;
  output    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re;
  output     [31:0] d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w;
  output    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we;
  output    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w;
  output    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we;
  output    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we;
  output    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re;
  output     [31:0] d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w;
  output    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we;
  output    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re;
  output     [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w;
  output    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we;
  output    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re;
  output     [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w;
  output    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we;
  output    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re;
  output     [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w;
  output    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we;
  output    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re;
  output     [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w;
  output    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we;
  output    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re;
  output     [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w;
  output    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we;
  output    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re;
  output     [31:0] d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w;
  output    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we;
  output    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re;
  output     [31:0] d2l_NVDLA_CVIF_STATUS_w;
  output    d2l_NVDLA_CVIF_STATUS_we;
  output    d2l_NVDLA_CVIF_STATUS_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w;
  output    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we;
  output    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w;
  output    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we;
  output    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w;
  output    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we;
  output    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w;
  output    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we;
  output    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_LINE_w;
  output    d2l_NVDLA_BDMA_CFG_LINE_we;
  output    d2l_NVDLA_BDMA_CFG_LINE_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_CMD_w;
  output    d2l_NVDLA_BDMA_CFG_CMD_we;
  output    d2l_NVDLA_BDMA_CFG_CMD_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w;
  output    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we;
  output    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_SRC_LINE_w;
  output    d2l_NVDLA_BDMA_CFG_SRC_LINE_we;
  output    d2l_NVDLA_BDMA_CFG_SRC_LINE_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_DST_LINE_w;
  output    d2l_NVDLA_BDMA_CFG_DST_LINE_we;
  output    d2l_NVDLA_BDMA_CFG_DST_LINE_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w;
  output    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we;
  output    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_SRC_SURF_w;
  output    d2l_NVDLA_BDMA_CFG_SRC_SURF_we;
  output    d2l_NVDLA_BDMA_CFG_SRC_SURF_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_DST_SURF_w;
  output    d2l_NVDLA_BDMA_CFG_DST_SURF_we;
  output    d2l_NVDLA_BDMA_CFG_DST_SURF_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_OP_w;
  output    d2l_NVDLA_BDMA_CFG_OP_we;
  output    d2l_NVDLA_BDMA_CFG_OP_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH0_w;
  output    d2l_NVDLA_BDMA_CFG_LAUNCH0_we;
  output    d2l_NVDLA_BDMA_CFG_LAUNCH0_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH1_w;
  output    d2l_NVDLA_BDMA_CFG_LAUNCH1_we;
  output    d2l_NVDLA_BDMA_CFG_LAUNCH1_re;
  output     [31:0] d2l_NVDLA_BDMA_CFG_STATUS_w;
  output    d2l_NVDLA_BDMA_CFG_STATUS_we;
  output    d2l_NVDLA_BDMA_CFG_STATUS_re;
  output     [31:0] d2l_NVDLA_BDMA_STATUS_w;
  output    d2l_NVDLA_BDMA_STATUS_we;
  output    d2l_NVDLA_BDMA_STATUS_re;
  output     [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w;
  output    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we;
  output    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re;
  output     [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w;
  output    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we;
  output    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re;
  output     [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w;
  output    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we;
  output    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re;
  output     [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w;
  output    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we;
  output    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re;
  output     [31:0] d2l_NVDLA_RBK_S_STATUS_w;
  output    d2l_NVDLA_RBK_S_STATUS_we;
  output    d2l_NVDLA_RBK_S_STATUS_re;
  output     [31:0] d2l_NVDLA_RBK_S_POINTER_w;
  output    d2l_NVDLA_RBK_S_POINTER_we;
  output    d2l_NVDLA_RBK_S_POINTER_re;
  output     [31:0] d2l_NVDLA_RBK_D_OP_ENABLE_w;
  output    d2l_NVDLA_RBK_D_OP_ENABLE_we;
  output    d2l_NVDLA_RBK_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_RBK_D_MISC_CFG_w;
  output    d2l_NVDLA_RBK_D_MISC_CFG_we;
  output    d2l_NVDLA_RBK_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w;
  output    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we;
  output    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w;
  output    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we;
  output    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re;
  output     [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w;
  output    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we;
  output    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w;
  output    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we;
  output    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w;
  output    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we;
  output    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w;
  output    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we;
  output    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w;
  output    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we;
  output    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w;
  output    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we;
  output    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w;
  output    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we;
  output    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w;
  output    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we;
  output    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re;
  output     [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w;
  output    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we;
  output    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_DECONV_STRIDE_w;
  output    d2l_NVDLA_RBK_D_DECONV_STRIDE_we;
  output    d2l_NVDLA_RBK_D_DECONV_STRIDE_re;
  output     [31:0] d2l_NVDLA_RBK_D_PERF_ENABLE_w;
  output    d2l_NVDLA_RBK_D_PERF_ENABLE_we;
  output    d2l_NVDLA_RBK_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_RBK_D_PERF_READ_STALL_w;
  output    d2l_NVDLA_RBK_D_PERF_READ_STALL_we;
  output    d2l_NVDLA_RBK_D_PERF_READ_STALL_re;
  output     [31:0] d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w;
  output    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we;
  output    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re;


  //------- wire defines
  wire   [31:0] pio_dec_write_data;
  wire   [16:2] pio_dec_address;
  wire  pio_dec_read;
  wire  pio_dec_write;
  wire   [39:0] block_sel_addr;
  wire  block_sel;
  wire  leaf_dec_valid_active;
  wire  leaf_dec_wr_dvld_active;
  
  //------- reg defines
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  reg   [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  reg  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  reg  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  reg   [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  reg  d2l_NVDLA_GLB_S_INTR_MASK_we;
  reg  d2l_NVDLA_GLB_S_INTR_MASK_re;
  reg   [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  reg  d2l_NVDLA_GLB_S_INTR_SET_we;
  reg  d2l_NVDLA_GLB_S_INTR_SET_re;
  reg   [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  reg  d2l_NVDLA_GLB_S_INTR_STATUS_we;
  reg  d2l_NVDLA_GLB_S_INTR_STATUS_re;
  reg   [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w;
  reg  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we;
  reg  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re;
  reg   [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w;
  reg  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we;
  reg  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re;
  reg   [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w;
  reg  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we;
  reg  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re;
  reg   [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w;
  reg  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we;
  reg  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re;
  reg   [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w;
  reg  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we;
  reg  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re;
  reg   [31:0] d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w;
  reg  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we;
  reg  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re;
  reg   [31:0] d2l_NVDLA_MCIF_STATUS_w;
  reg  d2l_NVDLA_MCIF_STATUS_we;
  reg  d2l_NVDLA_MCIF_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  reg  d2l_NVDLA_CDMA_S_STATUS_we;
  reg  d2l_NVDLA_CDMA_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  reg  d2l_NVDLA_CDMA_S_POINTER_we;
  reg  d2l_NVDLA_CDMA_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  reg  d2l_NVDLA_CDMA_S_ARBITER_we;
  reg  d2l_NVDLA_CDMA_S_ARBITER_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  reg  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  reg  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  reg  d2l_NVDLA_CDMA_D_MISC_CFG_we;
  reg  d2l_NVDLA_CDMA_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  reg  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  reg  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  reg  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  reg  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  reg  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  reg  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  reg  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  reg  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  reg  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  reg  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  reg  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  reg  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  reg  d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  reg  d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  reg  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  reg  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  reg  d2l_NVDLA_CDMA_D_CVT_CFG_we;
  reg  d2l_NVDLA_CDMA_D_CVT_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  reg  d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  reg  d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  reg  d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  reg  d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  reg  d2l_NVDLA_CDMA_D_BANK_we;
  reg  d2l_NVDLA_CDMA_D_BANK_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  reg  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  reg  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  reg  d2l_NVDLA_CDMA_D_CYA_we;
  reg  d2l_NVDLA_CDMA_D_CYA_re;
  reg   [31:0] d2l_NVDLA_CSC_S_STATUS_w;
  reg  d2l_NVDLA_CSC_S_STATUS_we;
  reg  d2l_NVDLA_CSC_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CSC_S_POINTER_w;
  reg  d2l_NVDLA_CSC_S_POINTER_we;
  reg  d2l_NVDLA_CSC_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CSC_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CSC_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CSC_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CSC_D_MISC_CFG_w;
  reg  d2l_NVDLA_CSC_D_MISC_CFG_we;
  reg  d2l_NVDLA_CSC_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_CSC_D_DATAIN_FORMAT_w;
  reg  d2l_NVDLA_CSC_D_DATAIN_FORMAT_we;
  reg  d2l_NVDLA_CSC_D_DATAIN_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w;
  reg  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we;
  reg  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re;
  reg   [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w;
  reg  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we;
  reg  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re;
  reg   [31:0] d2l_NVDLA_CSC_D_BATCH_NUMBER_w;
  reg  d2l_NVDLA_CSC_D_BATCH_NUMBER_we;
  reg  d2l_NVDLA_CSC_D_BATCH_NUMBER_re;
  reg   [31:0] d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w;
  reg  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we;
  reg  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re;
  reg   [31:0] d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w;
  reg  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we;
  reg  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re;
  reg   [31:0] d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w;
  reg  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we;
  reg  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w;
  reg  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we;
  reg  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re;
  reg   [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w;
  reg  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we;
  reg  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re;
  reg   [31:0] d2l_NVDLA_CSC_D_WEIGHT_BYTES_w;
  reg  d2l_NVDLA_CSC_D_WEIGHT_BYTES_we;
  reg  d2l_NVDLA_CSC_D_WEIGHT_BYTES_re;
  reg   [31:0] d2l_NVDLA_CSC_D_WMB_BYTES_w;
  reg  d2l_NVDLA_CSC_D_WMB_BYTES_we;
  reg  d2l_NVDLA_CSC_D_WMB_BYTES_re;
  reg   [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w;
  reg  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we;
  reg  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w;
  reg  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we;
  reg  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_CSC_D_ATOMICS_w;
  reg  d2l_NVDLA_CSC_D_ATOMICS_we;
  reg  d2l_NVDLA_CSC_D_ATOMICS_re;
  reg   [31:0] d2l_NVDLA_CSC_D_RELEASE_w;
  reg  d2l_NVDLA_CSC_D_RELEASE_we;
  reg  d2l_NVDLA_CSC_D_RELEASE_re;
  reg   [31:0] d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w;
  reg  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we;
  reg  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re;
  reg   [31:0] d2l_NVDLA_CSC_D_DILATION_EXT_w;
  reg  d2l_NVDLA_CSC_D_DILATION_EXT_we;
  reg  d2l_NVDLA_CSC_D_DILATION_EXT_re;
  reg   [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_w;
  reg  d2l_NVDLA_CSC_D_ZERO_PADDING_we;
  reg  d2l_NVDLA_CSC_D_ZERO_PADDING_re;
  reg   [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w;
  reg  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we;
  reg  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re;
  reg   [31:0] d2l_NVDLA_CSC_D_BANK_w;
  reg  d2l_NVDLA_CSC_D_BANK_we;
  reg  d2l_NVDLA_CSC_D_BANK_re;
  reg   [31:0] d2l_NVDLA_CSC_D_PRA_CFG_w;
  reg  d2l_NVDLA_CSC_D_PRA_CFG_we;
  reg  d2l_NVDLA_CSC_D_PRA_CFG_re;
  reg   [31:0] d2l_NVDLA_CSC_D_CYA_w;
  reg  d2l_NVDLA_CSC_D_CYA_we;
  reg  d2l_NVDLA_CSC_D_CYA_re;
  reg   [31:0] d2l_NVDLA_CMAC_A_S_STATUS_w;
  reg  d2l_NVDLA_CMAC_A_S_STATUS_we;
  reg  d2l_NVDLA_CMAC_A_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CMAC_A_S_POINTER_w;
  reg  d2l_NVDLA_CMAC_A_S_POINTER_we;
  reg  d2l_NVDLA_CMAC_A_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CMAC_A_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CMAC_A_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CMAC_A_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CMAC_A_D_MISC_CFG_w;
  reg  d2l_NVDLA_CMAC_A_D_MISC_CFG_we;
  reg  d2l_NVDLA_CMAC_A_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_CMAC_B_S_STATUS_w;
  reg  d2l_NVDLA_CMAC_B_S_STATUS_we;
  reg  d2l_NVDLA_CMAC_B_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CMAC_B_S_POINTER_w;
  reg  d2l_NVDLA_CMAC_B_S_POINTER_we;
  reg  d2l_NVDLA_CMAC_B_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CMAC_B_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CMAC_B_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CMAC_B_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CMAC_B_D_MISC_CFG_w;
  reg  d2l_NVDLA_CMAC_B_D_MISC_CFG_we;
  reg  d2l_NVDLA_CMAC_B_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_CACC_S_STATUS_w;
  reg  d2l_NVDLA_CACC_S_STATUS_we;
  reg  d2l_NVDLA_CACC_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CACC_S_POINTER_w;
  reg  d2l_NVDLA_CACC_S_POINTER_we;
  reg  d2l_NVDLA_CACC_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CACC_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CACC_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CACC_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CACC_D_MISC_CFG_w;
  reg  d2l_NVDLA_CACC_D_MISC_CFG_we;
  reg  d2l_NVDLA_CACC_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w;
  reg  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we;
  reg  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w;
  reg  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we;
  reg  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_CACC_D_DATAOUT_ADDR_w;
  reg  d2l_NVDLA_CACC_D_DATAOUT_ADDR_we;
  reg  d2l_NVDLA_CACC_D_DATAOUT_ADDR_re;
  reg   [31:0] d2l_NVDLA_CACC_D_BATCH_NUMBER_w;
  reg  d2l_NVDLA_CACC_D_BATCH_NUMBER_we;
  reg  d2l_NVDLA_CACC_D_BATCH_NUMBER_re;
  reg   [31:0] d2l_NVDLA_CACC_D_LINE_STRIDE_w;
  reg  d2l_NVDLA_CACC_D_LINE_STRIDE_we;
  reg  d2l_NVDLA_CACC_D_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CACC_D_SURF_STRIDE_w;
  reg  d2l_NVDLA_CACC_D_SURF_STRIDE_we;
  reg  d2l_NVDLA_CACC_D_SURF_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CACC_D_DATAOUT_MAP_w;
  reg  d2l_NVDLA_CACC_D_DATAOUT_MAP_we;
  reg  d2l_NVDLA_CACC_D_DATAOUT_MAP_re;
  reg   [31:0] d2l_NVDLA_CACC_D_CLIP_CFG_w;
  reg  d2l_NVDLA_CACC_D_CLIP_CFG_we;
  reg  d2l_NVDLA_CACC_D_CLIP_CFG_re;
  reg   [31:0] d2l_NVDLA_CACC_D_OUT_SATURATION_w;
  reg  d2l_NVDLA_CACC_D_OUT_SATURATION_we;
  reg  d2l_NVDLA_CACC_D_OUT_SATURATION_re;
  reg   [31:0] d2l_NVDLA_CACC_D_CYA_w;
  reg  d2l_NVDLA_CACC_D_CYA_we;
  reg  d2l_NVDLA_CACC_D_CYA_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_S_STATUS_w;
  reg  d2l_NVDLA_SDP_RDMA_S_STATUS_we;
  reg  d2l_NVDLA_SDP_RDMA_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_S_POINTER_w;
  reg  d2l_NVDLA_SDP_RDMA_S_POINTER_we;
  reg  d2l_NVDLA_SDP_RDMA_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w;
  reg  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we;
  reg  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  reg  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  reg  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  reg  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  reg  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w;
  reg  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we;
  reg  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w;
  reg  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we;
  reg  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w;
  reg  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we;
  reg  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we;
  reg  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w;
  reg  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we;
  reg  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w;
  reg  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we;
  reg  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we;
  reg  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_SDP_S_STATUS_w;
  reg  d2l_NVDLA_SDP_S_STATUS_we;
  reg  d2l_NVDLA_SDP_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_SDP_S_POINTER_w;
  reg  d2l_NVDLA_SDP_S_POINTER_we;
  reg  d2l_NVDLA_SDP_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w;
  reg  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we;
  reg  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w;
  reg  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we;
  reg  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_CFG_w;
  reg  d2l_NVDLA_SDP_S_LUT_CFG_we;
  reg  d2l_NVDLA_SDP_S_LUT_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_INFO_w;
  reg  d2l_NVDLA_SDP_S_LUT_INFO_we;
  reg  d2l_NVDLA_SDP_S_LUT_INFO_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LE_START_w;
  reg  d2l_NVDLA_SDP_S_LUT_LE_START_we;
  reg  d2l_NVDLA_SDP_S_LUT_LE_START_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LE_END_w;
  reg  d2l_NVDLA_SDP_S_LUT_LE_END_we;
  reg  d2l_NVDLA_SDP_S_LUT_LE_END_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LO_START_w;
  reg  d2l_NVDLA_SDP_S_LUT_LO_START_we;
  reg  d2l_NVDLA_SDP_S_LUT_LO_START_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LO_END_w;
  reg  d2l_NVDLA_SDP_S_LUT_LO_END_we;
  reg  d2l_NVDLA_SDP_S_LUT_LO_END_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w;
  reg  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we;
  reg  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w;
  reg  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we;
  reg  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w;
  reg  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we;
  reg  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re;
  reg   [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w;
  reg  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we;
  reg  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re;
  reg   [31:0] d2l_NVDLA_SDP_D_OP_ENABLE_w;
  reg  d2l_NVDLA_SDP_D_OP_ENABLE_we;
  reg  d2l_NVDLA_SDP_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w;
  reg  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we;
  reg  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w;
  reg  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we;
  reg  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w;
  reg  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we;
  reg  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w;
  reg  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we;
  reg  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BS_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_BS_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_BS_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BN_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_BN_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_BN_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w;
  reg  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we;
  reg  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w;
  reg  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we;
  reg  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DST_DMA_CFG_w;
  reg  d2l_NVDLA_SDP_D_DST_DMA_CFG_we;
  reg  d2l_NVDLA_SDP_D_DST_DMA_CFG_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w;
  reg  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we;
  reg  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_DATA_FORMAT_w;
  reg  d2l_NVDLA_SDP_D_DATA_FORMAT_we;
  reg  d2l_NVDLA_SDP_D_DATA_FORMAT_re;
  reg   [31:0] d2l_NVDLA_SDP_D_CVT_OFFSET_w;
  reg  d2l_NVDLA_SDP_D_CVT_OFFSET_we;
  reg  d2l_NVDLA_SDP_D_CVT_OFFSET_re;
  reg   [31:0] d2l_NVDLA_SDP_D_CVT_SCALE_w;
  reg  d2l_NVDLA_SDP_D_CVT_SCALE_we;
  reg  d2l_NVDLA_SDP_D_CVT_SCALE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_CVT_SHIFT_w;
  reg  d2l_NVDLA_SDP_D_CVT_SHIFT_we;
  reg  d2l_NVDLA_SDP_D_CVT_SHIFT_re;
  reg   [31:0] d2l_NVDLA_SDP_D_STATUS_w;
  reg  d2l_NVDLA_SDP_D_STATUS_we;
  reg  d2l_NVDLA_SDP_D_STATUS_re;
  reg   [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w;
  reg  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we;
  reg  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w;
  reg  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we;
  reg  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w;
  reg  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we;
  reg  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_SDP_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_SDP_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w;
  reg  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we;
  reg  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w;
  reg  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we;
  reg  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re;
  reg   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we;
  reg  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_S_STATUS_w;
  reg  d2l_NVDLA_PDP_RDMA_S_STATUS_we;
  reg  d2l_NVDLA_PDP_RDMA_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_S_POINTER_w;
  reg  d2l_NVDLA_PDP_RDMA_S_POINTER_we;
  reg  d2l_NVDLA_PDP_RDMA_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w;
  reg  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we;
  reg  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w;
  reg  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we;
  reg  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we;
  reg  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we;
  reg  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w;
  reg  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we;
  reg  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w;
  reg  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we;
  reg  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w;
  reg  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we;
  reg  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w;
  reg  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we;
  reg  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w;
  reg  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we;
  reg  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_PDP_RDMA_D_CYA_w;
  reg  d2l_NVDLA_PDP_RDMA_D_CYA_we;
  reg  d2l_NVDLA_PDP_RDMA_D_CYA_re;
  reg   [31:0] d2l_NVDLA_PDP_S_STATUS_w;
  reg  d2l_NVDLA_PDP_S_STATUS_we;
  reg  d2l_NVDLA_PDP_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_PDP_S_POINTER_w;
  reg  d2l_NVDLA_PDP_S_POINTER_we;
  reg  d2l_NVDLA_PDP_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_PDP_D_OP_ENABLE_w;
  reg  d2l_NVDLA_PDP_D_OP_ENABLE_we;
  reg  d2l_NVDLA_PDP_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we;
  reg  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re;
  reg   [31:0] d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w;
  reg  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we;
  reg  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w;
  reg  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we;
  reg  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re;
  reg   [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w;
  reg  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we;
  reg  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re;
  reg   [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w;
  reg  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we;
  reg  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w;
  reg  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we;
  reg  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re;
  reg   [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w;
  reg  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we;
  reg  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we;
  reg  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w;
  reg  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we;
  reg  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w;
  reg  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we;
  reg  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DST_RAM_CFG_w;
  reg  d2l_NVDLA_PDP_D_DST_RAM_CFG_we;
  reg  d2l_NVDLA_PDP_D_DST_RAM_CFG_re;
  reg   [31:0] d2l_NVDLA_PDP_D_DATA_FORMAT_w;
  reg  d2l_NVDLA_PDP_D_DATA_FORMAT_we;
  reg  d2l_NVDLA_PDP_D_DATA_FORMAT_re;
  reg   [31:0] d2l_NVDLA_PDP_D_INF_INPUT_NUM_w;
  reg  d2l_NVDLA_PDP_D_INF_INPUT_NUM_we;
  reg  d2l_NVDLA_PDP_D_INF_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w;
  reg  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we;
  reg  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w;
  reg  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we;
  reg  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_PDP_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_PDP_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_PDP_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w;
  reg  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we;
  reg  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re;
  reg   [31:0] d2l_NVDLA_PDP_D_CYA_w;
  reg  d2l_NVDLA_PDP_D_CYA_we;
  reg  d2l_NVDLA_PDP_D_CYA_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_S_STATUS_w;
  reg  d2l_NVDLA_CDP_RDMA_S_STATUS_we;
  reg  d2l_NVDLA_CDP_RDMA_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_S_POINTER_w;
  reg  d2l_NVDLA_CDP_RDMA_S_POINTER_we;
  reg  d2l_NVDLA_CDP_RDMA_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we;
  reg  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w;
  reg  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we;
  reg  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we;
  reg  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w;
  reg  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we;
  reg  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_CDP_RDMA_D_CYA_w;
  reg  d2l_NVDLA_CDP_RDMA_D_CYA_we;
  reg  d2l_NVDLA_CDP_RDMA_D_CYA_re;
  reg   [31:0] d2l_NVDLA_CDP_S_STATUS_w;
  reg  d2l_NVDLA_CDP_S_STATUS_we;
  reg  d2l_NVDLA_CDP_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDP_S_POINTER_w;
  reg  d2l_NVDLA_CDP_S_POINTER_we;
  reg  d2l_NVDLA_CDP_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w;
  reg  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we;
  reg  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w;
  reg  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we;
  reg  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_CFG_w;
  reg  d2l_NVDLA_CDP_S_LUT_CFG_we;
  reg  d2l_NVDLA_CDP_S_LUT_CFG_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_INFO_w;
  reg  d2l_NVDLA_CDP_S_LUT_INFO_we;
  reg  d2l_NVDLA_CDP_S_LUT_INFO_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w;
  reg  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we;
  reg  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w;
  reg  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we;
  reg  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w;
  reg  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we;
  reg  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w;
  reg  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we;
  reg  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w;
  reg  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we;
  reg  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w;
  reg  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we;
  reg  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w;
  reg  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we;
  reg  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w;
  reg  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we;
  reg  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w;
  reg  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we;
  reg  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w;
  reg  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we;
  reg  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w;
  reg  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we;
  reg  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re;
  reg   [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w;
  reg  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we;
  reg  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re;
  reg   [31:0] d2l_NVDLA_CDP_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CDP_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CDP_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDP_D_FUNC_BYPASS_w;
  reg  d2l_NVDLA_CDP_D_FUNC_BYPASS_we;
  reg  d2l_NVDLA_CDP_D_FUNC_BYPASS_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w;
  reg  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we;
  reg  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w;
  reg  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we;
  reg  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w;
  reg  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we;
  reg  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DST_DMA_CFG_w;
  reg  d2l_NVDLA_CDP_D_DST_DMA_CFG_we;
  reg  d2l_NVDLA_CDP_D_DST_DMA_CFG_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w;
  reg  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we;
  reg  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATA_FORMAT_w;
  reg  d2l_NVDLA_CDP_D_DATA_FORMAT_we;
  reg  d2l_NVDLA_CDP_D_DATA_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w;
  reg  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we;
  reg  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re;
  reg   [31:0] d2l_NVDLA_CDP_D_LRN_CFG_w;
  reg  d2l_NVDLA_CDP_D_LRN_CFG_we;
  reg  d2l_NVDLA_CDP_D_LRN_CFG_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATIN_OFFSET_w;
  reg  d2l_NVDLA_CDP_D_DATIN_OFFSET_we;
  reg  d2l_NVDLA_CDP_D_DATIN_OFFSET_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATIN_SCALE_w;
  reg  d2l_NVDLA_CDP_D_DATIN_SCALE_we;
  reg  d2l_NVDLA_CDP_D_DATIN_SCALE_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATIN_SHIFTER_w;
  reg  d2l_NVDLA_CDP_D_DATIN_SHIFTER_we;
  reg  d2l_NVDLA_CDP_D_DATIN_SHIFTER_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATOUT_OFFSET_w;
  reg  d2l_NVDLA_CDP_D_DATOUT_OFFSET_we;
  reg  d2l_NVDLA_CDP_D_DATOUT_OFFSET_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATOUT_SCALE_w;
  reg  d2l_NVDLA_CDP_D_DATOUT_SCALE_we;
  reg  d2l_NVDLA_CDP_D_DATOUT_SCALE_re;
  reg   [31:0] d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w;
  reg  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we;
  reg  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re;
  reg   [31:0] d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w;
  reg  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we;
  reg  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDP_D_INF_INPUT_NUM_w;
  reg  d2l_NVDLA_CDP_D_INF_INPUT_NUM_we;
  reg  d2l_NVDLA_CDP_D_INF_INPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w;
  reg  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we;
  reg  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDP_D_OUT_SATURATION_w;
  reg  d2l_NVDLA_CDP_D_OUT_SATURATION_we;
  reg  d2l_NVDLA_CDP_D_OUT_SATURATION_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_CDP_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_CDP_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w;
  reg  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we;
  reg  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re;
  reg   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we;
  reg  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re;
  reg   [31:0] d2l_NVDLA_CDP_D_CYA_w;
  reg  d2l_NVDLA_CDP_D_CYA_we;
  reg  d2l_NVDLA_CDP_D_CYA_re;
  reg   [31:0] d2l_NVDLA_GEC_FEATURE_w;
  reg  d2l_NVDLA_GEC_FEATURE_we;
  reg  d2l_NVDLA_GEC_FEATURE_re;
  reg   [31:0] d2l_NVDLA_GEC_SWRESET_w;
  reg  d2l_NVDLA_GEC_SWRESET_we;
  reg  d2l_NVDLA_GEC_SWRESET_re;
  reg   [31:0] d2l_NVDLA_GEC_MISSIONERR_TYPE_w;
  reg  d2l_NVDLA_GEC_MISSIONERR_TYPE_we;
  reg  d2l_NVDLA_GEC_MISSIONERR_TYPE_re;
  reg   [31:0] d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w;
  reg  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we;
  reg  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re;
  reg   [31:0] d2l_NVDLA_GEC_MISSIONERR_INDEX_w;
  reg  d2l_NVDLA_GEC_MISSIONERR_INDEX_we;
  reg  d2l_NVDLA_GEC_MISSIONERR_INDEX_re;
  reg   [31:0] d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w;
  reg  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we;
  reg  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re;
  reg   [31:0] d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w;
  reg  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we;
  reg  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w;
  reg  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we;
  reg  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re;
  reg   [31:0] d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w;
  reg  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we;
  reg  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re;
  reg   [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w;
  reg  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we;
  reg  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re;
  reg   [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w;
  reg  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we;
  reg  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re;
  reg   [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w;
  reg  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we;
  reg  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re;
  reg   [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w;
  reg  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we;
  reg  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re;
  reg   [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w;
  reg  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we;
  reg  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re;
  reg   [31:0] d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w;
  reg  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we;
  reg  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re;
  reg   [31:0] d2l_NVDLA_CVIF_STATUS_w;
  reg  d2l_NVDLA_CVIF_STATUS_we;
  reg  d2l_NVDLA_CVIF_STATUS_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w;
  reg  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we;
  reg  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w;
  reg  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we;
  reg  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w;
  reg  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we;
  reg  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w;
  reg  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we;
  reg  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_LINE_w;
  reg  d2l_NVDLA_BDMA_CFG_LINE_we;
  reg  d2l_NVDLA_BDMA_CFG_LINE_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_CMD_w;
  reg  d2l_NVDLA_BDMA_CFG_CMD_we;
  reg  d2l_NVDLA_BDMA_CFG_CMD_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w;
  reg  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we;
  reg  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_SRC_LINE_w;
  reg  d2l_NVDLA_BDMA_CFG_SRC_LINE_we;
  reg  d2l_NVDLA_BDMA_CFG_SRC_LINE_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_DST_LINE_w;
  reg  d2l_NVDLA_BDMA_CFG_DST_LINE_we;
  reg  d2l_NVDLA_BDMA_CFG_DST_LINE_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w;
  reg  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we;
  reg  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_SRC_SURF_w;
  reg  d2l_NVDLA_BDMA_CFG_SRC_SURF_we;
  reg  d2l_NVDLA_BDMA_CFG_SRC_SURF_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_DST_SURF_w;
  reg  d2l_NVDLA_BDMA_CFG_DST_SURF_we;
  reg  d2l_NVDLA_BDMA_CFG_DST_SURF_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_OP_w;
  reg  d2l_NVDLA_BDMA_CFG_OP_we;
  reg  d2l_NVDLA_BDMA_CFG_OP_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH0_w;
  reg  d2l_NVDLA_BDMA_CFG_LAUNCH0_we;
  reg  d2l_NVDLA_BDMA_CFG_LAUNCH0_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH1_w;
  reg  d2l_NVDLA_BDMA_CFG_LAUNCH1_we;
  reg  d2l_NVDLA_BDMA_CFG_LAUNCH1_re;
  reg   [31:0] d2l_NVDLA_BDMA_CFG_STATUS_w;
  reg  d2l_NVDLA_BDMA_CFG_STATUS_we;
  reg  d2l_NVDLA_BDMA_CFG_STATUS_re;
  reg   [31:0] d2l_NVDLA_BDMA_STATUS_w;
  reg  d2l_NVDLA_BDMA_STATUS_we;
  reg  d2l_NVDLA_BDMA_STATUS_re;
  reg   [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w;
  reg  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we;
  reg  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w;
  reg  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we;
  reg  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re;
  reg   [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w;
  reg  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we;
  reg  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w;
  reg  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we;
  reg  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re;
  reg   [31:0] d2l_NVDLA_RBK_S_STATUS_w;
  reg  d2l_NVDLA_RBK_S_STATUS_we;
  reg  d2l_NVDLA_RBK_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_RBK_S_POINTER_w;
  reg  d2l_NVDLA_RBK_S_POINTER_we;
  reg  d2l_NVDLA_RBK_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_RBK_D_OP_ENABLE_w;
  reg  d2l_NVDLA_RBK_D_OP_ENABLE_we;
  reg  d2l_NVDLA_RBK_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_MISC_CFG_w;
  reg  d2l_NVDLA_RBK_D_MISC_CFG_we;
  reg  d2l_NVDLA_RBK_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w;
  reg  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we;
  reg  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w;
  reg  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we;
  reg  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w;
  reg  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we;
  reg  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w;
  reg  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we;
  reg  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w;
  reg  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we;
  reg  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w;
  reg  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we;
  reg  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w;
  reg  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we;
  reg  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w;
  reg  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we;
  reg  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w;
  reg  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we;
  reg  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w;
  reg  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we;
  reg  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re;
  reg   [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w;
  reg  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we;
  reg  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_DECONV_STRIDE_w;
  reg  d2l_NVDLA_RBK_D_DECONV_STRIDE_we;
  reg  d2l_NVDLA_RBK_D_DECONV_STRIDE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_RBK_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_RBK_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_RBK_D_PERF_READ_STALL_w;
  reg  d2l_NVDLA_RBK_D_PERF_READ_STALL_we;
  reg  d2l_NVDLA_RBK_D_PERF_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w;
  reg  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we;
  reg  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re;
  reg  leaf_dec_valid_hld1;
  reg  leaf_dec_valid_hld1_next;
  reg  leaf_dec_wr_dvld_hld1;
  reg  leaf_dec_wr_dvld_hld1_next;
  reg  pio_write_active;
  reg  pio_read_active;
  reg   [16:2] pio_dec_address_d1;
  reg   [31:0] pio_dec_write_data_d1;
  reg   [31:0] dec_pio_read_data;
  reg   [31:0] dec_pio_read_data_d1;
  reg  dec_pio_ack;
  reg  dec_pio_nack;
  reg  dec_pio_ack_next;
  reg  dec_pio_nack_next;
  reg  pio_internal_ack;
  reg  pio_internal_nack;
  reg  pio_external_ack;
  reg  pio_external_nack;
  reg  pio_external_ack_next;
  reg  pio_external_nack_next;
  reg  pio_no_acks;
  reg  pio_activate_write;
  reg  pio_activate_read;
  reg   [31:0] dec_pio_read_data_next;
  reg  external_transaction_active;
  
  
  //------- assigns
  assign  pio_dec_write_data = leaf_dec_wr_data;
  assign  dec_leaf_rd_data = dec_pio_read_data;
  assign  dec_leaf_ack = dec_pio_ack;
  assign  dec_leaf_nack = dec_pio_nack;
  assign  pio_dec_address = leaf_dec_addr [16:2] ;
  assign  block_sel_addr = 40'h0;
  assign  block_sel = leaf_dec_block_sel;
  assign  leaf_dec_wr_dvld_active = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
  assign  leaf_dec_valid_active = leaf_dec_valid | leaf_dec_valid_hld1;
  assign  dec_leaf_accept = leaf_dec_valid & block_sel;
  assign  dec_leaf_reject = leaf_dec_valid & ~block_sel;
  assign  pio_dec_read = block_sel & leaf_dec_valid_active & (leaf_dec_cycle == 2'b10);
  assign  pio_dec_write = block_sel & leaf_dec_wr_dvld_active & (leaf_dec_cycle[1] == 1'b0);
  assign  dec_leaf_retry_atomic = 1'b0;
  assign  dec_leaf_data_width = 3'b0;
  
  //------- combinatorial assigns for pio read data
  always @ (*) begin
    dec_pio_read_data = dec_pio_read_data_d1;
  end
  
  //------- reg assigns for pio read data
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_read_data_d1 <= #1  32'b0;
    end
    else begin
      dec_pio_read_data_d1 <= #1 dec_pio_read_data_next;
    end
  end
  
  //------- reg assigns for pio i/f
  always @ (posedge clk) begin
    if (reset) begin
      pio_write_active <= #1  1'b0;
      pio_read_active <= #1  1'b0;
    end
    else begin
      pio_write_active <= #1  pio_write_active ? pio_no_acks : pio_activate_write;
      pio_read_active <= #1  pio_read_active ? pio_no_acks : pio_activate_read;
      pio_dec_address_d1 <= #1   pio_dec_address;
      pio_dec_write_data_d1 <= #1  pio_dec_write_data;
    end
  end
  
  //------- combinatorial assigns for leaf i/f
  always @ (*) begin
    leaf_dec_valid_hld1_next = leaf_dec_valid | leaf_dec_valid_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next) leaf_dec_valid_hld1_next = 1'b0;
    leaf_dec_wr_dvld_hld1_next = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next | leaf_dec_valid) leaf_dec_wr_dvld_hld1_next = 1'b0;
  end
  
  //------- reg assigns for leaf i/f
  always @ (posedge clk) begin
    if (reset) begin
      leaf_dec_valid_hld1 <= #1  1'b0;
      leaf_dec_wr_dvld_hld1 <= #1  1'b0;
    end
    else begin
      leaf_dec_valid_hld1 <= #1 leaf_dec_valid_hld1_next;
      leaf_dec_wr_dvld_hld1 <= #1 leaf_dec_wr_dvld_hld1_next;
    end
  end
  
  //------- combinatorial assigns for pio ack/nack
  always @ (*) begin
    pio_internal_nack = (pio_read_active | pio_write_active) & ~pio_internal_ack & ~external_transaction_active;
    dec_pio_ack_next = (pio_internal_ack | (pio_external_ack_next & external_transaction_active));
    dec_pio_nack_next = (pio_internal_nack | (pio_external_nack_next & external_transaction_active));
    pio_no_acks = ~(dec_pio_ack | dec_pio_nack | pio_external_ack | pio_external_nack);
    pio_activate_write = (pio_dec_write & ~(dec_pio_ack | dec_pio_nack));
    pio_activate_read = (pio_dec_read & ~(dec_pio_ack | dec_pio_nack));
  end
  
  //------- reg assigns for pio ack/nack
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_ack <= #1 1'b0;
      dec_pio_nack <= #1 1'b0;
      pio_external_ack <= #1  1'b0;
      pio_external_nack <= #1  1'b0;
    end
    else begin
      dec_pio_ack <= #1 dec_pio_ack ? 1'b0 : dec_pio_ack_next;
      dec_pio_nack <= #1 dec_pio_nack ? 1'b0 : dec_pio_nack_next;
      pio_external_ack <= #1 pio_external_ack_next;
      pio_external_nack <= #1 pio_external_nack_next;
    end
  end
  
  
  //------- address decode
  always @ (*) begin
    pio_internal_ack = 1'b0;
    external_transaction_active = 1'b0;
    pio_external_ack_next = 1'b0;
    pio_external_nack_next = 1'b0;
    dec_pio_read_data_next = 32'b0;
    
    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re = 1'b0;
    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we = 1'b0;
    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re = 1'b0;
    d2l_NVDLA_GLB_S_INTR_MASK_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_INTR_MASK_we = 1'b0;
    d2l_NVDLA_GLB_S_INTR_MASK_re = 1'b0;
    d2l_NVDLA_GLB_S_INTR_SET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_INTR_SET_we = 1'b0;
    d2l_NVDLA_GLB_S_INTR_SET_re = 1'b0;
    d2l_NVDLA_GLB_S_INTR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_INTR_STATUS_we = 1'b0;
    d2l_NVDLA_GLB_S_INTR_STATUS_re = 1'b0;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we = 1'b0;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re = 1'b0;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we = 1'b0;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re = 1'b0;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we = 1'b0;
    d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re = 1'b0;
    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we = 1'b0;
    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re = 1'b0;
    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we = 1'b0;
    d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re = 1'b0;
    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we = 1'b0;
    d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re = 1'b0;
    d2l_NVDLA_MCIF_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_MCIF_STATUS_we = 1'b0;
    d2l_NVDLA_MCIF_STATUS_re = 1'b0;
    d2l_NVDLA_CDMA_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_STATUS_we = 1'b0;
    d2l_NVDLA_CDMA_S_STATUS_re = 1'b0;
    d2l_NVDLA_CDMA_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_POINTER_we = 1'b0;
    d2l_NVDLA_CDMA_S_POINTER_re = 1'b0;
    d2l_NVDLA_CDMA_S_ARBITER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_ARBITER_we = 1'b0;
    d2l_NVDLA_CDMA_S_ARBITER_re = 1'b0;
    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we = 1'b0;
    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re = 1'b0;
    d2l_NVDLA_CDMA_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CDMA_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CDMA_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we = 1'b0;
    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_SURF_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_SURF_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_SURF_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_MAP_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_MAP_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_MAP_re = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_NUMBER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_BATCH_NUMBER_we = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_NUMBER_re = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_BATCH_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we = 1'b0;
    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re = 1'b0;
    d2l_NVDLA_CDMA_D_FETCH_GRAIN_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_FETCH_GRAIN_we = 1'b0;
    d2l_NVDLA_CDMA_D_FETCH_GRAIN_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_BYTES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WMB_BYTES_we = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_BYTES_re = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MEAN_FORMAT_we = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_FORMAT_re = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CVT_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CVT_OFFSET_we = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_OFFSET_re = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CVT_SCALE_we = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_SCALE_re = 1'b0;
    d2l_NVDLA_CDMA_D_CONV_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CONV_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_CONV_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_we = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_re = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re = 1'b0;
    d2l_NVDLA_CDMA_D_BANK_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_BANK_we = 1'b0;
    d2l_NVDLA_CDMA_D_BANK_re = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re = 1'b0;
    d2l_NVDLA_CDMA_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CYA_we = 1'b0;
    d2l_NVDLA_CDMA_D_CYA_re = 1'b0;
    d2l_NVDLA_CSC_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_S_STATUS_we = 1'b0;
    d2l_NVDLA_CSC_S_STATUS_re = 1'b0;
    d2l_NVDLA_CSC_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_S_POINTER_we = 1'b0;
    d2l_NVDLA_CSC_S_POINTER_re = 1'b0;
    d2l_NVDLA_CSC_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CSC_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CSC_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_CSC_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_CSC_D_DATAIN_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_DATAIN_FORMAT_we = 1'b0;
    d2l_NVDLA_CSC_D_DATAIN_FORMAT_re = 1'b0;
    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we = 1'b0;
    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re = 1'b0;
    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we = 1'b0;
    d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re = 1'b0;
    d2l_NVDLA_CSC_D_BATCH_NUMBER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_BATCH_NUMBER_we = 1'b0;
    d2l_NVDLA_CSC_D_BATCH_NUMBER_re = 1'b0;
    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we = 1'b0;
    d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re = 1'b0;
    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we = 1'b0;
    d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_BYTES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_WEIGHT_BYTES_we = 1'b0;
    d2l_NVDLA_CSC_D_WEIGHT_BYTES_re = 1'b0;
    d2l_NVDLA_CSC_D_WMB_BYTES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_WMB_BYTES_we = 1'b0;
    d2l_NVDLA_CSC_D_WMB_BYTES_re = 1'b0;
    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we = 1'b0;
    d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re = 1'b0;
    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we = 1'b0;
    d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re = 1'b0;
    d2l_NVDLA_CSC_D_ATOMICS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_ATOMICS_we = 1'b0;
    d2l_NVDLA_CSC_D_ATOMICS_re = 1'b0;
    d2l_NVDLA_CSC_D_RELEASE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_RELEASE_we = 1'b0;
    d2l_NVDLA_CSC_D_RELEASE_re = 1'b0;
    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we = 1'b0;
    d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re = 1'b0;
    d2l_NVDLA_CSC_D_DILATION_EXT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_DILATION_EXT_we = 1'b0;
    d2l_NVDLA_CSC_D_DILATION_EXT_re = 1'b0;
    d2l_NVDLA_CSC_D_ZERO_PADDING_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_ZERO_PADDING_we = 1'b0;
    d2l_NVDLA_CSC_D_ZERO_PADDING_re = 1'b0;
    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we = 1'b0;
    d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re = 1'b0;
    d2l_NVDLA_CSC_D_BANK_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_BANK_we = 1'b0;
    d2l_NVDLA_CSC_D_BANK_re = 1'b0;
    d2l_NVDLA_CSC_D_PRA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_PRA_CFG_we = 1'b0;
    d2l_NVDLA_CSC_D_PRA_CFG_re = 1'b0;
    d2l_NVDLA_CSC_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CSC_D_CYA_we = 1'b0;
    d2l_NVDLA_CSC_D_CYA_re = 1'b0;
    d2l_NVDLA_CMAC_A_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_A_S_STATUS_we = 1'b0;
    d2l_NVDLA_CMAC_A_S_STATUS_re = 1'b0;
    d2l_NVDLA_CMAC_A_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_A_S_POINTER_we = 1'b0;
    d2l_NVDLA_CMAC_A_S_POINTER_re = 1'b0;
    d2l_NVDLA_CMAC_A_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_A_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CMAC_A_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CMAC_A_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_A_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_CMAC_A_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_CMAC_B_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_B_S_STATUS_we = 1'b0;
    d2l_NVDLA_CMAC_B_S_STATUS_re = 1'b0;
    d2l_NVDLA_CMAC_B_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_B_S_POINTER_we = 1'b0;
    d2l_NVDLA_CMAC_B_S_POINTER_re = 1'b0;
    d2l_NVDLA_CMAC_B_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_B_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CMAC_B_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CMAC_B_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CMAC_B_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_CMAC_B_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_CACC_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_S_STATUS_we = 1'b0;
    d2l_NVDLA_CACC_S_STATUS_re = 1'b0;
    d2l_NVDLA_CACC_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_S_POINTER_we = 1'b0;
    d2l_NVDLA_CACC_S_POINTER_re = 1'b0;
    d2l_NVDLA_CACC_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CACC_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CACC_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_CACC_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_ADDR_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_DATAOUT_ADDR_we = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_ADDR_re = 1'b0;
    d2l_NVDLA_CACC_D_BATCH_NUMBER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_BATCH_NUMBER_we = 1'b0;
    d2l_NVDLA_CACC_D_BATCH_NUMBER_re = 1'b0;
    d2l_NVDLA_CACC_D_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_CACC_D_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_CACC_D_SURF_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_SURF_STRIDE_we = 1'b0;
    d2l_NVDLA_CACC_D_SURF_STRIDE_re = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_MAP_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_DATAOUT_MAP_we = 1'b0;
    d2l_NVDLA_CACC_D_DATAOUT_MAP_re = 1'b0;
    d2l_NVDLA_CACC_D_CLIP_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_CLIP_CFG_we = 1'b0;
    d2l_NVDLA_CACC_D_CLIP_CFG_re = 1'b0;
    d2l_NVDLA_CACC_D_OUT_SATURATION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_OUT_SATURATION_we = 1'b0;
    d2l_NVDLA_CACC_D_OUT_SATURATION_re = 1'b0;
    d2l_NVDLA_CACC_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CACC_D_CYA_we = 1'b0;
    d2l_NVDLA_CACC_D_CYA_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_S_STATUS_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_S_STATUS_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_S_POINTER_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_S_POINTER_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we = 1'b0;
    d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re = 1'b0;
    d2l_NVDLA_SDP_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_STATUS_we = 1'b0;
    d2l_NVDLA_SDP_S_STATUS_re = 1'b0;
    d2l_NVDLA_SDP_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_POINTER_we = 1'b0;
    d2l_NVDLA_SDP_S_POINTER_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_CFG_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_CFG_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_INFO_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_INFO_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_INFO_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_START_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LE_START_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_START_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_END_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LE_END_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_END_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_START_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LO_START_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_START_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_END_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LO_END_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_END_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we = 1'b0;
    d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re = 1'b0;
    d2l_NVDLA_SDP_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_SDP_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we = 1'b0;
    d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re = 1'b0;
    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we = 1'b0;
    d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re = 1'b0;
    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we = 1'b0;
    d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re = 1'b0;
    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BS_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BN_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we = 1'b0;
    d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re = 1'b0;
    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DST_DMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DST_DMA_CFG_we = 1'b0;
    d2l_NVDLA_SDP_D_DST_DMA_CFG_re = 1'b0;
    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we = 1'b0;
    d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re = 1'b0;
    d2l_NVDLA_SDP_D_DATA_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_DATA_FORMAT_we = 1'b0;
    d2l_NVDLA_SDP_D_DATA_FORMAT_re = 1'b0;
    d2l_NVDLA_SDP_D_CVT_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_CVT_OFFSET_we = 1'b0;
    d2l_NVDLA_SDP_D_CVT_OFFSET_re = 1'b0;
    d2l_NVDLA_SDP_D_CVT_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_CVT_SCALE_we = 1'b0;
    d2l_NVDLA_SDP_D_CVT_SCALE_re = 1'b0;
    d2l_NVDLA_SDP_D_CVT_SHIFT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_CVT_SHIFT_we = 1'b0;
    d2l_NVDLA_SDP_D_CVT_SHIFT_re = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_STATUS_we = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_re = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we = 1'b0;
    d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we = 1'b0;
    d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_S_STATUS_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_S_STATUS_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_S_POINTER_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_S_POINTER_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_RDMA_D_CYA_we = 1'b0;
    d2l_NVDLA_PDP_RDMA_D_CYA_re = 1'b0;
    d2l_NVDLA_PDP_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_S_STATUS_we = 1'b0;
    d2l_NVDLA_PDP_S_STATUS_re = 1'b0;
    d2l_NVDLA_PDP_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_S_POINTER_we = 1'b0;
    d2l_NVDLA_PDP_S_POINTER_re = 1'b0;
    d2l_NVDLA_PDP_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_PDP_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re = 1'b0;
    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we = 1'b0;
    d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re = 1'b0;
    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we = 1'b0;
    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re = 1'b0;
    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we = 1'b0;
    d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we = 1'b0;
    d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re = 1'b0;
    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we = 1'b0;
    d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_PDP_D_DST_RAM_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DST_RAM_CFG_we = 1'b0;
    d2l_NVDLA_PDP_D_DST_RAM_CFG_re = 1'b0;
    d2l_NVDLA_PDP_D_DATA_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_DATA_FORMAT_we = 1'b0;
    d2l_NVDLA_PDP_D_DATA_FORMAT_re = 1'b0;
    d2l_NVDLA_PDP_D_INF_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_INF_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_PDP_D_INF_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we = 1'b0;
    d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re = 1'b0;
    d2l_NVDLA_PDP_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_PDP_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we = 1'b0;
    d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re = 1'b0;
    d2l_NVDLA_PDP_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_PDP_D_CYA_we = 1'b0;
    d2l_NVDLA_PDP_D_CYA_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_S_STATUS_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_S_STATUS_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_S_POINTER_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_S_POINTER_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_RDMA_D_CYA_we = 1'b0;
    d2l_NVDLA_CDP_RDMA_D_CYA_re = 1'b0;
    d2l_NVDLA_CDP_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_STATUS_we = 1'b0;
    d2l_NVDLA_CDP_S_STATUS_re = 1'b0;
    d2l_NVDLA_CDP_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_POINTER_we = 1'b0;
    d2l_NVDLA_CDP_S_POINTER_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_CFG_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_CFG_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_INFO_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_INFO_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_INFO_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we = 1'b0;
    d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re = 1'b0;
    d2l_NVDLA_CDP_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CDP_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CDP_D_FUNC_BYPASS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_FUNC_BYPASS_we = 1'b0;
    d2l_NVDLA_CDP_D_FUNC_BYPASS_re = 1'b0;
    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we = 1'b0;
    d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re = 1'b0;
    d2l_NVDLA_CDP_D_DST_DMA_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DST_DMA_CFG_we = 1'b0;
    d2l_NVDLA_CDP_D_DST_DMA_CFG_re = 1'b0;
    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we = 1'b0;
    d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re = 1'b0;
    d2l_NVDLA_CDP_D_DATA_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATA_FORMAT_we = 1'b0;
    d2l_NVDLA_CDP_D_DATA_FORMAT_re = 1'b0;
    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we = 1'b0;
    d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re = 1'b0;
    d2l_NVDLA_CDP_D_LRN_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_LRN_CFG_we = 1'b0;
    d2l_NVDLA_CDP_D_LRN_CFG_re = 1'b0;
    d2l_NVDLA_CDP_D_DATIN_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATIN_OFFSET_we = 1'b0;
    d2l_NVDLA_CDP_D_DATIN_OFFSET_re = 1'b0;
    d2l_NVDLA_CDP_D_DATIN_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATIN_SCALE_we = 1'b0;
    d2l_NVDLA_CDP_D_DATIN_SCALE_re = 1'b0;
    d2l_NVDLA_CDP_D_DATIN_SHIFTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATIN_SHIFTER_we = 1'b0;
    d2l_NVDLA_CDP_D_DATIN_SHIFTER_re = 1'b0;
    d2l_NVDLA_CDP_D_DATOUT_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATOUT_OFFSET_we = 1'b0;
    d2l_NVDLA_CDP_D_DATOUT_OFFSET_re = 1'b0;
    d2l_NVDLA_CDP_D_DATOUT_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATOUT_SCALE_we = 1'b0;
    d2l_NVDLA_CDP_D_DATOUT_SCALE_re = 1'b0;
    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we = 1'b0;
    d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re = 1'b0;
    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_CDP_D_INF_INPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_INF_INPUT_NUM_we = 1'b0;
    d2l_NVDLA_CDP_D_INF_INPUT_NUM_re = 1'b0;
    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we = 1'b0;
    d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re = 1'b0;
    d2l_NVDLA_CDP_D_OUT_SATURATION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_OUT_SATURATION_we = 1'b0;
    d2l_NVDLA_CDP_D_OUT_SATURATION_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we = 1'b0;
    d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re = 1'b0;
    d2l_NVDLA_CDP_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDP_D_CYA_we = 1'b0;
    d2l_NVDLA_CDP_D_CYA_re = 1'b0;
    d2l_NVDLA_GEC_FEATURE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_FEATURE_we = 1'b0;
    d2l_NVDLA_GEC_FEATURE_re = 1'b0;
    d2l_NVDLA_GEC_SWRESET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_SWRESET_we = 1'b0;
    d2l_NVDLA_GEC_SWRESET_re = 1'b0;
    d2l_NVDLA_GEC_MISSIONERR_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_MISSIONERR_TYPE_we = 1'b0;
    d2l_NVDLA_GEC_MISSIONERR_TYPE_re = 1'b0;
    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we = 1'b0;
    d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re = 1'b0;
    d2l_NVDLA_GEC_MISSIONERR_INDEX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_MISSIONERR_INDEX_we = 1'b0;
    d2l_NVDLA_GEC_MISSIONERR_INDEX_re = 1'b0;
    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we = 1'b0;
    d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re = 1'b0;
    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we = 1'b0;
    d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we = 1'b0;
    d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re = 1'b0;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we = 1'b0;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re = 1'b0;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we = 1'b0;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re = 1'b0;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we = 1'b0;
    d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re = 1'b0;
    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we = 1'b0;
    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re = 1'b0;
    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we = 1'b0;
    d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re = 1'b0;
    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we = 1'b0;
    d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re = 1'b0;
    d2l_NVDLA_CVIF_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CVIF_STATUS_we = 1'b0;
    d2l_NVDLA_CVIF_STATUS_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_LINE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_LINE_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_LINE_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_CMD_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_CMD_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_CMD_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_LINE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_SRC_LINE_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_LINE_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_LINE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_DST_LINE_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_LINE_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_SURF_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_SRC_SURF_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_SRC_SURF_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_SURF_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_DST_SURF_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_DST_SURF_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_OP_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_OP_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_OP_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_LAUNCH0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_LAUNCH0_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_LAUNCH0_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_LAUNCH1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_LAUNCH1_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_LAUNCH1_re = 1'b0;
    d2l_NVDLA_BDMA_CFG_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_CFG_STATUS_we = 1'b0;
    d2l_NVDLA_BDMA_CFG_STATUS_re = 1'b0;
    d2l_NVDLA_BDMA_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_STATUS_we = 1'b0;
    d2l_NVDLA_BDMA_STATUS_re = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we = 1'b0;
    d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re = 1'b0;
    d2l_NVDLA_RBK_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_S_STATUS_we = 1'b0;
    d2l_NVDLA_RBK_S_STATUS_re = 1'b0;
    d2l_NVDLA_RBK_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_S_POINTER_we = 1'b0;
    d2l_NVDLA_RBK_S_POINTER_re = 1'b0;
    d2l_NVDLA_RBK_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_RBK_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_RBK_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_RBK_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re = 1'b0;
    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we = 1'b0;
    d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re = 1'b0;
    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we = 1'b0;
    d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re = 1'b0;
    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we = 1'b0;
    d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we = 1'b0;
    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re = 1'b0;
    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we = 1'b0;
    d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_DECONV_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_DECONV_STRIDE_we = 1'b0;
    d2l_NVDLA_RBK_D_DECONV_STRIDE_re = 1'b0;
    d2l_NVDLA_RBK_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_RBK_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_RBK_D_PERF_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_PERF_READ_STALL_we = 1'b0;
    d2l_NVDLA_RBK_D_PERF_READ_STALL_re = 1'b0;
    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we = 1'b0;
    d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re = 1'b0;
    
    casez(pio_dec_address_d1)
    //  Register: NVDLA_CFGROM.CFGROM_HW_VERSION     Address: 0x0     External: false
    15'b000000000000000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_GLB_DESC     Address: 0x4     External: false
    15'b000000000000001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_DESC     Address: 0x8     External: false
    15'b000000000000010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_CAP_INCOMPAT     Address: 0xc     External: false
    15'b000000000000011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_CAP_COMPAT     Address: 0x10     External: false
    15'b000000000000100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_WIDTH     Address: 0x14     External: false
    15'b000000000000101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_LATENCY     Address: 0x18     External: false
    15'b000000000000110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_BURST_LENGTH_MAX     Address: 0x1c     External: false
    15'b000000000000111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_MEM_ADDR_WIDTH     Address: 0x20     External: false
    15'b000000000001000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_DESC     Address: 0x24     External: false
    15'b000000000001001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_CAP_INCOMPAT     Address: 0x28     External: false
    15'b000000000001010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_CAP_COMPAT     Address: 0x2c     External: false
    15'b000000000001011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_FEATURE_TYPES     Address: 0x30     External: false
    15'b000000000001100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_WEIGHT_TYPES     Address: 0x34     External: false
    15'b000000000001101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_ATOMIC_C     Address: 0x38     External: false
    15'b000000000001110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_ATOMIC_K     Address: 0x3c     External: false
    15'b000000000001111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_ATOMIC_M     Address: 0x40     External: false
    15'b000000000010000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_CBUF_BANK_NUM     Address: 0x44     External: false
    15'b000000000010001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_CBUF_BANK_WIDTH     Address: 0x48     External: false
    15'b000000000010010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_CBUF_BANK_DEPTH     Address: 0x4c     External: false
    15'b000000000010011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_MULTI_BATCH_MAX     Address: 0x50     External: false
    15'b000000000010100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED     Address: 0x54     External: false
    15'b000000000010101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI     Address: 0x58     External: false
    15'b000000000010110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_DESC     Address: 0x5c     External: false
    15'b000000000010111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_CAP_INCOMPAT     Address: 0x60     External: false
    15'b000000000011000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_CAP_COMPAT     Address: 0x64     External: false
    15'b000000000011001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CBUF_BANK_NUM     Address: 0x68     External: false
    15'b000000000011010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CBUF_BANK_WIDTH     Address: 0x6c     External: false
    15'b000000000011011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CBUF_BANK_DEPTH     Address: 0x70     External: false
    15'b000000000011100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CDMA_ID     Address: 0x74     External: false
    15'b000000000011101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_DESC     Address: 0x78     External: false
    15'b000000000011110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_CAP_INCOMPAT     Address: 0x7c     External: false
    15'b000000000011111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_CAP_COMPAT     Address: 0x80     External: false
    15'b000000000100000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_FEATURE_TYPES     Address: 0x84     External: false
    15'b000000000100001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_WEIGHT_TYPES     Address: 0x88     External: false
    15'b000000000100010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_ATOMIC_C     Address: 0x8c     External: false
    15'b000000000100011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_ATOMIC_K     Address: 0x90     External: false
    15'b000000000100100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_ATOMIC_M     Address: 0x94     External: false
    15'b000000000100101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CBUF_BANK_NUM     Address: 0x98     External: false
    15'b000000000100110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CBUF_BANK_WIDTH     Address: 0x9c     External: false
    15'b000000000100111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CBUF_BANK_DEPTH     Address: 0xa0     External: false
    15'b000000000101000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CDMA_ID     Address: 0xa4     External: false
    15'b000000000101001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_MULTI_BATCH_MAX     Address: 0xa8     External: false
    15'b000000000101010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_DESC     Address: 0xac     External: false
    15'b000000000101011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_CAP_INCOMPAT     Address: 0xb0     External: false
    15'b000000000101100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_CAP_COMPAT     Address: 0xb4     External: false
    15'b000000000101101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_FEATURE_TYPES     Address: 0xb8     External: false
    15'b000000000101110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_WEIGHT_TYPES     Address: 0xbc     External: false
    15'b000000000101111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_ATOMIC_C     Address: 0xc0     External: false
    15'b000000000110000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_ATOMIC_K     Address: 0xc4     External: false
    15'b000000000110001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_CDMA_ID     Address: 0xc8     External: false
    15'b000000000110010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_DESC     Address: 0xcc     External: false
    15'b000000000110011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_CAP_INCOMPAT     Address: 0xd0     External: false
    15'b000000000110100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_CAP_COMPAT     Address: 0xd4     External: false
    15'b000000000110101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_FEATURE_TYPES     Address: 0xd8     External: false
    15'b000000000110110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_WEIGHT_TYPES     Address: 0xdc     External: false
    15'b000000000110111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_ATOMIC_C     Address: 0xe0     External: false
    15'b000000000111000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_ATOMIC_K     Address: 0xe4     External: false
    15'b000000000111001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_CDMA_ID     Address: 0xe8     External: false
    15'b000000000111010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_DESC     Address: 0xec     External: false
    15'b000000000111011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_CAP_INCOMPAT     Address: 0xf0     External: false
    15'b000000000111100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_CAP_COMPAT     Address: 0xf4     External: false
    15'b000000000111101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_FEATURE_TYPES     Address: 0xf8     External: false
    15'b000000000111110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_WEIGHT_TYPES     Address: 0xfc     External: false
    15'b000000000111111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_ATOMIC_C     Address: 0x100     External: false
    15'b000000001000000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_ATOMIC_K     Address: 0x104     External: false
    15'b000000001000001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_CDMA_ID     Address: 0x108     External: false
    15'b000000001000010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_MULTI_BATCH_MAX     Address: 0x10c     External: false
    15'b000000001000011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_DESC     Address: 0x110     External: false
    15'b000000001000100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_CAP_INCOMPAT     Address: 0x114     External: false
    15'b000000001000101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_CAP_COMPAT     Address: 0x118     External: false
    15'b000000001000110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_BASE_ATOMIC_M     Address: 0x11c     External: false
    15'b000000001000111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_BASE_SDP_ID     Address: 0x120     External: false
    15'b000000001001000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_DESC     Address: 0x124     External: false
    15'b000000001001001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_CAP_INCOMPAT     Address: 0x128     External: false
    15'b000000001001010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_CAP_COMPAT     Address: 0x12c     External: false
    15'b000000001001011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BASE_FEATURE_TYPES     Address: 0x130     External: false
    15'b000000001001100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BASE_WEIGHT_TYPES     Address: 0x134     External: false
    15'b000000001001101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BASE_CDMA_ID     Address: 0x138     External: false
    15'b000000001001110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_MULTI_BATCH_MAX     Address: 0x13c     External: false
    15'b000000001001111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BS_THROUGHPUT     Address: 0x140     External: false
    15'b000000001010000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BN_THROUGHPUT     Address: 0x144     External: false
    15'b000000001010001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_EW_THROUGHPUT     Address: 0x148     External: false
    15'b000000001010010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_DESC     Address: 0x14c     External: false
    15'b000000001010011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_CAP_INCOMPAT     Address: 0x150     External: false
    15'b000000001010100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_CAP_COMPAT     Address: 0x154     External: false
    15'b000000001010101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_BASE_ATOMIC_M     Address: 0x158     External: false
    15'b000000001010110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_BASE_PDP_ID     Address: 0x15c     External: false
    15'b000000001010111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_DESC     Address: 0x160     External: false
    15'b000000001011000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_CAP_INCOMPAT     Address: 0x164     External: false
    15'b000000001011001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_CAP_COMPAT     Address: 0x168     External: false
    15'b000000001011010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_BASE_FEATURE_TYPES     Address: 0x16c     External: false
    15'b000000001011011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_BASE_THROUGHPUT     Address: 0x170     External: false
    15'b000000001011100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_DESC     Address: 0x174     External: false
    15'b000000001011101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_CAP_INCOMPAT     Address: 0x178     External: false
    15'b000000001011110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_CAP_COMPAT     Address: 0x17c     External: false
    15'b000000001011111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_BASE_ATOMIC_M     Address: 0x180     External: false
    15'b000000001100000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_BASE_CDP_ID     Address: 0x184     External: false
    15'b000000001100001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_DESC     Address: 0x188     External: false
    15'b000000001100010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_CAP_INCOMPAT     Address: 0x18c     External: false
    15'b000000001100011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_CAP_COMPAT     Address: 0x190     External: false
    15'b000000001100100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_BASE_FEATURE_TYPES     Address: 0x194     External: false
    15'b000000001100101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_BASE_THROUGHPUT     Address: 0x198     External: false
    15'b000000001100110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_END_OF_LIST     Address: 0x19c     External: false
    15'b000000001100111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
      end
    //  Register: NVDLA_GLB.S_NVDLA_HW_VERSION     Address: 0x1000     External: false
    15'b000010000000000:
      begin
        d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
      end
    //  Register: NVDLA_GLB.S_INTR_MASK     Address: 0x1004     External: false
    15'b000010000000001:
      begin
        d2l_NVDLA_GLB_S_INTR_MASK_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_INTR_MASK_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_INTR_MASK_r;
      end
    //  Register: NVDLA_GLB.S_INTR_SET     Address: 0x1008     External: false
    15'b000010000000010:
      begin
        d2l_NVDLA_GLB_S_INTR_SET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_INTR_SET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_INTR_SET_r;
      end
    //  Register: NVDLA_GLB.S_INTR_STATUS     Address: 0x100c     External: false
    15'b000010000000011:
      begin
        d2l_NVDLA_GLB_S_INTR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_INTR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_INTR_STATUS_r;
      end
    //  Register: NVDLA_MCIF.CFG_RD_WEIGHT_0     Address: 0x2000     External: false
    15'b000100000000000:
      begin
        d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r;
      end
    //  Register: NVDLA_MCIF.CFG_RD_WEIGHT_1     Address: 0x2004     External: false
    15'b000100000000001:
      begin
        d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r;
      end
    //  Register: NVDLA_MCIF.CFG_RD_WEIGHT_2     Address: 0x2008     External: false
    15'b000100000000010:
      begin
        d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r;
      end
    //  Register: NVDLA_MCIF.CFG_WR_WEIGHT_0     Address: 0x200c     External: false
    15'b000100000000011:
      begin
        d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r;
      end
    //  Register: NVDLA_MCIF.CFG_WR_WEIGHT_1     Address: 0x2010     External: false
    15'b000100000000100:
      begin
        d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r;
      end
    //  Register: NVDLA_MCIF.CFG_OUTSTANDING_CNT     Address: 0x2014     External: false
    15'b000100000000101:
      begin
        d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r;
      end
    //  Register: NVDLA_MCIF.STATUS     Address: 0x2018     External: false
    15'b000100000000110:
      begin
        d2l_NVDLA_MCIF_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_MCIF_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_MCIF_STATUS_r;
      end
    //  Register: NVDLA_CDMA.S_STATUS     Address: 0x3000     External: false
    15'b000110000000000:
      begin
        d2l_NVDLA_CDMA_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_STATUS_r;
      end
    //  Register: NVDLA_CDMA.S_POINTER     Address: 0x3004     External: false
    15'b000110000000001:
      begin
        d2l_NVDLA_CDMA_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_POINTER_r;
      end
    //  Register: NVDLA_CDMA.S_ARBITER     Address: 0x3008     External: false
    15'b000110000000010:
      begin
        d2l_NVDLA_CDMA_S_ARBITER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_ARBITER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_ARBITER_r;
      end
    //  Register: NVDLA_CDMA.S_CBUF_FLUSH_STATUS     Address: 0x300c     External: false
    15'b000110000000011:
      begin
        d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
      end
    //  Register: NVDLA_CDMA.D_OP_ENABLE     Address: 0x3010     External: false
    15'b000110000000100:
      begin
        d2l_NVDLA_CDMA_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CDMA.D_MISC_CFG     Address: 0x3014     External: false
    15'b000110000000101:
      begin
        d2l_NVDLA_CDMA_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MISC_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_FORMAT     Address: 0x3018     External: false
    15'b000110000000110:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_SIZE_0     Address: 0x301c     External: false
    15'b000110000000111:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_SIZE_1     Address: 0x3020     External: false
    15'b000110000001000:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_SIZE_EXT_0     Address: 0x3024     External: false
    15'b000110000001001:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
      end
    //  Register: NVDLA_CDMA.D_PIXEL_OFFSET     Address: 0x3028     External: false
    15'b000110000001010:
      begin
        d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_RAM_TYPE     Address: 0x302c     External: false
    15'b000110000001011:
      begin
        d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_HIGH_0     Address: 0x3030     External: false
    15'b000110000001100:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_LOW_0     Address: 0x3034     External: false
    15'b000110000001101:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_HIGH_1     Address: 0x3038     External: false
    15'b000110000001110:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_LOW_1     Address: 0x303c     External: false
    15'b000110000001111:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
      end
    //  Register: NVDLA_CDMA.D_LINE_STRIDE     Address: 0x3040     External: false
    15'b000110000010000:
      begin
        d2l_NVDLA_CDMA_D_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_LINE_UV_STRIDE     Address: 0x3044     External: false
    15'b000110000010001:
      begin
        d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_SURF_STRIDE     Address: 0x3048     External: false
    15'b000110000010010:
      begin
        d2l_NVDLA_CDMA_D_SURF_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_SURF_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_MAP     Address: 0x304c     External: false
    15'b000110000010011:
      begin
        d2l_NVDLA_CDMA_D_DAIN_MAP_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_MAP_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_MAP_r;
      end
    //  Register: NVDLA_CDMA.D_RESERVED_X_CFG     Address: 0x3050     External: false
    15'b000110000010100:
      begin
        d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_RESERVED_Y_CFG     Address: 0x3054     External: false
    15'b000110000010101:
      begin
        d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_BATCH_NUMBER     Address: 0x3058     External: false
    15'b000110000010110:
      begin
        d2l_NVDLA_CDMA_D_BATCH_NUMBER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_BATCH_NUMBER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
      end
    //  Register: NVDLA_CDMA.D_BATCH_STRIDE     Address: 0x305c     External: false
    15'b000110000010111:
      begin
        d2l_NVDLA_CDMA_D_BATCH_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_BATCH_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_ENTRY_PER_SLICE     Address: 0x3060     External: false
    15'b000110000011000:
      begin
        d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
      end
    //  Register: NVDLA_CDMA.D_FETCH_GRAIN     Address: 0x3064     External: false
    15'b000110000011001:
      begin
        d2l_NVDLA_CDMA_D_FETCH_GRAIN_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_FETCH_GRAIN_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_FORMAT     Address: 0x3068     External: false
    15'b000110000011010:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_SIZE_0     Address: 0x306c     External: false
    15'b000110000011011:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_SIZE_1     Address: 0x3070     External: false
    15'b000110000011100:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_RAM_TYPE     Address: 0x3074     External: false
    15'b000110000011101:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_ADDR_HIGH     Address: 0x3078     External: false
    15'b000110000011110:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_ADDR_LOW     Address: 0x307c     External: false
    15'b000110000011111:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_BYTES     Address: 0x3080     External: false
    15'b000110000100000:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
      end
    //  Register: NVDLA_CDMA.D_WGS_ADDR_HIGH     Address: 0x3084     External: false
    15'b000110000100001:
      begin
        d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDMA.D_WGS_ADDR_LOW     Address: 0x3088     External: false
    15'b000110000100010:
      begin
        d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDMA.D_WMB_ADDR_HIGH     Address: 0x308c     External: false
    15'b000110000100011:
      begin
        d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDMA.D_WMB_ADDR_LOW     Address: 0x3090     External: false
    15'b000110000100100:
      begin
        d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDMA.D_WMB_BYTES     Address: 0x3094     External: false
    15'b000110000100101:
      begin
        d2l_NVDLA_CDMA_D_WMB_BYTES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WMB_BYTES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WMB_BYTES_r;
      end
    //  Register: NVDLA_CDMA.D_MEAN_FORMAT     Address: 0x3098     External: false
    15'b000110000100110:
      begin
        d2l_NVDLA_CDMA_D_MEAN_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MEAN_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
      end
    //  Register: NVDLA_CDMA.D_MEAN_GLOBAL_0     Address: 0x309c     External: false
    15'b000110000100111:
      begin
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
      end
    //  Register: NVDLA_CDMA.D_MEAN_GLOBAL_1     Address: 0x30a0     External: false
    15'b000110000101000:
      begin
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
      end
    //  Register: NVDLA_CDMA.D_CVT_CFG     Address: 0x30a4     External: false
    15'b000110000101001:
      begin
        d2l_NVDLA_CDMA_D_CVT_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CVT_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CVT_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_CVT_OFFSET     Address: 0x30a8     External: false
    15'b000110000101010:
      begin
        d2l_NVDLA_CDMA_D_CVT_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CVT_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
      end
    //  Register: NVDLA_CDMA.D_CVT_SCALE     Address: 0x30ac     External: false
    15'b000110000101011:
      begin
        d2l_NVDLA_CDMA_D_CVT_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CVT_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CVT_SCALE_r;
      end
    //  Register: NVDLA_CDMA.D_CONV_STRIDE     Address: 0x30b0     External: false
    15'b000110000101100:
      begin
        d2l_NVDLA_CDMA_D_CONV_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CONV_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_ZERO_PADDING     Address: 0x30b4     External: false
    15'b000110000101101:
      begin
        d2l_NVDLA_CDMA_D_ZERO_PADDING_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_ZERO_PADDING_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
      end
    //  Register: NVDLA_CDMA.D_ZERO_PADDING_VALUE     Address: 0x30b8     External: false
    15'b000110000101110:
      begin
        d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
      end
    //  Register: NVDLA_CDMA.D_BANK     Address: 0x30bc     External: false
    15'b000110000101111:
      begin
        d2l_NVDLA_CDMA_D_BANK_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_BANK_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_BANK_r;
      end
    //  Register: NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO     Address: 0x30c0     External: false
    15'b000110000110000:
      begin
        d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
      end
    //  Register: NVDLA_CDMA.D_NAN_INPUT_DATA_NUM     Address: 0x30c4     External: false
    15'b000110000110001:
      begin
        d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_NAN_INPUT_WEIGHT_NUM     Address: 0x30c8     External: false
    15'b000110000110010:
      begin
        d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_INF_INPUT_DATA_NUM     Address: 0x30cc     External: false
    15'b000110000110011:
      begin
        d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_INF_INPUT_WEIGHT_NUM     Address: 0x30d0     External: false
    15'b000110000110100:
      begin
        d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_ENABLE     Address: 0x30d4     External: false
    15'b000110000110101:
      begin
        d2l_NVDLA_CDMA_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_DAT_READ_STALL     Address: 0x30d8     External: false
    15'b000110000110110:
      begin
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_WT_READ_STALL     Address: 0x30dc     External: false
    15'b000110000110111:
      begin
        d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_DAT_READ_LATENCY     Address: 0x30e0     External: false
    15'b000110000111000:
      begin
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_WT_READ_LATENCY     Address: 0x30e4     External: false
    15'b000110000111001:
      begin
        d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
      end
    //  Register: NVDLA_CDMA.D_CYA     Address: 0x30e8     External: false
    15'b000110000111010:
      begin
        d2l_NVDLA_CDMA_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CYA_r;
      end
    //  Register: NVDLA_CSC.S_STATUS     Address: 0x4000     External: false
    15'b001000000000000:
      begin
        d2l_NVDLA_CSC_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_S_STATUS_r;
      end
    //  Register: NVDLA_CSC.S_POINTER     Address: 0x4004     External: false
    15'b001000000000001:
      begin
        d2l_NVDLA_CSC_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_S_POINTER_r;
      end
    //  Register: NVDLA_CSC.D_OP_ENABLE     Address: 0x4008     External: false
    15'b001000000000010:
      begin
        d2l_NVDLA_CSC_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CSC.D_MISC_CFG     Address: 0x400c     External: false
    15'b001000000000011:
      begin
        d2l_NVDLA_CSC_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_MISC_CFG_r;
      end
    //  Register: NVDLA_CSC.D_DATAIN_FORMAT     Address: 0x4010     External: false
    15'b001000000000100:
      begin
        d2l_NVDLA_CSC_D_DATAIN_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_DATAIN_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_DATAIN_FORMAT_r;
      end
    //  Register: NVDLA_CSC.D_DATAIN_SIZE_EXT_0     Address: 0x4014     External: false
    15'b001000000000101:
      begin
        d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r;
      end
    //  Register: NVDLA_CSC.D_DATAIN_SIZE_EXT_1     Address: 0x4018     External: false
    15'b001000000000110:
      begin
        d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r;
      end
    //  Register: NVDLA_CSC.D_BATCH_NUMBER     Address: 0x401c     External: false
    15'b001000000000111:
      begin
        d2l_NVDLA_CSC_D_BATCH_NUMBER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_BATCH_NUMBER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_BATCH_NUMBER_r;
      end
    //  Register: NVDLA_CSC.D_POST_Y_EXTENSION     Address: 0x4020     External: false
    15'b001000000001000:
      begin
        d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r;
      end
    //  Register: NVDLA_CSC.D_ENTRY_PER_SLICE     Address: 0x4024     External: false
    15'b001000000001001:
      begin
        d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r;
      end
    //  Register: NVDLA_CSC.D_WEIGHT_FORMAT     Address: 0x4028     External: false
    15'b001000000001010:
      begin
        d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r;
      end
    //  Register: NVDLA_CSC.D_WEIGHT_SIZE_EXT_0     Address: 0x402c     External: false
    15'b001000000001011:
      begin
        d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r;
      end
    //  Register: NVDLA_CSC.D_WEIGHT_SIZE_EXT_1     Address: 0x4030     External: false
    15'b001000000001100:
      begin
        d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r;
      end
    //  Register: NVDLA_CSC.D_WEIGHT_BYTES     Address: 0x4034     External: false
    15'b001000000001101:
      begin
        d2l_NVDLA_CSC_D_WEIGHT_BYTES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_WEIGHT_BYTES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_WEIGHT_BYTES_r;
      end
    //  Register: NVDLA_CSC.D_WMB_BYTES     Address: 0x4038     External: false
    15'b001000000001110:
      begin
        d2l_NVDLA_CSC_D_WMB_BYTES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_WMB_BYTES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_WMB_BYTES_r;
      end
    //  Register: NVDLA_CSC.D_DATAOUT_SIZE_0     Address: 0x403c     External: false
    15'b001000000001111:
      begin
        d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r;
      end
    //  Register: NVDLA_CSC.D_DATAOUT_SIZE_1     Address: 0x4040     External: false
    15'b001000000010000:
      begin
        d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r;
      end
    //  Register: NVDLA_CSC.D_ATOMICS     Address: 0x4044     External: false
    15'b001000000010001:
      begin
        d2l_NVDLA_CSC_D_ATOMICS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_ATOMICS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_ATOMICS_r;
      end
    //  Register: NVDLA_CSC.D_RELEASE     Address: 0x4048     External: false
    15'b001000000010010:
      begin
        d2l_NVDLA_CSC_D_RELEASE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_RELEASE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_RELEASE_r;
      end
    //  Register: NVDLA_CSC.D_CONV_STRIDE_EXT     Address: 0x404c     External: false
    15'b001000000010011:
      begin
        d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r;
      end
    //  Register: NVDLA_CSC.D_DILATION_EXT     Address: 0x4050     External: false
    15'b001000000010100:
      begin
        d2l_NVDLA_CSC_D_DILATION_EXT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_DILATION_EXT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_DILATION_EXT_r;
      end
    //  Register: NVDLA_CSC.D_ZERO_PADDING     Address: 0x4054     External: false
    15'b001000000010101:
      begin
        d2l_NVDLA_CSC_D_ZERO_PADDING_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_ZERO_PADDING_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_ZERO_PADDING_r;
      end
    //  Register: NVDLA_CSC.D_ZERO_PADDING_VALUE     Address: 0x4058     External: false
    15'b001000000010110:
      begin
        d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r;
      end
    //  Register: NVDLA_CSC.D_BANK     Address: 0x405c     External: false
    15'b001000000010111:
      begin
        d2l_NVDLA_CSC_D_BANK_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_BANK_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_BANK_r;
      end
    //  Register: NVDLA_CSC.D_PRA_CFG     Address: 0x4060     External: false
    15'b001000000011000:
      begin
        d2l_NVDLA_CSC_D_PRA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_PRA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_PRA_CFG_r;
      end
    //  Register: NVDLA_CSC.D_CYA     Address: 0x4064     External: false
    15'b001000000011001:
      begin
        d2l_NVDLA_CSC_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CSC_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CSC_D_CYA_r;
      end
    //  Register: NVDLA_CMAC_A.S_STATUS     Address: 0x5000     External: false
    15'b001010000000000:
      begin
        d2l_NVDLA_CMAC_A_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_A_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_A_S_STATUS_r;
      end
    //  Register: NVDLA_CMAC_A.S_POINTER     Address: 0x5004     External: false
    15'b001010000000001:
      begin
        d2l_NVDLA_CMAC_A_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_A_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_A_S_POINTER_r;
      end
    //  Register: NVDLA_CMAC_A.D_OP_ENABLE     Address: 0x5008     External: false
    15'b001010000000010:
      begin
        d2l_NVDLA_CMAC_A_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_A_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_A_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CMAC_A.D_MISC_CFG     Address: 0x500c     External: false
    15'b001010000000011:
      begin
        d2l_NVDLA_CMAC_A_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_A_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_A_D_MISC_CFG_r;
      end
    //  Register: NVDLA_CMAC_B.S_STATUS     Address: 0x6000     External: false
    15'b001100000000000:
      begin
        d2l_NVDLA_CMAC_B_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_B_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_B_S_STATUS_r;
      end
    //  Register: NVDLA_CMAC_B.S_POINTER     Address: 0x6004     External: false
    15'b001100000000001:
      begin
        d2l_NVDLA_CMAC_B_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_B_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_B_S_POINTER_r;
      end
    //  Register: NVDLA_CMAC_B.D_OP_ENABLE     Address: 0x6008     External: false
    15'b001100000000010:
      begin
        d2l_NVDLA_CMAC_B_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_B_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_B_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CMAC_B.D_MISC_CFG     Address: 0x600c     External: false
    15'b001100000000011:
      begin
        d2l_NVDLA_CMAC_B_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CMAC_B_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CMAC_B_D_MISC_CFG_r;
      end
    //  Register: NVDLA_CACC.S_STATUS     Address: 0x7000     External: false
    15'b001110000000000:
      begin
        d2l_NVDLA_CACC_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_S_STATUS_r;
      end
    //  Register: NVDLA_CACC.S_POINTER     Address: 0x7004     External: false
    15'b001110000000001:
      begin
        d2l_NVDLA_CACC_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_S_POINTER_r;
      end
    //  Register: NVDLA_CACC.D_OP_ENABLE     Address: 0x7008     External: false
    15'b001110000000010:
      begin
        d2l_NVDLA_CACC_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CACC.D_MISC_CFG     Address: 0x700c     External: false
    15'b001110000000011:
      begin
        d2l_NVDLA_CACC_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_MISC_CFG_r;
      end
    //  Register: NVDLA_CACC.D_DATAOUT_SIZE_0     Address: 0x7010     External: false
    15'b001110000000100:
      begin
        d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r;
      end
    //  Register: NVDLA_CACC.D_DATAOUT_SIZE_1     Address: 0x7014     External: false
    15'b001110000000101:
      begin
        d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r;
      end
    //  Register: NVDLA_CACC.D_DATAOUT_ADDR     Address: 0x7018     External: false
    15'b001110000000110:
      begin
        d2l_NVDLA_CACC_D_DATAOUT_ADDR_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_DATAOUT_ADDR_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_DATAOUT_ADDR_r;
      end
    //  Register: NVDLA_CACC.D_BATCH_NUMBER     Address: 0x701c     External: false
    15'b001110000000111:
      begin
        d2l_NVDLA_CACC_D_BATCH_NUMBER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_BATCH_NUMBER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_BATCH_NUMBER_r;
      end
    //  Register: NVDLA_CACC.D_LINE_STRIDE     Address: 0x7020     External: false
    15'b001110000001000:
      begin
        d2l_NVDLA_CACC_D_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_LINE_STRIDE_r;
      end
    //  Register: NVDLA_CACC.D_SURF_STRIDE     Address: 0x7024     External: false
    15'b001110000001001:
      begin
        d2l_NVDLA_CACC_D_SURF_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_SURF_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_SURF_STRIDE_r;
      end
    //  Register: NVDLA_CACC.D_DATAOUT_MAP     Address: 0x7028     External: false
    15'b001110000001010:
      begin
        d2l_NVDLA_CACC_D_DATAOUT_MAP_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_DATAOUT_MAP_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_DATAOUT_MAP_r;
      end
    //  Register: NVDLA_CACC.D_CLIP_CFG     Address: 0x702c     External: false
    15'b001110000001011:
      begin
        d2l_NVDLA_CACC_D_CLIP_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_CLIP_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_CLIP_CFG_r;
      end
    //  Register: NVDLA_CACC.D_OUT_SATURATION     Address: 0x7030     External: false
    15'b001110000001100:
      begin
        d2l_NVDLA_CACC_D_OUT_SATURATION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_OUT_SATURATION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_OUT_SATURATION_r;
      end
    //  Register: NVDLA_CACC.D_CYA     Address: 0x7034     External: false
    15'b001110000001101:
      begin
        d2l_NVDLA_CACC_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CACC_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CACC_D_CYA_r;
      end
    //  Register: NVDLA_SDP_RDMA.S_STATUS     Address: 0x8000     External: false
    15'b010000000000000:
      begin
        d2l_NVDLA_SDP_RDMA_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_S_STATUS_r;
      end
    //  Register: NVDLA_SDP_RDMA.S_POINTER     Address: 0x8004     External: false
    15'b010000000000001:
      begin
        d2l_NVDLA_SDP_RDMA_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_S_POINTER_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_OP_ENABLE     Address: 0x8008     External: false
    15'b010000000000010:
      begin
        d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH     Address: 0x800c     External: false
    15'b010000000000011:
      begin
        d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT     Address: 0x8010     External: false
    15'b010000000000100:
      begin
        d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL     Address: 0x8014     External: false
    15'b010000000000101:
      begin
        d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW     Address: 0x8018     External: false
    15'b010000000000110:
      begin
        d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH     Address: 0x801c     External: false
    15'b010000000000111:
      begin
        d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE     Address: 0x8020     External: false
    15'b010000000001000:
      begin
        d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE     Address: 0x8024     External: false
    15'b010000000001001:
      begin
        d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BRDMA_CFG     Address: 0x8028     External: false
    15'b010000000001010:
      begin
        d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW     Address: 0x802c     External: false
    15'b010000000001011:
      begin
        d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH     Address: 0x8030     External: false
    15'b010000000001100:
      begin
        d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BS_LINE_STRIDE     Address: 0x8034     External: false
    15'b010000000001101:
      begin
        d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE     Address: 0x8038     External: false
    15'b010000000001110:
      begin
        d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE     Address: 0x803c     External: false
    15'b010000000001111:
      begin
        d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_NRDMA_CFG     Address: 0x8040     External: false
    15'b010000000010000:
      begin
        d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW     Address: 0x8044     External: false
    15'b010000000010001:
      begin
        d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH     Address: 0x8048     External: false
    15'b010000000010010:
      begin
        d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BN_LINE_STRIDE     Address: 0x804c     External: false
    15'b010000000010011:
      begin
        d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE     Address: 0x8050     External: false
    15'b010000000010100:
      begin
        d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE     Address: 0x8054     External: false
    15'b010000000010101:
      begin
        d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_ERDMA_CFG     Address: 0x8058     External: false
    15'b010000000010110:
      begin
        d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW     Address: 0x805c     External: false
    15'b010000000010111:
      begin
        d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH     Address: 0x8060     External: false
    15'b010000000011000:
      begin
        d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_EW_LINE_STRIDE     Address: 0x8064     External: false
    15'b010000000011001:
      begin
        d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE     Address: 0x8068     External: false
    15'b010000000011010:
      begin
        d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE     Address: 0x806c     External: false
    15'b010000000011011:
      begin
        d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG     Address: 0x8070     External: false
    15'b010000000011100:
      begin
        d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_SRC_DMA_CFG     Address: 0x8074     External: false
    15'b010000000011101:
      begin
        d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM     Address: 0x8078     External: false
    15'b010000000011110:
      begin
        d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM     Address: 0x807c     External: false
    15'b010000000011111:
      begin
        d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_PERF_ENABLE     Address: 0x8080     External: false
    15'b010000000100000:
      begin
        d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL     Address: 0x8084     External: false
    15'b010000000100001:
      begin
        d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL     Address: 0x8088     External: false
    15'b010000000100010:
      begin
        d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL     Address: 0x808c     External: false
    15'b010000000100011:
      begin
        d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r;
      end
    //  Register: NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL     Address: 0x8090     External: false
    15'b010000000100100:
      begin
        d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r;
      end
    //  Register: NVDLA_SDP.S_STATUS     Address: 0x9000     External: false
    15'b010010000000000:
      begin
        d2l_NVDLA_SDP_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_STATUS_r;
      end
    //  Register: NVDLA_SDP.S_POINTER     Address: 0x9004     External: false
    15'b010010000000001:
      begin
        d2l_NVDLA_SDP_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_POINTER_r;
      end
    //  Register: NVDLA_SDP.S_LUT_ACCESS_CFG     Address: 0x9008     External: false
    15'b010010000000010:
      begin
        d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r;
      end
    //  Register: NVDLA_SDP.S_LUT_ACCESS_DATA     Address: 0x900c     External: false
    15'b010010000000011:
      begin
        d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r;
      end
    //  Register: NVDLA_SDP.S_LUT_CFG     Address: 0x9010     External: false
    15'b010010000000100:
      begin
        d2l_NVDLA_SDP_S_LUT_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_CFG_r;
      end
    //  Register: NVDLA_SDP.S_LUT_INFO     Address: 0x9014     External: false
    15'b010010000000101:
      begin
        d2l_NVDLA_SDP_S_LUT_INFO_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_INFO_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_INFO_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LE_START     Address: 0x9018     External: false
    15'b010010000000110:
      begin
        d2l_NVDLA_SDP_S_LUT_LE_START_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LE_START_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LE_START_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LE_END     Address: 0x901c     External: false
    15'b010010000000111:
      begin
        d2l_NVDLA_SDP_S_LUT_LE_END_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LE_END_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LE_END_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LO_START     Address: 0x9020     External: false
    15'b010010000001000:
      begin
        d2l_NVDLA_SDP_S_LUT_LO_START_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LO_START_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LO_START_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LO_END     Address: 0x9024     External: false
    15'b010010000001001:
      begin
        d2l_NVDLA_SDP_S_LUT_LO_END_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LO_END_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LO_END_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LE_SLOPE_SCALE     Address: 0x9028     External: false
    15'b010010000001010:
      begin
        d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT     Address: 0x902c     External: false
    15'b010010000001011:
      begin
        d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LO_SLOPE_SCALE     Address: 0x9030     External: false
    15'b010010000001100:
      begin
        d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r;
      end
    //  Register: NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT     Address: 0x9034     External: false
    15'b010010000001101:
      begin
        d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r;
      end
    //  Register: NVDLA_SDP.D_OP_ENABLE     Address: 0x9038     External: false
    15'b010010000001110:
      begin
        d2l_NVDLA_SDP_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_SDP.D_DATA_CUBE_WIDTH     Address: 0x903c     External: false
    15'b010010000001111:
      begin
        d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r;
      end
    //  Register: NVDLA_SDP.D_DATA_CUBE_HEIGHT     Address: 0x9040     External: false
    15'b010010000010000:
      begin
        d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r;
      end
    //  Register: NVDLA_SDP.D_DATA_CUBE_CHANNEL     Address: 0x9044     External: false
    15'b010010000010001:
      begin
        d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r;
      end
    //  Register: NVDLA_SDP.D_DST_BASE_ADDR_LOW     Address: 0x9048     External: false
    15'b010010000010010:
      begin
        d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_SDP.D_DST_BASE_ADDR_HIGH     Address: 0x904c     External: false
    15'b010010000010011:
      begin
        d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_SDP.D_DST_LINE_STRIDE     Address: 0x9050     External: false
    15'b010010000010100:
      begin
        d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r;
      end
    //  Register: NVDLA_SDP.D_DST_SURFACE_STRIDE     Address: 0x9054     External: false
    15'b010010000010101:
      begin
        d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_SDP.D_DP_BS_CFG     Address: 0x9058     External: false
    15'b010010000010110:
      begin
        d2l_NVDLA_SDP_D_DP_BS_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BS_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BS_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_BS_ALU_CFG     Address: 0x905c     External: false
    15'b010010000010111:
      begin
        d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE     Address: 0x9060     External: false
    15'b010010000011000:
      begin
        d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_BS_MUL_CFG     Address: 0x9064     External: false
    15'b010010000011001:
      begin
        d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE     Address: 0x9068     External: false
    15'b010010000011010:
      begin
        d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_BN_CFG     Address: 0x906c     External: false
    15'b010010000011011:
      begin
        d2l_NVDLA_SDP_D_DP_BN_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BN_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BN_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_BN_ALU_CFG     Address: 0x9070     External: false
    15'b010010000011100:
      begin
        d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE     Address: 0x9074     External: false
    15'b010010000011101:
      begin
        d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_BN_MUL_CFG     Address: 0x9078     External: false
    15'b010010000011110:
      begin
        d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE     Address: 0x907c     External: false
    15'b010010000011111:
      begin
        d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_CFG     Address: 0x9080     External: false
    15'b010010000100000:
      begin
        d2l_NVDLA_SDP_D_DP_EW_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_ALU_CFG     Address: 0x9084     External: false
    15'b010010000100001:
      begin
        d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE     Address: 0x9088     External: false
    15'b010010000100010:
      begin
        d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE     Address: 0x908c     External: false
    15'b010010000100011:
      begin
        d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE     Address: 0x9090     External: false
    15'b010010000100100:
      begin
        d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE     Address: 0x9094     External: false
    15'b010010000100101:
      begin
        d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_MUL_CFG     Address: 0x9098     External: false
    15'b010010000100110:
      begin
        d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE     Address: 0x909c     External: false
    15'b010010000100111:
      begin
        d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE     Address: 0x90a0     External: false
    15'b010010000101000:
      begin
        d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE     Address: 0x90a4     External: false
    15'b010010000101001:
      begin
        d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE     Address: 0x90a8     External: false
    15'b010010000101010:
      begin
        d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE     Address: 0x90ac     External: false
    15'b010010000101011:
      begin
        d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r;
      end
    //  Register: NVDLA_SDP.D_FEATURE_MODE_CFG     Address: 0x90b0     External: false
    15'b010010000101100:
      begin
        d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DST_DMA_CFG     Address: 0x90b4     External: false
    15'b010010000101101:
      begin
        d2l_NVDLA_SDP_D_DST_DMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DST_DMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DST_DMA_CFG_r;
      end
    //  Register: NVDLA_SDP.D_DST_BATCH_STRIDE     Address: 0x90b8     External: false
    15'b010010000101110:
      begin
        d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r;
      end
    //  Register: NVDLA_SDP.D_DATA_FORMAT     Address: 0x90bc     External: false
    15'b010010000101111:
      begin
        d2l_NVDLA_SDP_D_DATA_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_DATA_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_DATA_FORMAT_r;
      end
    //  Register: NVDLA_SDP.D_CVT_OFFSET     Address: 0x90c0     External: false
    15'b010010000110000:
      begin
        d2l_NVDLA_SDP_D_CVT_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_CVT_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_CVT_OFFSET_r;
      end
    //  Register: NVDLA_SDP.D_CVT_SCALE     Address: 0x90c4     External: false
    15'b010010000110001:
      begin
        d2l_NVDLA_SDP_D_CVT_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_CVT_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_CVT_SCALE_r;
      end
    //  Register: NVDLA_SDP.D_CVT_SHIFT     Address: 0x90c8     External: false
    15'b010010000110010:
      begin
        d2l_NVDLA_SDP_D_CVT_SHIFT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_CVT_SHIFT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_CVT_SHIFT_r;
      end
    //  Register: NVDLA_SDP.D_STATUS     Address: 0x90cc     External: false
    15'b010010000110011:
      begin
        d2l_NVDLA_SDP_D_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_STATUS_r;
      end
    //  Register: NVDLA_SDP.D_STATUS_NAN_INPUT_NUM     Address: 0x90d0     External: false
    15'b010010000110100:
      begin
        d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r;
      end
    //  Register: NVDLA_SDP.D_STATUS_INF_INPUT_NUM     Address: 0x90d4     External: false
    15'b010010000110101:
      begin
        d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r;
      end
    //  Register: NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM     Address: 0x90d8     External: false
    15'b010010000110110:
      begin
        d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r;
      end
    //  Register: NVDLA_SDP.D_PERF_ENABLE     Address: 0x90dc     External: false
    15'b010010000110111:
      begin
        d2l_NVDLA_SDP_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_SDP.D_PERF_WDMA_WRITE_STALL     Address: 0x90e0     External: false
    15'b010010000111000:
      begin
        d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r;
      end
    //  Register: NVDLA_SDP.D_PERF_LUT_UFLOW     Address: 0x90e4     External: false
    15'b010010000111001:
      begin
        d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r;
      end
    //  Register: NVDLA_SDP.D_PERF_LUT_OFLOW     Address: 0x90e8     External: false
    15'b010010000111010:
      begin
        d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r;
      end
    //  Register: NVDLA_SDP.D_PERF_OUT_SATURATION     Address: 0x90ec     External: false
    15'b010010000111011:
      begin
        d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r;
      end
    //  Register: NVDLA_SDP.D_PERF_LUT_HYBRID     Address: 0x90f0     External: false
    15'b010010000111100:
      begin
        d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r;
      end
    //  Register: NVDLA_SDP.D_PERF_LUT_LE_HIT     Address: 0x90f4     External: false
    15'b010010000111101:
      begin
        d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r;
      end
    //  Register: NVDLA_SDP.D_PERF_LUT_LO_HIT     Address: 0x90f8     External: false
    15'b010010000111110:
      begin
        d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r;
      end
    //  Register: NVDLA_PDP_RDMA.S_STATUS     Address: 0xa000     External: false
    15'b010100000000000:
      begin
        d2l_NVDLA_PDP_RDMA_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_S_STATUS_r;
      end
    //  Register: NVDLA_PDP_RDMA.S_POINTER     Address: 0xa004     External: false
    15'b010100000000001:
      begin
        d2l_NVDLA_PDP_RDMA_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_S_POINTER_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_OP_ENABLE     Address: 0xa008     External: false
    15'b010100000000010:
      begin
        d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH     Address: 0xa00c     External: false
    15'b010100000000011:
      begin
        d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT     Address: 0xa010     External: false
    15'b010100000000100:
      begin
        d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL     Address: 0xa014     External: false
    15'b010100000000101:
      begin
        d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_FLYING_MODE     Address: 0xa018     External: false
    15'b010100000000110:
      begin
        d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW     Address: 0xa01c     External: false
    15'b010100000000111:
      begin
        d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH     Address: 0xa020     External: false
    15'b010100000001000:
      begin
        d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE     Address: 0xa024     External: false
    15'b010100000001001:
      begin
        d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE     Address: 0xa028     External: false
    15'b010100000001010:
      begin
        d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_SRC_RAM_CFG     Address: 0xa02c     External: false
    15'b010100000001011:
      begin
        d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_DATA_FORMAT     Address: 0xa030     External: false
    15'b010100000001100:
      begin
        d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG     Address: 0xa034     External: false
    15'b010100000001101:
      begin
        d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG     Address: 0xa038     External: false
    15'b010100000001110:
      begin
        d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG     Address: 0xa03c     External: false
    15'b010100000001111:
      begin
        d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN     Address: 0xa040     External: false
    15'b010100000010000:
      begin
        d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_PERF_ENABLE     Address: 0xa044     External: false
    15'b010100000010001:
      begin
        d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_PERF_READ_STALL     Address: 0xa048     External: false
    15'b010100000010010:
      begin
        d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r;
      end
    //  Register: NVDLA_PDP_RDMA.D_CYA     Address: 0xa04c     External: false
    15'b010100000010011:
      begin
        d2l_NVDLA_PDP_RDMA_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_RDMA_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_RDMA_D_CYA_r;
      end
    //  Register: NVDLA_PDP.S_STATUS     Address: 0xb000     External: false
    15'b010110000000000:
      begin
        d2l_NVDLA_PDP_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_S_STATUS_r;
      end
    //  Register: NVDLA_PDP.S_POINTER     Address: 0xb004     External: false
    15'b010110000000001:
      begin
        d2l_NVDLA_PDP_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_S_POINTER_r;
      end
    //  Register: NVDLA_PDP.D_OP_ENABLE     Address: 0xb008     External: false
    15'b010110000000010:
      begin
        d2l_NVDLA_PDP_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_PDP.D_DATA_CUBE_IN_WIDTH     Address: 0xb00c     External: false
    15'b010110000000011:
      begin
        d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r;
      end
    //  Register: NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT     Address: 0xb010     External: false
    15'b010110000000100:
      begin
        d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r;
      end
    //  Register: NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL     Address: 0xb014     External: false
    15'b010110000000101:
      begin
        d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r;
      end
    //  Register: NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH     Address: 0xb018     External: false
    15'b010110000000110:
      begin
        d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r;
      end
    //  Register: NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT     Address: 0xb01c     External: false
    15'b010110000000111:
      begin
        d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r;
      end
    //  Register: NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL     Address: 0xb020     External: false
    15'b010110000001000:
      begin
        d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r;
      end
    //  Register: NVDLA_PDP.D_OPERATION_MODE_CFG     Address: 0xb024     External: false
    15'b010110000001001:
      begin
        d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r;
      end
    //  Register: NVDLA_PDP.D_NAN_FLUSH_TO_ZERO     Address: 0xb028     External: false
    15'b010110000001010:
      begin
        d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r;
      end
    //  Register: NVDLA_PDP.D_PARTIAL_WIDTH_IN     Address: 0xb02c     External: false
    15'b010110000001011:
      begin
        d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r;
      end
    //  Register: NVDLA_PDP.D_PARTIAL_WIDTH_OUT     Address: 0xb030     External: false
    15'b010110000001100:
      begin
        d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_KERNEL_CFG     Address: 0xb034     External: false
    15'b010110000001101:
      begin
        d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r;
      end
    //  Register: NVDLA_PDP.D_RECIP_KERNEL_WIDTH     Address: 0xb038     External: false
    15'b010110000001110:
      begin
        d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r;
      end
    //  Register: NVDLA_PDP.D_RECIP_KERNEL_HEIGHT     Address: 0xb03c     External: false
    15'b010110000001111:
      begin
        d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_CFG     Address: 0xb040     External: false
    15'b010110000010000:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG     Address: 0xb044     External: false
    15'b010110000010001:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG     Address: 0xb048     External: false
    15'b010110000010010:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG     Address: 0xb04c     External: false
    15'b010110000010011:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG     Address: 0xb050     External: false
    15'b010110000010100:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG     Address: 0xb054     External: false
    15'b010110000010101:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG     Address: 0xb058     External: false
    15'b010110000010110:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r;
      end
    //  Register: NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG     Address: 0xb05c     External: false
    15'b010110000010111:
      begin
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r;
      end
    //  Register: NVDLA_PDP.D_SRC_BASE_ADDR_LOW     Address: 0xb060     External: false
    15'b010110000011000:
      begin
        d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_PDP.D_SRC_BASE_ADDR_HIGH     Address: 0xb064     External: false
    15'b010110000011001:
      begin
        d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_PDP.D_SRC_LINE_STRIDE     Address: 0xb068     External: false
    15'b010110000011010:
      begin
        d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r;
      end
    //  Register: NVDLA_PDP.D_SRC_SURFACE_STRIDE     Address: 0xb06c     External: false
    15'b010110000011011:
      begin
        d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_PDP.D_DST_BASE_ADDR_LOW     Address: 0xb070     External: false
    15'b010110000011100:
      begin
        d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_PDP.D_DST_BASE_ADDR_HIGH     Address: 0xb074     External: false
    15'b010110000011101:
      begin
        d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_PDP.D_DST_LINE_STRIDE     Address: 0xb078     External: false
    15'b010110000011110:
      begin
        d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r;
      end
    //  Register: NVDLA_PDP.D_DST_SURFACE_STRIDE     Address: 0xb07c     External: false
    15'b010110000011111:
      begin
        d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_PDP.D_DST_RAM_CFG     Address: 0xb080     External: false
    15'b010110000100000:
      begin
        d2l_NVDLA_PDP_D_DST_RAM_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DST_RAM_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DST_RAM_CFG_r;
      end
    //  Register: NVDLA_PDP.D_DATA_FORMAT     Address: 0xb084     External: false
    15'b010110000100001:
      begin
        d2l_NVDLA_PDP_D_DATA_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_DATA_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_DATA_FORMAT_r;
      end
    //  Register: NVDLA_PDP.D_INF_INPUT_NUM     Address: 0xb088     External: false
    15'b010110000100010:
      begin
        d2l_NVDLA_PDP_D_INF_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_INF_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_INF_INPUT_NUM_r;
      end
    //  Register: NVDLA_PDP.D_NAN_INPUT_NUM     Address: 0xb08c     External: false
    15'b010110000100011:
      begin
        d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r;
      end
    //  Register: NVDLA_PDP.D_NAN_OUTPUT_NUM     Address: 0xb090     External: false
    15'b010110000100100:
      begin
        d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r;
      end
    //  Register: NVDLA_PDP.D_PERF_ENABLE     Address: 0xb094     External: false
    15'b010110000100101:
      begin
        d2l_NVDLA_PDP_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_PDP.D_PERF_WRITE_STALL     Address: 0xb098     External: false
    15'b010110000100110:
      begin
        d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r;
      end
    //  Register: NVDLA_PDP.D_CYA     Address: 0xb09c     External: false
    15'b010110000100111:
      begin
        d2l_NVDLA_PDP_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_PDP_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_PDP_D_CYA_r;
      end
    //  Register: NVDLA_CDP_RDMA.S_STATUS     Address: 0xc000     External: false
    15'b011000000000000:
      begin
        d2l_NVDLA_CDP_RDMA_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_S_STATUS_r;
      end
    //  Register: NVDLA_CDP_RDMA.S_POINTER     Address: 0xc004     External: false
    15'b011000000000001:
      begin
        d2l_NVDLA_CDP_RDMA_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_S_POINTER_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_OP_ENABLE     Address: 0xc008     External: false
    15'b011000000000010:
      begin
        d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_DATA_CUBE_WIDTH     Address: 0xc00c     External: false
    15'b011000000000011:
      begin
        d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_DATA_CUBE_HEIGHT     Address: 0xc010     External: false
    15'b011000000000100:
      begin
        d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_DATA_CUBE_CHANNEL     Address: 0xc014     External: false
    15'b011000000000101:
      begin
        d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_LOW     Address: 0xc018     External: false
    15'b011000000000110:
      begin
        d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_HIGH     Address: 0xc01c     External: false
    15'b011000000000111:
      begin
        d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_SRC_LINE_STRIDE     Address: 0xc020     External: false
    15'b011000000001000:
      begin
        d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_SRC_SURFACE_STRIDE     Address: 0xc024     External: false
    15'b011000000001001:
      begin
        d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_SRC_DMA_CFG     Address: 0xc028     External: false
    15'b011000000001010:
      begin
        d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_SRC_COMPRESSION_EN     Address: 0xc02c     External: false
    15'b011000000001011:
      begin
        d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_OPERATION_MODE     Address: 0xc030     External: false
    15'b011000000001100:
      begin
        d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_DATA_FORMAT     Address: 0xc034     External: false
    15'b011000000001101:
      begin
        d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_PERF_ENABLE     Address: 0xc038     External: false
    15'b011000000001110:
      begin
        d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_PERF_READ_STALL     Address: 0xc03c     External: false
    15'b011000000001111:
      begin
        d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r;
      end
    //  Register: NVDLA_CDP_RDMA.D_CYA     Address: 0xc040     External: false
    15'b011000000010000:
      begin
        d2l_NVDLA_CDP_RDMA_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_RDMA_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_RDMA_D_CYA_r;
      end
    //  Register: NVDLA_CDP.S_STATUS     Address: 0xd000     External: false
    15'b011010000000000:
      begin
        d2l_NVDLA_CDP_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_STATUS_r;
      end
    //  Register: NVDLA_CDP.S_POINTER     Address: 0xd004     External: false
    15'b011010000000001:
      begin
        d2l_NVDLA_CDP_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_POINTER_r;
      end
    //  Register: NVDLA_CDP.S_LUT_ACCESS_CFG     Address: 0xd008     External: false
    15'b011010000000010:
      begin
        d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r;
      end
    //  Register: NVDLA_CDP.S_LUT_ACCESS_DATA     Address: 0xd00c     External: false
    15'b011010000000011:
      begin
        d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r;
      end
    //  Register: NVDLA_CDP.S_LUT_CFG     Address: 0xd010     External: false
    15'b011010000000100:
      begin
        d2l_NVDLA_CDP_S_LUT_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_CFG_r;
      end
    //  Register: NVDLA_CDP.S_LUT_INFO     Address: 0xd014     External: false
    15'b011010000000101:
      begin
        d2l_NVDLA_CDP_S_LUT_INFO_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_INFO_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_INFO_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LE_START_LOW     Address: 0xd018     External: false
    15'b011010000000110:
      begin
        d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LE_START_HIGH     Address: 0xd01c     External: false
    15'b011010000000111:
      begin
        d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LE_END_LOW     Address: 0xd020     External: false
    15'b011010000001000:
      begin
        d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LE_END_HIGH     Address: 0xd024     External: false
    15'b011010000001001:
      begin
        d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LO_START_LOW     Address: 0xd028     External: false
    15'b011010000001010:
      begin
        d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LO_START_HIGH     Address: 0xd02c     External: false
    15'b011010000001011:
      begin
        d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LO_END_LOW     Address: 0xd030     External: false
    15'b011010000001100:
      begin
        d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LO_END_HIGH     Address: 0xd034     External: false
    15'b011010000001101:
      begin
        d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LE_SLOPE_SCALE     Address: 0xd038     External: false
    15'b011010000001110:
      begin
        d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LE_SLOPE_SHIFT     Address: 0xd03c     External: false
    15'b011010000001111:
      begin
        d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LO_SLOPE_SCALE     Address: 0xd040     External: false
    15'b011010000010000:
      begin
        d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r;
      end
    //  Register: NVDLA_CDP.S_LUT_LO_SLOPE_SHIFT     Address: 0xd044     External: false
    15'b011010000010001:
      begin
        d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r;
      end
    //  Register: NVDLA_CDP.D_OP_ENABLE     Address: 0xd048     External: false
    15'b011010000010010:
      begin
        d2l_NVDLA_CDP_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CDP.D_FUNC_BYPASS     Address: 0xd04c     External: false
    15'b011010000010011:
      begin
        d2l_NVDLA_CDP_D_FUNC_BYPASS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_FUNC_BYPASS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_FUNC_BYPASS_r;
      end
    //  Register: NVDLA_CDP.D_DST_BASE_ADDR_LOW     Address: 0xd050     External: false
    15'b011010000010100:
      begin
        d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDP.D_DST_BASE_ADDR_HIGH     Address: 0xd054     External: false
    15'b011010000010101:
      begin
        d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDP.D_DST_LINE_STRIDE     Address: 0xd058     External: false
    15'b011010000010110:
      begin
        d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r;
      end
    //  Register: NVDLA_CDP.D_DST_SURFACE_STRIDE     Address: 0xd05c     External: false
    15'b011010000010111:
      begin
        d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r;
      end
    //  Register: NVDLA_CDP.D_DST_DMA_CFG     Address: 0xd060     External: false
    15'b011010000011000:
      begin
        d2l_NVDLA_CDP_D_DST_DMA_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DST_DMA_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DST_DMA_CFG_r;
      end
    //  Register: NVDLA_CDP.D_DST_COMPRESSION_EN     Address: 0xd064     External: false
    15'b011010000011001:
      begin
        d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r;
      end
    //  Register: NVDLA_CDP.D_DATA_FORMAT     Address: 0xd068     External: false
    15'b011010000011010:
      begin
        d2l_NVDLA_CDP_D_DATA_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATA_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATA_FORMAT_r;
      end
    //  Register: NVDLA_CDP.D_NAN_FLUSH_TO_ZERO     Address: 0xd06c     External: false
    15'b011010000011011:
      begin
        d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r;
      end
    //  Register: NVDLA_CDP.D_LRN_CFG     Address: 0xd070     External: false
    15'b011010000011100:
      begin
        d2l_NVDLA_CDP_D_LRN_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_LRN_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_LRN_CFG_r;
      end
    //  Register: NVDLA_CDP.D_DATIN_OFFSET     Address: 0xd074     External: false
    15'b011010000011101:
      begin
        d2l_NVDLA_CDP_D_DATIN_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATIN_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATIN_OFFSET_r;
      end
    //  Register: NVDLA_CDP.D_DATIN_SCALE     Address: 0xd078     External: false
    15'b011010000011110:
      begin
        d2l_NVDLA_CDP_D_DATIN_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATIN_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATIN_SCALE_r;
      end
    //  Register: NVDLA_CDP.D_DATIN_SHIFTER     Address: 0xd07c     External: false
    15'b011010000011111:
      begin
        d2l_NVDLA_CDP_D_DATIN_SHIFTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATIN_SHIFTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATIN_SHIFTER_r;
      end
    //  Register: NVDLA_CDP.D_DATOUT_OFFSET     Address: 0xd080     External: false
    15'b011010000100000:
      begin
        d2l_NVDLA_CDP_D_DATOUT_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATOUT_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATOUT_OFFSET_r;
      end
    //  Register: NVDLA_CDP.D_DATOUT_SCALE     Address: 0xd084     External: false
    15'b011010000100001:
      begin
        d2l_NVDLA_CDP_D_DATOUT_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATOUT_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATOUT_SCALE_r;
      end
    //  Register: NVDLA_CDP.D_DATOUT_SHIFTER     Address: 0xd088     External: false
    15'b011010000100010:
      begin
        d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r;
      end
    //  Register: NVDLA_CDP.D_NAN_INPUT_NUM     Address: 0xd08c     External: false
    15'b011010000100011:
      begin
        d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r;
      end
    //  Register: NVDLA_CDP.D_INF_INPUT_NUM     Address: 0xd090     External: false
    15'b011010000100100:
      begin
        d2l_NVDLA_CDP_D_INF_INPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_INF_INPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_INF_INPUT_NUM_r;
      end
    //  Register: NVDLA_CDP.D_NAN_OUTPUT_NUM     Address: 0xd094     External: false
    15'b011010000100101:
      begin
        d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r;
      end
    //  Register: NVDLA_CDP.D_OUT_SATURATION     Address: 0xd098     External: false
    15'b011010000100110:
      begin
        d2l_NVDLA_CDP_D_OUT_SATURATION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_OUT_SATURATION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_OUT_SATURATION_r;
      end
    //  Register: NVDLA_CDP.D_PERF_ENABLE     Address: 0xd09c     External: false
    15'b011010000100111:
      begin
        d2l_NVDLA_CDP_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_CDP.D_PERF_WRITE_STALL     Address: 0xd0a0     External: false
    15'b011010000101000:
      begin
        d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r;
      end
    //  Register: NVDLA_CDP.D_PERF_LUT_UFLOW     Address: 0xd0a4     External: false
    15'b011010000101001:
      begin
        d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r;
      end
    //  Register: NVDLA_CDP.D_PERF_LUT_OFLOW     Address: 0xd0a8     External: false
    15'b011010000101010:
      begin
        d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r;
      end
    //  Register: NVDLA_CDP.D_PERF_LUT_HYBRID     Address: 0xd0ac     External: false
    15'b011010000101011:
      begin
        d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r;
      end
    //  Register: NVDLA_CDP.D_PERF_LUT_LE_HIT     Address: 0xd0b0     External: false
    15'b011010000101100:
      begin
        d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r;
      end
    //  Register: NVDLA_CDP.D_PERF_LUT_LO_HIT     Address: 0xd0b4     External: false
    15'b011010000101101:
      begin
        d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r;
      end
    //  Register: NVDLA_CDP.D_CYA     Address: 0xd0b8     External: false
    15'b011010000101110:
      begin
        d2l_NVDLA_CDP_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDP_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDP_D_CYA_r;
      end
    //  Register: NVDLA_GEC.FEATURE     Address: 0xe000     External: false
    15'b011100000000000:
      begin
        d2l_NVDLA_GEC_FEATURE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_FEATURE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_FEATURE_r;
      end
    //  Register: NVDLA_GEC.SWRESET     Address: 0xe004     External: false
    15'b011100000000001:
      begin
        d2l_NVDLA_GEC_SWRESET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_SWRESET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_SWRESET_r;
      end
    //  Register: NVDLA_GEC.MISSIONERR_TYPE     Address: 0xe008     External: false
    15'b011100000000010:
      begin
        d2l_NVDLA_GEC_MISSIONERR_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_MISSIONERR_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_MISSIONERR_TYPE_r;
      end
    //  Register: NVDLA_GEC.CURRENT_COUNTER_VALUE     Address: 0xe00c     External: false
    15'b011100000000011:
      begin
        d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r;
      end
    //  Register: NVDLA_GEC.MISSIONERR_INDEX     Address: 0xe014     External: false
    15'b011100000000101:
      begin
        d2l_NVDLA_GEC_MISSIONERR_INDEX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_MISSIONERR_INDEX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_MISSIONERR_INDEX_r;
      end
    //  Register: NVDLA_GEC.CORRECTABLE_THRESHOLD     Address: 0xe018     External: false
    15'b011100000000110:
      begin
        d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r;
      end
    //  Register: NVDLA_GEC.MISSIONERR_INJECT_UNLOCK     Address: 0xe01c     External: false
    15'b011100000000111:
      begin
        d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_MISSIONERR_ENABLE     Address: 0xe030     External: false
    15'b011100000001100:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_MISSIONERR_FORCE     Address: 0xe034     External: false
    15'b011100000001101:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_MISSIONERR_STATUS     Address: 0xe038     External: false
    15'b011100000001110:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_MISSIONERR_INJECT     Address: 0xe03c     External: false
    15'b011100000001111:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_LATENTERR_ENABLE     Address: 0xe040     External: false
    15'b011100000010000:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_LATENTERR_FORCE     Address: 0xe044     External: false
    15'b011100000010001:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_LATENTERR_STATUS     Address: 0xe048     External: false
    15'b011100000010010:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE0_COUNTER_RELOAD     Address: 0xe050     External: false
    15'b011100000010100:
      begin
        d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_MISSIONERR_ENABLE     Address: 0xe060     External: false
    15'b011100000011000:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_MISSIONERR_FORCE     Address: 0xe064     External: false
    15'b011100000011001:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_MISSIONERR_STATUS     Address: 0xe068     External: false
    15'b011100000011010:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_MISSIONERR_INJECT     Address: 0xe06c     External: false
    15'b011100000011011:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_LATENTERR_ENABLE     Address: 0xe070     External: false
    15'b011100000011100:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_LATENTERR_FORCE     Address: 0xe074     External: false
    15'b011100000011101:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_LATENTERR_STATUS     Address: 0xe078     External: false
    15'b011100000011110:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_COUNTER_RELOAD     Address: 0xe080     External: false
    15'b011100000100000:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS     Address: 0xe084     External: false
    15'b011100000100001:
      begin
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_MISSIONERR_ENABLE     Address: 0xe090     External: false
    15'b011100000100100:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_MISSIONERR_FORCE     Address: 0xe094     External: false
    15'b011100000100101:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_MISSIONERR_STATUS     Address: 0xe098     External: false
    15'b011100000100110:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_MISSIONERR_INJECT     Address: 0xe09c     External: false
    15'b011100000100111:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_LATENTERR_ENABLE     Address: 0xe0a0     External: false
    15'b011100000101000:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_LATENTERR_FORCE     Address: 0xe0a4     External: false
    15'b011100000101001:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_LATENTERR_STATUS     Address: 0xe0a8     External: false
    15'b011100000101010:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r;
      end
    //  Register: NVDLA_GEC.ERRSLICE2_COUNTER_RELOAD     Address: 0xe0b0     External: false
    15'b011100000101100:
      begin
        d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r;
      end
    //  Register: NVDLA_CVIF.CFG_RD_WEIGHT_0     Address: 0xf000     External: false
    15'b011110000000000:
      begin
        d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r;
      end
    //  Register: NVDLA_CVIF.CFG_RD_WEIGHT_1     Address: 0xf004     External: false
    15'b011110000000001:
      begin
        d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r;
      end
    //  Register: NVDLA_CVIF.CFG_RD_WEIGHT_2     Address: 0xf008     External: false
    15'b011110000000010:
      begin
        d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r;
      end
    //  Register: NVDLA_CVIF.CFG_WR_WEIGHT_0     Address: 0xf00c     External: false
    15'b011110000000011:
      begin
        d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r;
      end
    //  Register: NVDLA_CVIF.CFG_WR_WEIGHT_1     Address: 0xf010     External: false
    15'b011110000000100:
      begin
        d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r;
      end
    //  Register: NVDLA_CVIF.CFG_OUTSTANDING_CNT     Address: 0xf014     External: false
    15'b011110000000101:
      begin
        d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r;
      end
    //  Register: NVDLA_CVIF.STATUS     Address: 0xf018     External: false
    15'b011110000000110:
      begin
        d2l_NVDLA_CVIF_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CVIF_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CVIF_STATUS_r;
      end
    //  Register: NVDLA_BDMA.CFG_SRC_ADDR_LOW     Address: 0x10000     External: false
    15'b100000000000000:
      begin
        d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r;
      end
    //  Register: NVDLA_BDMA.CFG_SRC_ADDR_HIGH     Address: 0x10004     External: false
    15'b100000000000001:
      begin
        d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r;
      end
    //  Register: NVDLA_BDMA.CFG_DST_ADDR_LOW     Address: 0x10008     External: false
    15'b100000000000010:
      begin
        d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r;
      end
    //  Register: NVDLA_BDMA.CFG_DST_ADDR_HIGH     Address: 0x1000c     External: false
    15'b100000000000011:
      begin
        d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r;
      end
    //  Register: NVDLA_BDMA.CFG_LINE     Address: 0x10010     External: false
    15'b100000000000100:
      begin
        d2l_NVDLA_BDMA_CFG_LINE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_LINE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_LINE_r;
      end
    //  Register: NVDLA_BDMA.CFG_CMD     Address: 0x10014     External: false
    15'b100000000000101:
      begin
        d2l_NVDLA_BDMA_CFG_CMD_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_CMD_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_CMD_r;
      end
    //  Register: NVDLA_BDMA.CFG_LINE_REPEAT     Address: 0x10018     External: false
    15'b100000000000110:
      begin
        d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r;
      end
    //  Register: NVDLA_BDMA.CFG_SRC_LINE     Address: 0x1001c     External: false
    15'b100000000000111:
      begin
        d2l_NVDLA_BDMA_CFG_SRC_LINE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_SRC_LINE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_SRC_LINE_r;
      end
    //  Register: NVDLA_BDMA.CFG_DST_LINE     Address: 0x10020     External: false
    15'b100000000001000:
      begin
        d2l_NVDLA_BDMA_CFG_DST_LINE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_DST_LINE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_DST_LINE_r;
      end
    //  Register: NVDLA_BDMA.CFG_SURF_REPEAT     Address: 0x10024     External: false
    15'b100000000001001:
      begin
        d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r;
      end
    //  Register: NVDLA_BDMA.CFG_SRC_SURF     Address: 0x10028     External: false
    15'b100000000001010:
      begin
        d2l_NVDLA_BDMA_CFG_SRC_SURF_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_SRC_SURF_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_SRC_SURF_r;
      end
    //  Register: NVDLA_BDMA.CFG_DST_SURF     Address: 0x1002c     External: false
    15'b100000000001011:
      begin
        d2l_NVDLA_BDMA_CFG_DST_SURF_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_DST_SURF_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_DST_SURF_r;
      end
    //  Register: NVDLA_BDMA.CFG_OP     Address: 0x10030     External: false
    15'b100000000001100:
      begin
        d2l_NVDLA_BDMA_CFG_OP_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_OP_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_OP_r;
      end
    //  Register: NVDLA_BDMA.CFG_LAUNCH0     Address: 0x10034     External: false
    15'b100000000001101:
      begin
        d2l_NVDLA_BDMA_CFG_LAUNCH0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_LAUNCH0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_LAUNCH0_r;
      end
    //  Register: NVDLA_BDMA.CFG_LAUNCH1     Address: 0x10038     External: false
    15'b100000000001110:
      begin
        d2l_NVDLA_BDMA_CFG_LAUNCH1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_LAUNCH1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_LAUNCH1_r;
      end
    //  Register: NVDLA_BDMA.CFG_STATUS     Address: 0x1003c     External: false
    15'b100000000001111:
      begin
        d2l_NVDLA_BDMA_CFG_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_CFG_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_CFG_STATUS_r;
      end
    //  Register: NVDLA_BDMA.STATUS     Address: 0x10040     External: false
    15'b100000000010000:
      begin
        d2l_NVDLA_BDMA_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_STATUS_r;
      end
    //  Register: NVDLA_BDMA.STATUS_GRP0_READ_STALL     Address: 0x10044     External: false
    15'b100000000010001:
      begin
        d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r;
      end
    //  Register: NVDLA_BDMA.STATUS_GRP0_WRITE_STALL     Address: 0x10048     External: false
    15'b100000000010010:
      begin
        d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r;
      end
    //  Register: NVDLA_BDMA.STATUS_GRP1_READ_STALL     Address: 0x1004c     External: false
    15'b100000000010011:
      begin
        d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r;
      end
    //  Register: NVDLA_BDMA.STATUS_GRP1_WRITE_STALL     Address: 0x10050     External: false
    15'b100000000010100:
      begin
        d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r;
      end
    //  Register: NVDLA_RBK.S_STATUS     Address: 0x11000     External: false
    15'b100010000000000:
      begin
        d2l_NVDLA_RBK_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_S_STATUS_r;
      end
    //  Register: NVDLA_RBK.S_POINTER     Address: 0x11004     External: false
    15'b100010000000001:
      begin
        d2l_NVDLA_RBK_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_S_POINTER_r;
      end
    //  Register: NVDLA_RBK.D_OP_ENABLE     Address: 0x11008     External: false
    15'b100010000000010:
      begin
        d2l_NVDLA_RBK_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_RBK.D_MISC_CFG     Address: 0x1100c     External: false
    15'b100010000000011:
      begin
        d2l_NVDLA_RBK_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_MISC_CFG_r;
      end
    //  Register: NVDLA_RBK.D_DAIN_RAM_TYPE     Address: 0x11010     External: false
    15'b100010000000100:
      begin
        d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r;
      end
    //  Register: NVDLA_RBK.D_DATAIN_SIZE_0     Address: 0x11014     External: false
    15'b100010000000101:
      begin
        d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r;
      end
    //  Register: NVDLA_RBK.D_DATAIN_SIZE_1     Address: 0x11018     External: false
    15'b100010000000110:
      begin
        d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r;
      end
    //  Register: NVDLA_RBK.D_DAIN_ADDR_HIGH     Address: 0x1101c     External: false
    15'b100010000000111:
      begin
        d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r;
      end
    //  Register: NVDLA_RBK.D_DAIN_ADDR_LOW     Address: 0x11020     External: false
    15'b100010000001000:
      begin
        d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r;
      end
    //  Register: NVDLA_RBK.D_DAIN_LINE_STRIDE     Address: 0x11024     External: false
    15'b100010000001001:
      begin
        d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_DAIN_SURF_STRIDE     Address: 0x11028     External: false
    15'b100010000001010:
      begin
        d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_DAIN_PLANAR_STRIDE     Address: 0x1102c     External: false
    15'b100010000001011:
      begin
        d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_DAOUT_RAM_TYPE     Address: 0x11030     External: false
    15'b100010000001100:
      begin
        d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r;
      end
    //  Register: NVDLA_RBK.D_DATAOUT_SIZE_1     Address: 0x11034     External: false
    15'b100010000001101:
      begin
        d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r;
      end
    //  Register: NVDLA_RBK.D_DAOUT_ADDR_HIGH     Address: 0x11038     External: false
    15'b100010000001110:
      begin
        d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r;
      end
    //  Register: NVDLA_RBK.D_DAOUT_ADDR_LOW     Address: 0x1103c     External: false
    15'b100010000001111:
      begin
        d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r;
      end
    //  Register: NVDLA_RBK.D_DAOUT_LINE_STRIDE     Address: 0x11040     External: false
    15'b100010000010000:
      begin
        d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_CONTRACT_STRIDE_0     Address: 0x11044     External: false
    15'b100010000010001:
      begin
        d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r;
      end
    //  Register: NVDLA_RBK.D_CONTRACT_STRIDE_1     Address: 0x11048     External: false
    15'b100010000010010:
      begin
        d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r;
      end
    //  Register: NVDLA_RBK.D_DAOUT_SURF_STRIDE     Address: 0x1104c     External: false
    15'b100010000010011:
      begin
        d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_DAOUT_PLANAR_STRIDE     Address: 0x11050     External: false
    15'b100010000010100:
      begin
        d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_DECONV_STRIDE     Address: 0x11054     External: false
    15'b100010000010101:
      begin
        d2l_NVDLA_RBK_D_DECONV_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_DECONV_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_DECONV_STRIDE_r;
      end
    //  Register: NVDLA_RBK.D_PERF_ENABLE     Address: 0x11058     External: false
    15'b100010000010110:
      begin
        d2l_NVDLA_RBK_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_RBK.D_PERF_READ_STALL     Address: 0x1105c     External: false
    15'b100010000010111:
      begin
        d2l_NVDLA_RBK_D_PERF_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_PERF_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_PERF_READ_STALL_r;
      end
    //  Register: NVDLA_RBK.D_PERF_WRITE_STALL     Address: 0x11060     External: false
    15'b100010000011000:
      begin
        d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r;
      end
    endcase
  end
  
endmodule

//
//---------- module addrmap_NVDLA_pio
//
module addrmap_NVDLA_pio
(
  clk,
  reset,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w,
  h2l_NVDLA_MCIF_STATUS_IDLE_w,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w,
  h2l_NVDLA_CSC_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CSC_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CSC_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CACC_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CACC_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CACC_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w,
  h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w,
  h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w,
  h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w,
  h2l_NVDLA_SDP_S_STATUS_STATUS_0_w,
  h2l_NVDLA_SDP_S_STATUS_STATUS_1_w,
  h2l_NVDLA_SDP_S_POINTER_CONSUMER_w,
  h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w,
  h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w,
  h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w,
  h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w,
  h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w,
  h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w,
  h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w,
  h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w,
  h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w,
  h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w,
  h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w,
  h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w,
  h2l_NVDLA_PDP_S_STATUS_STATUS_0_w,
  h2l_NVDLA_PDP_S_STATUS_STATUS_1_w,
  h2l_NVDLA_PDP_S_POINTER_CONSUMER_w,
  h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w,
  h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w,
  h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w,
  h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w,
  h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w,
  h2l_NVDLA_CDP_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDP_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDP_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w,
  h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w,
  h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w,
  h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w,
  h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w,
  h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w,
  h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w,
  h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w,
  h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w,
  h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w,
  h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w,
  h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w,
  h2l_NVDLA_CVIF_STATUS_IDLE_w,
  h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w,
  h2l_NVDLA_BDMA_STATUS_IDLE_w,
  h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w,
  h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w,
  h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w,
  h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w,
  h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w,
  h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w,
  h2l_NVDLA_RBK_S_STATUS_STATUS_0_w,
  h2l_NVDLA_RBK_S_STATUS_STATUS_1_w,
  h2l_NVDLA_RBK_S_POINTER_CONSUMER_w,
  h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w,
  h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,

  l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r,
  l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r,
  l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r,
  l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r,
  l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r,
  l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r,
  l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r,
  l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r,
  l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r,
  l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r,
  l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r,
  l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r,
  l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r,
  l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r,
  l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r,
  l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r,
  l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r,
  l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r,
  l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r,
  l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDMA_D_CYA_CYA_r,
  l2h_NVDLA_CSC_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r,
  l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r,
  l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r,
  l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r,
  l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r,
  l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r,
  l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r,
  l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r,
  l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r,
  l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r,
  l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r,
  l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r,
  l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r,
  l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r,
  l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r,
  l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r,
  l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r,
  l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r,
  l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r,
  l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r,
  l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r,
  l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r,
  l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r,
  l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r,
  l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r,
  l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r,
  l2h_NVDLA_CSC_D_BANK_DATA_BANK_r,
  l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r,
  l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r,
  l2h_NVDLA_CSC_D_CYA_CYA_r,
  l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CACC_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r,
  l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r,
  l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r,
  l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r,
  l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r,
  l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r,
  l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r,
  l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r,
  l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r,
  l2h_NVDLA_CACC_D_CYA_CYA_r,
  l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r,
  l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r,
  l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r,
  l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r,
  l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r,
  l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r,
  l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r,
  l2h_NVDLA_SDP_S_POINTER_PRODUCER_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r,
  l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r,
  l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r,
  l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r,
  l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r,
  l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r,
  l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r,
  l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r,
  l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r,
  l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r,
  l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r,
  l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r,
  l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r,
  l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r,
  l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r,
  l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r,
  l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r,
  l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r,
  l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r,
  l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r,
  l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r,
  l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r,
  l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r,
  l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r,
  l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r,
  l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r,
  l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r,
  l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r,
  l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r,
  l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r,
  l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r,
  l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r,
  l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r,
  l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r,
  l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r,
  l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r,
  l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r,
  l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r,
  l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r,
  l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r,
  l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r,
  l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r,
  l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r,
  l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r,
  l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r,
  l2h_NVDLA_PDP_S_POINTER_PRODUCER_r,
  l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r,
  l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r,
  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r,
  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r,
  l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r,
  l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r,
  l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r,
  l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r,
  l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r,
  l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r,
  l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r,
  l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r,
  l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r,
  l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r,
  l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r,
  l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r,
  l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r,
  l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_PDP_D_CYA_CYA_r,
  l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r,
  l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r,
  l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r,
  l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r,
  l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r,
  l2h_NVDLA_CDP_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r,
  l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r,
  l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r,
  l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r,
  l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r,
  l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r,
  l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r,
  l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r,
  l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r,
  l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r,
  l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r,
  l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r,
  l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r,
  l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r,
  l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r,
  l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r,
  l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r,
  l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r,
  l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r,
  l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r,
  l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r,
  l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r,
  l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r,
  l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r,
  l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r,
  l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r,
  l2h_NVDLA_CDP_D_CYA_CYA_r,
  l2h_NVDLA_GEC_FEATURE_NUM_ERR_r,
  l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r,
  l2h_NVDLA_GEC_SWRESET_SWRST_r,
  l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r,
  l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r,
  l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r,
  l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r,
  l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r,
  l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r,
  l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r,
  l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r,
  l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r,
  l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r,
  l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r,
  l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r,
  l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r,
  l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r,
  l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r,
  l2h_NVDLA_BDMA_CFG_LINE_SIZE_r,
  l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r,
  l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r,
  l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r,
  l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r,
  l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r,
  l2h_NVDLA_BDMA_CFG_OP_EN_r,
  l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r,
  l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r,
  l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r,
  l2h_NVDLA_RBK_S_POINTER_PRODUCER_r,
  l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r,
  l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r,
  l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r,
  l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r,
  l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r,
  l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r,
  l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r,
  l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r,
  l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r,
  l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r,
  l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r,
  l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r,
  l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r,
  l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r,
  l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r,
  l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r,
  l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r,
  l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r,
  l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r,
  l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r,
  l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r,
  l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r,
  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w;
  input    h2l_NVDLA_MCIF_STATUS_IDLE_w;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w;
  input    h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w;
  input     [1:0] h2l_NVDLA_CSC_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CSC_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CSC_S_POINTER_CONSUMER_w;
  input     [1:0] h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w;
  input     [1:0] h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w;
  input     [1:0] h2l_NVDLA_CACC_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CACC_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CACC_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w;
  input     [1:0] h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w;
  input     [1:0] h2l_NVDLA_SDP_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_SDP_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_SDP_S_POINTER_CONSUMER_w;
  input    h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w;
  input     [31:0] h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w;
  input     [31:0] h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w;
  input     [1:0] h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w;
  input     [1:0] h2l_NVDLA_PDP_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_PDP_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_PDP_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w;
  input     [31:0] h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w;
  input     [1:0] h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w;
  input     [1:0] h2l_NVDLA_CDP_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDP_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDP_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w;
  input     [31:0] h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w;
  input     [31:0] h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w;
  input     [31:0] h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w;
  input     [5:0] h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w;
  input     [8:0] h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w;
  input    h2l_NVDLA_CVIF_STATUS_IDLE_w;
  input     [7:0] h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w;
  input    h2l_NVDLA_BDMA_STATUS_IDLE_w;
  input    h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w;
  input    h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w;
  input     [31:0] h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w;
  input     [1:0] h2l_NVDLA_RBK_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_RBK_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_RBK_S_POINTER_CONSUMER_w;
  input     [31:0] h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w;
  input     [31:0] h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;

  //------- outputs
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r;
  output     [7:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r;
  output     [7:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r;
  output     [15:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r;
  output     [7:0] l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r;
  output    l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r;
  output    l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r;
  output     [2:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r;
  output    l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r;
  output     [13:0] l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r;
  output     [11:0] l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  output     [17:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r;
  output     [27:0] l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r;
  output    l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r;
  output    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r;
  output     [5:0] l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r;
  output     [15:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r;
  output    l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output    l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_CDMA_D_CYA_CYA_r;
  output    l2h_NVDLA_CSC_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r;
  output    l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  output    l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r;
  output     [1:0] l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r;
  output     [13:0] l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r;
  output    l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  output     [4:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r;
  output     [12:0] l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r;
  output     [31:0] l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  output     [27:0] l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  output     [20:0] l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r;
  output     [11:0] l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r;
  output     [2:0] l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r;
  output     [2:0] l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r;
  output     [4:0] l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r;
  output     [4:0] l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r;
  output     [15:0] l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  output     [4:0] l2h_NVDLA_CSC_D_BANK_DATA_BANK_r;
  output     [4:0] l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r;
  output     [1:0] l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r;
  output     [31:0] l2h_NVDLA_CSC_D_CYA_CYA_r;
  output    l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CACC_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r;
  output     [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r;
  output     [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  output     [31:0] l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r;
  output     [4:0] l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r;
  output     [23:0] l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r;
  output     [23:0] l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r;
  output    l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r;
  output    l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r;
  output     [4:0] l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r;
  output     [31:0] l2h_NVDLA_CACC_D_CYA_CYA_r;
  output    l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r;
  output     [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r;
  output    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r;
  output    l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r;
  output     [1:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r;
  output     [4:0] l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r;
  output    l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r;
  output    l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r;
  output    l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r;
  output    l2h_NVDLA_SDP_S_POINTER_PRODUCER_r;
  output     [9:0] l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r;
  output    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r;
  output    l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r;
  output    l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r;
  output     [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r;
  output     [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r;
  output     [7:0] l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r;
  output     [31:0] l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r;
  output    l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r;
  output     [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r;
  output     [1:0] l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r;
  output    l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r;
  output     [7:0] l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r;
  output     [1:0] l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r;
  output    l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r;
  output     [7:0] l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r;
  output     [1:0] l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r;
  output    l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r;
  output    l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r;
  output    l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r;
  output    l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r;
  output    l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r;
  output     [31:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r;
  output     [5:0] l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r;
  output     [9:0] l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r;
  output    l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r;
  output     [4:0] l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r;
  output    l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r;
  output     [1:0] l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r;
  output     [1:0] l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r;
  output     [31:0] l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r;
  output     [5:0] l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r;
  output    l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r;
  output    l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r;
  output     [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r;
  output    l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output    l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r;
  output     [1:0] l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r;
  output     [7:0] l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r;
  output     [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r;
  output     [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r;
  output     [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r;
  output     [9:0] l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r;
  output    l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r;
  output    l2h_NVDLA_PDP_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r;
  output     [1:0] l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r;
  output    l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r;
  output     [7:0] l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r;
  output    l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r;
  output     [9:0] l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r;
  output     [3:0] l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r;
  output     [16:0] l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r;
  output     [16:0] l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r;
  output     [2:0] l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r;
  output     [18:0] l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  output    l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r;
  output     [1:0] l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r;
  output    l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_PDP_D_CYA_CYA_r;
  output    l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r;
  output     [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r;
  output     [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r;
  output    l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r;
  output    l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r;
  output     [1:0] l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r;
  output     [1:0] l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r;
  output    l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r;
  output    l2h_NVDLA_CDP_S_POINTER_PRODUCER_r;
  output     [9:0] l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r;
  output    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r;
  output    l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r;
  output    l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r;
  output     [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r;
  output     [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r;
  output     [7:0] l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r;
  output     [5:0] l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r;
  output     [15:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r;
  output     [4:0] l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r;
  output    l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r;
  output    l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r;
  output    l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r;
  output    l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r;
  output     [1:0] l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r;
  output    l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output     [1:0] l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r;
  output     [15:0] l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r;
  output     [4:0] l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r;
  output     [31:0] l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r;
  output     [5:0] l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r;
  output    l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r;
  output    l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r;
  output     [31:0] l2h_NVDLA_CDP_D_CYA_CYA_r;
  output     [15:0] l2h_NVDLA_GEC_FEATURE_NUM_ERR_r;
  output     [5:0] l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r;
  output    l2h_NVDLA_GEC_SWRESET_SWRST_r;
  output     [6:0] l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r;
  output     [7:0] l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r;
  output     [7:0] l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r;
  output    l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r;
  output    l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r;
  output    l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r;
  output     [7:0] l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r;
  output     [31:0] l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r;
  output     [31:0] l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r;
  output     [12:0] l2h_NVDLA_BDMA_CFG_LINE_SIZE_r;
  output    l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r;
  output    l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r;
  output     [23:0] l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r;
  output     [23:0] l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r;
  output     [26:0] l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r;
  output    l2h_NVDLA_BDMA_CFG_OP_EN_r;
  output    l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r;
  output    l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r;
  output    l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r;
  output    l2h_NVDLA_RBK_S_POINTER_PRODUCER_r;
  output    l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r;
  output     [1:0] l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r;
  output     [1:0] l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r;
  output    l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  output     [31:0] l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r;
  output    l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r;
  output     [12:0] l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r;
  output     [31:0] l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r;
  output     [26:0] l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r;
  output     [26:0] l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r;
  output     [4:0] l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r;
  output     [4:0] l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r;
  output    l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r;
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;


  //------- wire defines
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  wire   [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  wire  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  wire  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  wire   [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  wire  d2l_NVDLA_GLB_S_INTR_MASK_we;
  wire  d2l_NVDLA_GLB_S_INTR_MASK_re;
  wire   [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  wire  d2l_NVDLA_GLB_S_INTR_SET_we;
  wire  d2l_NVDLA_GLB_S_INTR_SET_re;
  wire   [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  wire  d2l_NVDLA_GLB_S_INTR_STATUS_we;
  wire  d2l_NVDLA_GLB_S_INTR_STATUS_re;
  wire   [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w;
  wire  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we;
  wire  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re;
  wire   [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w;
  wire  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we;
  wire  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re;
  wire   [31:0] d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w;
  wire  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we;
  wire  d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re;
  wire   [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w;
  wire  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we;
  wire  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re;
  wire   [31:0] d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w;
  wire  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we;
  wire  d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re;
  wire   [31:0] d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w;
  wire  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we;
  wire  d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re;
  wire   [31:0] d2l_NVDLA_MCIF_STATUS_w;
  wire  d2l_NVDLA_MCIF_STATUS_we;
  wire  d2l_NVDLA_MCIF_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  wire  d2l_NVDLA_CDMA_S_STATUS_we;
  wire  d2l_NVDLA_CDMA_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  wire  d2l_NVDLA_CDMA_S_POINTER_we;
  wire  d2l_NVDLA_CDMA_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  wire  d2l_NVDLA_CDMA_S_ARBITER_we;
  wire  d2l_NVDLA_CDMA_S_ARBITER_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  wire  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  wire  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  wire  d2l_NVDLA_CDMA_D_MISC_CFG_we;
  wire  d2l_NVDLA_CDMA_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  wire  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  wire  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  wire  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  wire  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  wire  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  wire  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  wire  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  wire  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  wire  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  wire  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  wire  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  wire  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  wire  d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  wire  d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  wire  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  wire  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  wire  d2l_NVDLA_CDMA_D_CVT_CFG_we;
  wire  d2l_NVDLA_CDMA_D_CVT_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  wire  d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  wire  d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  wire  d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  wire  d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  wire  d2l_NVDLA_CDMA_D_BANK_we;
  wire  d2l_NVDLA_CDMA_D_BANK_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  wire  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  wire  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  wire  d2l_NVDLA_CDMA_D_CYA_we;
  wire  d2l_NVDLA_CDMA_D_CYA_re;
  wire   [31:0] d2l_NVDLA_CSC_S_STATUS_w;
  wire  d2l_NVDLA_CSC_S_STATUS_we;
  wire  d2l_NVDLA_CSC_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CSC_S_POINTER_w;
  wire  d2l_NVDLA_CSC_S_POINTER_we;
  wire  d2l_NVDLA_CSC_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CSC_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CSC_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CSC_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CSC_D_MISC_CFG_w;
  wire  d2l_NVDLA_CSC_D_MISC_CFG_we;
  wire  d2l_NVDLA_CSC_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_CSC_D_DATAIN_FORMAT_w;
  wire  d2l_NVDLA_CSC_D_DATAIN_FORMAT_we;
  wire  d2l_NVDLA_CSC_D_DATAIN_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w;
  wire  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we;
  wire  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re;
  wire   [31:0] d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w;
  wire  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we;
  wire  d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re;
  wire   [31:0] d2l_NVDLA_CSC_D_BATCH_NUMBER_w;
  wire  d2l_NVDLA_CSC_D_BATCH_NUMBER_we;
  wire  d2l_NVDLA_CSC_D_BATCH_NUMBER_re;
  wire   [31:0] d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w;
  wire  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we;
  wire  d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re;
  wire   [31:0] d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w;
  wire  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we;
  wire  d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re;
  wire   [31:0] d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w;
  wire  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we;
  wire  d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w;
  wire  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we;
  wire  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re;
  wire   [31:0] d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w;
  wire  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we;
  wire  d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re;
  wire   [31:0] d2l_NVDLA_CSC_D_WEIGHT_BYTES_w;
  wire  d2l_NVDLA_CSC_D_WEIGHT_BYTES_we;
  wire  d2l_NVDLA_CSC_D_WEIGHT_BYTES_re;
  wire   [31:0] d2l_NVDLA_CSC_D_WMB_BYTES_w;
  wire  d2l_NVDLA_CSC_D_WMB_BYTES_we;
  wire  d2l_NVDLA_CSC_D_WMB_BYTES_re;
  wire   [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w;
  wire  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we;
  wire  d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w;
  wire  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we;
  wire  d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_CSC_D_ATOMICS_w;
  wire  d2l_NVDLA_CSC_D_ATOMICS_we;
  wire  d2l_NVDLA_CSC_D_ATOMICS_re;
  wire   [31:0] d2l_NVDLA_CSC_D_RELEASE_w;
  wire  d2l_NVDLA_CSC_D_RELEASE_we;
  wire  d2l_NVDLA_CSC_D_RELEASE_re;
  wire   [31:0] d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w;
  wire  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we;
  wire  d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re;
  wire   [31:0] d2l_NVDLA_CSC_D_DILATION_EXT_w;
  wire  d2l_NVDLA_CSC_D_DILATION_EXT_we;
  wire  d2l_NVDLA_CSC_D_DILATION_EXT_re;
  wire   [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_w;
  wire  d2l_NVDLA_CSC_D_ZERO_PADDING_we;
  wire  d2l_NVDLA_CSC_D_ZERO_PADDING_re;
  wire   [31:0] d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w;
  wire  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we;
  wire  d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re;
  wire   [31:0] d2l_NVDLA_CSC_D_BANK_w;
  wire  d2l_NVDLA_CSC_D_BANK_we;
  wire  d2l_NVDLA_CSC_D_BANK_re;
  wire   [31:0] d2l_NVDLA_CSC_D_PRA_CFG_w;
  wire  d2l_NVDLA_CSC_D_PRA_CFG_we;
  wire  d2l_NVDLA_CSC_D_PRA_CFG_re;
  wire   [31:0] d2l_NVDLA_CSC_D_CYA_w;
  wire  d2l_NVDLA_CSC_D_CYA_we;
  wire  d2l_NVDLA_CSC_D_CYA_re;
  wire   [31:0] d2l_NVDLA_CMAC_A_S_STATUS_w;
  wire  d2l_NVDLA_CMAC_A_S_STATUS_we;
  wire  d2l_NVDLA_CMAC_A_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CMAC_A_S_POINTER_w;
  wire  d2l_NVDLA_CMAC_A_S_POINTER_we;
  wire  d2l_NVDLA_CMAC_A_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CMAC_A_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CMAC_A_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CMAC_A_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CMAC_A_D_MISC_CFG_w;
  wire  d2l_NVDLA_CMAC_A_D_MISC_CFG_we;
  wire  d2l_NVDLA_CMAC_A_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_CMAC_B_S_STATUS_w;
  wire  d2l_NVDLA_CMAC_B_S_STATUS_we;
  wire  d2l_NVDLA_CMAC_B_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CMAC_B_S_POINTER_w;
  wire  d2l_NVDLA_CMAC_B_S_POINTER_we;
  wire  d2l_NVDLA_CMAC_B_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CMAC_B_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CMAC_B_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CMAC_B_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CMAC_B_D_MISC_CFG_w;
  wire  d2l_NVDLA_CMAC_B_D_MISC_CFG_we;
  wire  d2l_NVDLA_CMAC_B_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_CACC_S_STATUS_w;
  wire  d2l_NVDLA_CACC_S_STATUS_we;
  wire  d2l_NVDLA_CACC_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CACC_S_POINTER_w;
  wire  d2l_NVDLA_CACC_S_POINTER_we;
  wire  d2l_NVDLA_CACC_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CACC_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CACC_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CACC_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CACC_D_MISC_CFG_w;
  wire  d2l_NVDLA_CACC_D_MISC_CFG_we;
  wire  d2l_NVDLA_CACC_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w;
  wire  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we;
  wire  d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w;
  wire  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we;
  wire  d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_CACC_D_DATAOUT_ADDR_w;
  wire  d2l_NVDLA_CACC_D_DATAOUT_ADDR_we;
  wire  d2l_NVDLA_CACC_D_DATAOUT_ADDR_re;
  wire   [31:0] d2l_NVDLA_CACC_D_BATCH_NUMBER_w;
  wire  d2l_NVDLA_CACC_D_BATCH_NUMBER_we;
  wire  d2l_NVDLA_CACC_D_BATCH_NUMBER_re;
  wire   [31:0] d2l_NVDLA_CACC_D_LINE_STRIDE_w;
  wire  d2l_NVDLA_CACC_D_LINE_STRIDE_we;
  wire  d2l_NVDLA_CACC_D_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CACC_D_SURF_STRIDE_w;
  wire  d2l_NVDLA_CACC_D_SURF_STRIDE_we;
  wire  d2l_NVDLA_CACC_D_SURF_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CACC_D_DATAOUT_MAP_w;
  wire  d2l_NVDLA_CACC_D_DATAOUT_MAP_we;
  wire  d2l_NVDLA_CACC_D_DATAOUT_MAP_re;
  wire   [31:0] d2l_NVDLA_CACC_D_CLIP_CFG_w;
  wire  d2l_NVDLA_CACC_D_CLIP_CFG_we;
  wire  d2l_NVDLA_CACC_D_CLIP_CFG_re;
  wire   [31:0] d2l_NVDLA_CACC_D_OUT_SATURATION_w;
  wire  d2l_NVDLA_CACC_D_OUT_SATURATION_we;
  wire  d2l_NVDLA_CACC_D_OUT_SATURATION_re;
  wire   [31:0] d2l_NVDLA_CACC_D_CYA_w;
  wire  d2l_NVDLA_CACC_D_CYA_we;
  wire  d2l_NVDLA_CACC_D_CYA_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_S_STATUS_w;
  wire  d2l_NVDLA_SDP_RDMA_S_STATUS_we;
  wire  d2l_NVDLA_SDP_RDMA_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_S_POINTER_w;
  wire  d2l_NVDLA_SDP_RDMA_S_POINTER_we;
  wire  d2l_NVDLA_SDP_RDMA_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w;
  wire  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we;
  wire  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  wire  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  wire  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  wire  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  wire  d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w;
  wire  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we;
  wire  d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w;
  wire  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we;
  wire  d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w;
  wire  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we;
  wire  d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we;
  wire  d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w;
  wire  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we;
  wire  d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w;
  wire  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we;
  wire  d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we;
  wire  d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_SDP_S_STATUS_w;
  wire  d2l_NVDLA_SDP_S_STATUS_we;
  wire  d2l_NVDLA_SDP_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_SDP_S_POINTER_w;
  wire  d2l_NVDLA_SDP_S_POINTER_we;
  wire  d2l_NVDLA_SDP_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w;
  wire  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we;
  wire  d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w;
  wire  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we;
  wire  d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_CFG_w;
  wire  d2l_NVDLA_SDP_S_LUT_CFG_we;
  wire  d2l_NVDLA_SDP_S_LUT_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_INFO_w;
  wire  d2l_NVDLA_SDP_S_LUT_INFO_we;
  wire  d2l_NVDLA_SDP_S_LUT_INFO_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LE_START_w;
  wire  d2l_NVDLA_SDP_S_LUT_LE_START_we;
  wire  d2l_NVDLA_SDP_S_LUT_LE_START_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LE_END_w;
  wire  d2l_NVDLA_SDP_S_LUT_LE_END_we;
  wire  d2l_NVDLA_SDP_S_LUT_LE_END_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LO_START_w;
  wire  d2l_NVDLA_SDP_S_LUT_LO_START_we;
  wire  d2l_NVDLA_SDP_S_LUT_LO_START_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LO_END_w;
  wire  d2l_NVDLA_SDP_S_LUT_LO_END_we;
  wire  d2l_NVDLA_SDP_S_LUT_LO_END_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w;
  wire  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we;
  wire  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w;
  wire  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we;
  wire  d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w;
  wire  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we;
  wire  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re;
  wire   [31:0] d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w;
  wire  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we;
  wire  d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re;
  wire   [31:0] d2l_NVDLA_SDP_D_OP_ENABLE_w;
  wire  d2l_NVDLA_SDP_D_OP_ENABLE_we;
  wire  d2l_NVDLA_SDP_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w;
  wire  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we;
  wire  d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w;
  wire  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we;
  wire  d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w;
  wire  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we;
  wire  d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w;
  wire  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we;
  wire  d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BS_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_BS_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_BS_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BN_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_BN_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_BN_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w;
  wire  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we;
  wire  d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w;
  wire  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we;
  wire  d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DST_DMA_CFG_w;
  wire  d2l_NVDLA_SDP_D_DST_DMA_CFG_we;
  wire  d2l_NVDLA_SDP_D_DST_DMA_CFG_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w;
  wire  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we;
  wire  d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_DATA_FORMAT_w;
  wire  d2l_NVDLA_SDP_D_DATA_FORMAT_we;
  wire  d2l_NVDLA_SDP_D_DATA_FORMAT_re;
  wire   [31:0] d2l_NVDLA_SDP_D_CVT_OFFSET_w;
  wire  d2l_NVDLA_SDP_D_CVT_OFFSET_we;
  wire  d2l_NVDLA_SDP_D_CVT_OFFSET_re;
  wire   [31:0] d2l_NVDLA_SDP_D_CVT_SCALE_w;
  wire  d2l_NVDLA_SDP_D_CVT_SCALE_we;
  wire  d2l_NVDLA_SDP_D_CVT_SCALE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_CVT_SHIFT_w;
  wire  d2l_NVDLA_SDP_D_CVT_SHIFT_we;
  wire  d2l_NVDLA_SDP_D_CVT_SHIFT_re;
  wire   [31:0] d2l_NVDLA_SDP_D_STATUS_w;
  wire  d2l_NVDLA_SDP_D_STATUS_we;
  wire  d2l_NVDLA_SDP_D_STATUS_re;
  wire   [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w;
  wire  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we;
  wire  d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w;
  wire  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we;
  wire  d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w;
  wire  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we;
  wire  d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_SDP_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_SDP_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w;
  wire  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we;
  wire  d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w;
  wire  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we;
  wire  d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re;
  wire   [31:0] d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we;
  wire  d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_S_STATUS_w;
  wire  d2l_NVDLA_PDP_RDMA_S_STATUS_we;
  wire  d2l_NVDLA_PDP_RDMA_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_S_POINTER_w;
  wire  d2l_NVDLA_PDP_RDMA_S_POINTER_we;
  wire  d2l_NVDLA_PDP_RDMA_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w;
  wire  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we;
  wire  d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w;
  wire  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we;
  wire  d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we;
  wire  d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we;
  wire  d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w;
  wire  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we;
  wire  d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w;
  wire  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we;
  wire  d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w;
  wire  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we;
  wire  d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w;
  wire  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we;
  wire  d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w;
  wire  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we;
  wire  d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_PDP_RDMA_D_CYA_w;
  wire  d2l_NVDLA_PDP_RDMA_D_CYA_we;
  wire  d2l_NVDLA_PDP_RDMA_D_CYA_re;
  wire   [31:0] d2l_NVDLA_PDP_S_STATUS_w;
  wire  d2l_NVDLA_PDP_S_STATUS_we;
  wire  d2l_NVDLA_PDP_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_PDP_S_POINTER_w;
  wire  d2l_NVDLA_PDP_S_POINTER_we;
  wire  d2l_NVDLA_PDP_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_PDP_D_OP_ENABLE_w;
  wire  d2l_NVDLA_PDP_D_OP_ENABLE_we;
  wire  d2l_NVDLA_PDP_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we;
  wire  d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re;
  wire   [31:0] d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w;
  wire  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we;
  wire  d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w;
  wire  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we;
  wire  d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re;
  wire   [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w;
  wire  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we;
  wire  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re;
  wire   [31:0] d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w;
  wire  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we;
  wire  d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w;
  wire  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we;
  wire  d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re;
  wire   [31:0] d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w;
  wire  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we;
  wire  d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we;
  wire  d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w;
  wire  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we;
  wire  d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w;
  wire  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we;
  wire  d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DST_RAM_CFG_w;
  wire  d2l_NVDLA_PDP_D_DST_RAM_CFG_we;
  wire  d2l_NVDLA_PDP_D_DST_RAM_CFG_re;
  wire   [31:0] d2l_NVDLA_PDP_D_DATA_FORMAT_w;
  wire  d2l_NVDLA_PDP_D_DATA_FORMAT_we;
  wire  d2l_NVDLA_PDP_D_DATA_FORMAT_re;
  wire   [31:0] d2l_NVDLA_PDP_D_INF_INPUT_NUM_w;
  wire  d2l_NVDLA_PDP_D_INF_INPUT_NUM_we;
  wire  d2l_NVDLA_PDP_D_INF_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w;
  wire  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we;
  wire  d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w;
  wire  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we;
  wire  d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_PDP_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_PDP_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_PDP_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w;
  wire  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we;
  wire  d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re;
  wire   [31:0] d2l_NVDLA_PDP_D_CYA_w;
  wire  d2l_NVDLA_PDP_D_CYA_we;
  wire  d2l_NVDLA_PDP_D_CYA_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_S_STATUS_w;
  wire  d2l_NVDLA_CDP_RDMA_S_STATUS_we;
  wire  d2l_NVDLA_CDP_RDMA_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_S_POINTER_w;
  wire  d2l_NVDLA_CDP_RDMA_S_POINTER_we;
  wire  d2l_NVDLA_CDP_RDMA_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we;
  wire  d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w;
  wire  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we;
  wire  d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we;
  wire  d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w;
  wire  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we;
  wire  d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_CDP_RDMA_D_CYA_w;
  wire  d2l_NVDLA_CDP_RDMA_D_CYA_we;
  wire  d2l_NVDLA_CDP_RDMA_D_CYA_re;
  wire   [31:0] d2l_NVDLA_CDP_S_STATUS_w;
  wire  d2l_NVDLA_CDP_S_STATUS_we;
  wire  d2l_NVDLA_CDP_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDP_S_POINTER_w;
  wire  d2l_NVDLA_CDP_S_POINTER_we;
  wire  d2l_NVDLA_CDP_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w;
  wire  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we;
  wire  d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w;
  wire  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we;
  wire  d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_CFG_w;
  wire  d2l_NVDLA_CDP_S_LUT_CFG_we;
  wire  d2l_NVDLA_CDP_S_LUT_CFG_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_INFO_w;
  wire  d2l_NVDLA_CDP_S_LUT_INFO_we;
  wire  d2l_NVDLA_CDP_S_LUT_INFO_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w;
  wire  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we;
  wire  d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w;
  wire  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we;
  wire  d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w;
  wire  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we;
  wire  d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w;
  wire  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we;
  wire  d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w;
  wire  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we;
  wire  d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w;
  wire  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we;
  wire  d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w;
  wire  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we;
  wire  d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w;
  wire  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we;
  wire  d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w;
  wire  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we;
  wire  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w;
  wire  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we;
  wire  d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w;
  wire  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we;
  wire  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re;
  wire   [31:0] d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w;
  wire  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we;
  wire  d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re;
  wire   [31:0] d2l_NVDLA_CDP_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CDP_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CDP_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDP_D_FUNC_BYPASS_w;
  wire  d2l_NVDLA_CDP_D_FUNC_BYPASS_we;
  wire  d2l_NVDLA_CDP_D_FUNC_BYPASS_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w;
  wire  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we;
  wire  d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w;
  wire  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we;
  wire  d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w;
  wire  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we;
  wire  d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DST_DMA_CFG_w;
  wire  d2l_NVDLA_CDP_D_DST_DMA_CFG_we;
  wire  d2l_NVDLA_CDP_D_DST_DMA_CFG_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w;
  wire  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we;
  wire  d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATA_FORMAT_w;
  wire  d2l_NVDLA_CDP_D_DATA_FORMAT_we;
  wire  d2l_NVDLA_CDP_D_DATA_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w;
  wire  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we;
  wire  d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re;
  wire   [31:0] d2l_NVDLA_CDP_D_LRN_CFG_w;
  wire  d2l_NVDLA_CDP_D_LRN_CFG_we;
  wire  d2l_NVDLA_CDP_D_LRN_CFG_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATIN_OFFSET_w;
  wire  d2l_NVDLA_CDP_D_DATIN_OFFSET_we;
  wire  d2l_NVDLA_CDP_D_DATIN_OFFSET_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATIN_SCALE_w;
  wire  d2l_NVDLA_CDP_D_DATIN_SCALE_we;
  wire  d2l_NVDLA_CDP_D_DATIN_SCALE_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATIN_SHIFTER_w;
  wire  d2l_NVDLA_CDP_D_DATIN_SHIFTER_we;
  wire  d2l_NVDLA_CDP_D_DATIN_SHIFTER_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATOUT_OFFSET_w;
  wire  d2l_NVDLA_CDP_D_DATOUT_OFFSET_we;
  wire  d2l_NVDLA_CDP_D_DATOUT_OFFSET_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATOUT_SCALE_w;
  wire  d2l_NVDLA_CDP_D_DATOUT_SCALE_we;
  wire  d2l_NVDLA_CDP_D_DATOUT_SCALE_re;
  wire   [31:0] d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w;
  wire  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we;
  wire  d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re;
  wire   [31:0] d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w;
  wire  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we;
  wire  d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDP_D_INF_INPUT_NUM_w;
  wire  d2l_NVDLA_CDP_D_INF_INPUT_NUM_we;
  wire  d2l_NVDLA_CDP_D_INF_INPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w;
  wire  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we;
  wire  d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDP_D_OUT_SATURATION_w;
  wire  d2l_NVDLA_CDP_D_OUT_SATURATION_we;
  wire  d2l_NVDLA_CDP_D_OUT_SATURATION_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_CDP_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_CDP_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w;
  wire  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we;
  wire  d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re;
  wire   [31:0] d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we;
  wire  d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re;
  wire   [31:0] d2l_NVDLA_CDP_D_CYA_w;
  wire  d2l_NVDLA_CDP_D_CYA_we;
  wire  d2l_NVDLA_CDP_D_CYA_re;
  wire   [31:0] d2l_NVDLA_GEC_FEATURE_w;
  wire  d2l_NVDLA_GEC_FEATURE_we;
  wire  d2l_NVDLA_GEC_FEATURE_re;
  wire   [31:0] d2l_NVDLA_GEC_SWRESET_w;
  wire  d2l_NVDLA_GEC_SWRESET_we;
  wire  d2l_NVDLA_GEC_SWRESET_re;
  wire   [31:0] d2l_NVDLA_GEC_MISSIONERR_TYPE_w;
  wire  d2l_NVDLA_GEC_MISSIONERR_TYPE_we;
  wire  d2l_NVDLA_GEC_MISSIONERR_TYPE_re;
  wire   [31:0] d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w;
  wire  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we;
  wire  d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re;
  wire   [31:0] d2l_NVDLA_GEC_MISSIONERR_INDEX_w;
  wire  d2l_NVDLA_GEC_MISSIONERR_INDEX_we;
  wire  d2l_NVDLA_GEC_MISSIONERR_INDEX_re;
  wire   [31:0] d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w;
  wire  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we;
  wire  d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re;
  wire   [31:0] d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w;
  wire  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we;
  wire  d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w;
  wire  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we;
  wire  d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re;
  wire   [31:0] d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w;
  wire  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we;
  wire  d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re;
  wire   [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w;
  wire  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we;
  wire  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re;
  wire   [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w;
  wire  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we;
  wire  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re;
  wire   [31:0] d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w;
  wire  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we;
  wire  d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re;
  wire   [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w;
  wire  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we;
  wire  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re;
  wire   [31:0] d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w;
  wire  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we;
  wire  d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re;
  wire   [31:0] d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w;
  wire  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we;
  wire  d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re;
  wire   [31:0] d2l_NVDLA_CVIF_STATUS_w;
  wire  d2l_NVDLA_CVIF_STATUS_we;
  wire  d2l_NVDLA_CVIF_STATUS_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w;
  wire  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we;
  wire  d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w;
  wire  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we;
  wire  d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w;
  wire  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we;
  wire  d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w;
  wire  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we;
  wire  d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_LINE_w;
  wire  d2l_NVDLA_BDMA_CFG_LINE_we;
  wire  d2l_NVDLA_BDMA_CFG_LINE_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_CMD_w;
  wire  d2l_NVDLA_BDMA_CFG_CMD_we;
  wire  d2l_NVDLA_BDMA_CFG_CMD_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w;
  wire  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we;
  wire  d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_SRC_LINE_w;
  wire  d2l_NVDLA_BDMA_CFG_SRC_LINE_we;
  wire  d2l_NVDLA_BDMA_CFG_SRC_LINE_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_DST_LINE_w;
  wire  d2l_NVDLA_BDMA_CFG_DST_LINE_we;
  wire  d2l_NVDLA_BDMA_CFG_DST_LINE_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w;
  wire  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we;
  wire  d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_SRC_SURF_w;
  wire  d2l_NVDLA_BDMA_CFG_SRC_SURF_we;
  wire  d2l_NVDLA_BDMA_CFG_SRC_SURF_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_DST_SURF_w;
  wire  d2l_NVDLA_BDMA_CFG_DST_SURF_we;
  wire  d2l_NVDLA_BDMA_CFG_DST_SURF_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_OP_w;
  wire  d2l_NVDLA_BDMA_CFG_OP_we;
  wire  d2l_NVDLA_BDMA_CFG_OP_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH0_w;
  wire  d2l_NVDLA_BDMA_CFG_LAUNCH0_we;
  wire  d2l_NVDLA_BDMA_CFG_LAUNCH0_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_LAUNCH1_w;
  wire  d2l_NVDLA_BDMA_CFG_LAUNCH1_we;
  wire  d2l_NVDLA_BDMA_CFG_LAUNCH1_re;
  wire   [31:0] d2l_NVDLA_BDMA_CFG_STATUS_w;
  wire  d2l_NVDLA_BDMA_CFG_STATUS_we;
  wire  d2l_NVDLA_BDMA_CFG_STATUS_re;
  wire   [31:0] d2l_NVDLA_BDMA_STATUS_w;
  wire  d2l_NVDLA_BDMA_STATUS_we;
  wire  d2l_NVDLA_BDMA_STATUS_re;
  wire   [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w;
  wire  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we;
  wire  d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w;
  wire  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we;
  wire  d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re;
  wire   [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w;
  wire  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we;
  wire  d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w;
  wire  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we;
  wire  d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re;
  wire   [31:0] d2l_NVDLA_RBK_S_STATUS_w;
  wire  d2l_NVDLA_RBK_S_STATUS_we;
  wire  d2l_NVDLA_RBK_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_RBK_S_POINTER_w;
  wire  d2l_NVDLA_RBK_S_POINTER_we;
  wire  d2l_NVDLA_RBK_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_RBK_D_OP_ENABLE_w;
  wire  d2l_NVDLA_RBK_D_OP_ENABLE_we;
  wire  d2l_NVDLA_RBK_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_MISC_CFG_w;
  wire  d2l_NVDLA_RBK_D_MISC_CFG_we;
  wire  d2l_NVDLA_RBK_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w;
  wire  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we;
  wire  d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w;
  wire  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we;
  wire  d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w;
  wire  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we;
  wire  d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w;
  wire  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we;
  wire  d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w;
  wire  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we;
  wire  d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w;
  wire  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we;
  wire  d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w;
  wire  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we;
  wire  d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w;
  wire  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we;
  wire  d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w;
  wire  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we;
  wire  d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w;
  wire  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we;
  wire  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re;
  wire   [31:0] d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w;
  wire  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we;
  wire  d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_DECONV_STRIDE_w;
  wire  d2l_NVDLA_RBK_D_DECONV_STRIDE_we;
  wire  d2l_NVDLA_RBK_D_DECONV_STRIDE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_RBK_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_RBK_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_RBK_D_PERF_READ_STALL_w;
  wire  d2l_NVDLA_RBK_D_PERF_READ_STALL_we;
  wire  d2l_NVDLA_RBK_D_PERF_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w;
  wire  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we;
  wire  d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  wire   [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  wire   [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  wire   [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  wire   [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  wire   [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r;
  wire   [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r;
  wire   [31:0] l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r;
  wire   [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r;
  wire   [31:0] l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r;
  wire   [31:0] l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r;
  wire   [31:0] l2d_NVDLA_MCIF_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  wire   [31:0] l2d_NVDLA_CSC_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CSC_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CSC_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CSC_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_CSC_D_DATAIN_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r;
  wire   [31:0] l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r;
  wire   [31:0] l2d_NVDLA_CSC_D_BATCH_NUMBER_r;
  wire   [31:0] l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r;
  wire   [31:0] l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r;
  wire   [31:0] l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r;
  wire   [31:0] l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r;
  wire   [31:0] l2d_NVDLA_CSC_D_WEIGHT_BYTES_r;
  wire   [31:0] l2d_NVDLA_CSC_D_WMB_BYTES_r;
  wire   [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_CSC_D_ATOMICS_r;
  wire   [31:0] l2d_NVDLA_CSC_D_RELEASE_r;
  wire   [31:0] l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r;
  wire   [31:0] l2d_NVDLA_CSC_D_DILATION_EXT_r;
  wire   [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_r;
  wire   [31:0] l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r;
  wire   [31:0] l2d_NVDLA_CSC_D_BANK_r;
  wire   [31:0] l2d_NVDLA_CSC_D_PRA_CFG_r;
  wire   [31:0] l2d_NVDLA_CSC_D_CYA_r;
  wire   [31:0] l2d_NVDLA_CMAC_A_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CMAC_A_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CMAC_A_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CMAC_A_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_CMAC_B_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CMAC_B_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CMAC_B_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CMAC_B_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_CACC_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CACC_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CACC_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CACC_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_CACC_D_DATAOUT_ADDR_r;
  wire   [31:0] l2d_NVDLA_CACC_D_BATCH_NUMBER_r;
  wire   [31:0] l2d_NVDLA_CACC_D_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CACC_D_SURF_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CACC_D_DATAOUT_MAP_r;
  wire   [31:0] l2d_NVDLA_CACC_D_CLIP_CFG_r;
  wire   [31:0] l2d_NVDLA_CACC_D_OUT_SATURATION_r;
  wire   [31:0] l2d_NVDLA_CACC_D_CYA_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_SDP_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_SDP_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_INFO_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LE_START_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LE_END_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LO_START_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LO_END_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r;
  wire   [31:0] l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r;
  wire   [31:0] l2d_NVDLA_SDP_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BS_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BN_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DST_DMA_CFG_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_DATA_FORMAT_r;
  wire   [31:0] l2d_NVDLA_SDP_D_CVT_OFFSET_r;
  wire   [31:0] l2d_NVDLA_SDP_D_CVT_SCALE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_CVT_SHIFT_r;
  wire   [31:0] l2d_NVDLA_SDP_D_STATUS_r;
  wire   [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r;
  wire   [31:0] l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_PDP_RDMA_D_CYA_r;
  wire   [31:0] l2d_NVDLA_PDP_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_PDP_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_PDP_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r;
  wire   [31:0] l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r;
  wire   [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r;
  wire   [31:0] l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r;
  wire   [31:0] l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DST_RAM_CFG_r;
  wire   [31:0] l2d_NVDLA_PDP_D_DATA_FORMAT_r;
  wire   [31:0] l2d_NVDLA_PDP_D_INF_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_PDP_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r;
  wire   [31:0] l2d_NVDLA_PDP_D_CYA_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_CDP_RDMA_D_CYA_r;
  wire   [31:0] l2d_NVDLA_CDP_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDP_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_CFG_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_INFO_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r;
  wire   [31:0] l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r;
  wire   [31:0] l2d_NVDLA_CDP_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDP_D_FUNC_BYPASS_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DST_DMA_CFG_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATA_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r;
  wire   [31:0] l2d_NVDLA_CDP_D_LRN_CFG_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATIN_OFFSET_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATIN_SCALE_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATIN_SHIFTER_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATOUT_OFFSET_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATOUT_SCALE_r;
  wire   [31:0] l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r;
  wire   [31:0] l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDP_D_INF_INPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDP_D_OUT_SATURATION_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r;
  wire   [31:0] l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r;
  wire   [31:0] l2d_NVDLA_CDP_D_CYA_r;
  wire   [31:0] l2d_NVDLA_GEC_FEATURE_r;
  wire   [31:0] l2d_NVDLA_GEC_SWRESET_r;
  wire   [31:0] l2d_NVDLA_GEC_MISSIONERR_TYPE_r;
  wire   [31:0] l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r;
  wire   [31:0] l2d_NVDLA_GEC_MISSIONERR_INDEX_r;
  wire   [31:0] l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r;
  wire   [31:0] l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r;
  wire   [31:0] l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r;
  wire   [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r;
  wire   [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r;
  wire   [31:0] l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r;
  wire   [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r;
  wire   [31:0] l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r;
  wire   [31:0] l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r;
  wire   [31:0] l2d_NVDLA_CVIF_STATUS_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_LINE_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_CMD_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_SRC_LINE_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_DST_LINE_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_SRC_SURF_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_DST_SURF_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_OP_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH0_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_LAUNCH1_r;
  wire   [31:0] l2d_NVDLA_BDMA_CFG_STATUS_r;
  wire   [31:0] l2d_NVDLA_BDMA_STATUS_r;
  wire   [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r;
  wire   [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r;
  wire   [31:0] l2d_NVDLA_RBK_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_RBK_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_RBK_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r;
  wire   [31:0] l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_DECONV_STRIDE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_RBK_D_PERF_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r;
  
  
  addrmap_NVDLA_jrdl_decode pio_decode (
    .clk(clk),
    .reset(reset),
    .leaf_dec_wr_data(leaf_dec_wr_data),
    .leaf_dec_addr(leaf_dec_addr),
    .leaf_dec_block_sel(leaf_dec_block_sel),
    .leaf_dec_valid(leaf_dec_valid),
    .leaf_dec_wr_dvld(leaf_dec_wr_dvld),
    .leaf_dec_cycle(leaf_dec_cycle),
    .leaf_dec_wr_width(leaf_dec_wr_width),
    .l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r(l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r),
    .l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r(l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r(l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r),
    .l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r(l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r),
    .l2d_NVDLA_GLB_S_INTR_MASK_r(l2d_NVDLA_GLB_S_INTR_MASK_r),
    .l2d_NVDLA_GLB_S_INTR_SET_r(l2d_NVDLA_GLB_S_INTR_SET_r),
    .l2d_NVDLA_GLB_S_INTR_STATUS_r(l2d_NVDLA_GLB_S_INTR_STATUS_r),
    .l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r(l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r),
    .l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r(l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r),
    .l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r(l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r),
    .l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r(l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r),
    .l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r(l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r),
    .l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r(l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r),
    .l2d_NVDLA_MCIF_STATUS_r(l2d_NVDLA_MCIF_STATUS_r),
    .l2d_NVDLA_CDMA_S_STATUS_r(l2d_NVDLA_CDMA_S_STATUS_r),
    .l2d_NVDLA_CDMA_S_POINTER_r(l2d_NVDLA_CDMA_S_POINTER_r),
    .l2d_NVDLA_CDMA_S_ARBITER_r(l2d_NVDLA_CDMA_S_ARBITER_r),
    .l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r(l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r),
    .l2d_NVDLA_CDMA_D_OP_ENABLE_r(l2d_NVDLA_CDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_CDMA_D_MISC_CFG_r(l2d_NVDLA_CDMA_D_MISC_CFG_r),
    .l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r(l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r),
    .l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r(l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r),
    .l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r(l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r),
    .l2d_NVDLA_CDMA_D_LINE_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_STRIDE_r),
    .l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_SURF_STRIDE_r(l2d_NVDLA_CDMA_D_SURF_STRIDE_r),
    .l2d_NVDLA_CDMA_D_DAIN_MAP_r(l2d_NVDLA_CDMA_D_DAIN_MAP_r),
    .l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r),
    .l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r),
    .l2d_NVDLA_CDMA_D_BATCH_NUMBER_r(l2d_NVDLA_CDMA_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CDMA_D_BATCH_STRIDE_r(l2d_NVDLA_CDMA_D_BATCH_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r(l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r),
    .l2d_NVDLA_CDMA_D_FETCH_GRAIN_r(l2d_NVDLA_CDMA_D_FETCH_GRAIN_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r(l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r(l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r(l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_BYTES_r(l2d_NVDLA_CDMA_D_WMB_BYTES_r),
    .l2d_NVDLA_CDMA_D_MEAN_FORMAT_r(l2d_NVDLA_CDMA_D_MEAN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r),
    .l2d_NVDLA_CDMA_D_CVT_CFG_r(l2d_NVDLA_CDMA_D_CVT_CFG_r),
    .l2d_NVDLA_CDMA_D_CVT_OFFSET_r(l2d_NVDLA_CDMA_D_CVT_OFFSET_r),
    .l2d_NVDLA_CDMA_D_CVT_SCALE_r(l2d_NVDLA_CDMA_D_CVT_SCALE_r),
    .l2d_NVDLA_CDMA_D_CONV_STRIDE_r(l2d_NVDLA_CDMA_D_CONV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r),
    .l2d_NVDLA_CDMA_D_BANK_r(l2d_NVDLA_CDMA_D_BANK_r),
    .l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_PERF_ENABLE_r(l2d_NVDLA_CDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_CYA_r(l2d_NVDLA_CDMA_D_CYA_r),
    .l2d_NVDLA_CSC_S_STATUS_r(l2d_NVDLA_CSC_S_STATUS_r),
    .l2d_NVDLA_CSC_S_POINTER_r(l2d_NVDLA_CSC_S_POINTER_r),
    .l2d_NVDLA_CSC_D_OP_ENABLE_r(l2d_NVDLA_CSC_D_OP_ENABLE_r),
    .l2d_NVDLA_CSC_D_MISC_CFG_r(l2d_NVDLA_CSC_D_MISC_CFG_r),
    .l2d_NVDLA_CSC_D_DATAIN_FORMAT_r(l2d_NVDLA_CSC_D_DATAIN_FORMAT_r),
    .l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r(l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r),
    .l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r(l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r),
    .l2d_NVDLA_CSC_D_BATCH_NUMBER_r(l2d_NVDLA_CSC_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r(l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r),
    .l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r(l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r),
    .l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r(l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r),
    .l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r(l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r),
    .l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r(l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r),
    .l2d_NVDLA_CSC_D_WEIGHT_BYTES_r(l2d_NVDLA_CSC_D_WEIGHT_BYTES_r),
    .l2d_NVDLA_CSC_D_WMB_BYTES_r(l2d_NVDLA_CSC_D_WMB_BYTES_r),
    .l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r(l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r),
    .l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r(l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r),
    .l2d_NVDLA_CSC_D_ATOMICS_r(l2d_NVDLA_CSC_D_ATOMICS_r),
    .l2d_NVDLA_CSC_D_RELEASE_r(l2d_NVDLA_CSC_D_RELEASE_r),
    .l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r(l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r),
    .l2d_NVDLA_CSC_D_DILATION_EXT_r(l2d_NVDLA_CSC_D_DILATION_EXT_r),
    .l2d_NVDLA_CSC_D_ZERO_PADDING_r(l2d_NVDLA_CSC_D_ZERO_PADDING_r),
    .l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r(l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r),
    .l2d_NVDLA_CSC_D_BANK_r(l2d_NVDLA_CSC_D_BANK_r),
    .l2d_NVDLA_CSC_D_PRA_CFG_r(l2d_NVDLA_CSC_D_PRA_CFG_r),
    .l2d_NVDLA_CSC_D_CYA_r(l2d_NVDLA_CSC_D_CYA_r),
    .l2d_NVDLA_CMAC_A_S_STATUS_r(l2d_NVDLA_CMAC_A_S_STATUS_r),
    .l2d_NVDLA_CMAC_A_S_POINTER_r(l2d_NVDLA_CMAC_A_S_POINTER_r),
    .l2d_NVDLA_CMAC_A_D_OP_ENABLE_r(l2d_NVDLA_CMAC_A_D_OP_ENABLE_r),
    .l2d_NVDLA_CMAC_A_D_MISC_CFG_r(l2d_NVDLA_CMAC_A_D_MISC_CFG_r),
    .l2d_NVDLA_CMAC_B_S_STATUS_r(l2d_NVDLA_CMAC_B_S_STATUS_r),
    .l2d_NVDLA_CMAC_B_S_POINTER_r(l2d_NVDLA_CMAC_B_S_POINTER_r),
    .l2d_NVDLA_CMAC_B_D_OP_ENABLE_r(l2d_NVDLA_CMAC_B_D_OP_ENABLE_r),
    .l2d_NVDLA_CMAC_B_D_MISC_CFG_r(l2d_NVDLA_CMAC_B_D_MISC_CFG_r),
    .l2d_NVDLA_CACC_S_STATUS_r(l2d_NVDLA_CACC_S_STATUS_r),
    .l2d_NVDLA_CACC_S_POINTER_r(l2d_NVDLA_CACC_S_POINTER_r),
    .l2d_NVDLA_CACC_D_OP_ENABLE_r(l2d_NVDLA_CACC_D_OP_ENABLE_r),
    .l2d_NVDLA_CACC_D_MISC_CFG_r(l2d_NVDLA_CACC_D_MISC_CFG_r),
    .l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r(l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r),
    .l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r(l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r),
    .l2d_NVDLA_CACC_D_DATAOUT_ADDR_r(l2d_NVDLA_CACC_D_DATAOUT_ADDR_r),
    .l2d_NVDLA_CACC_D_BATCH_NUMBER_r(l2d_NVDLA_CACC_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CACC_D_LINE_STRIDE_r(l2d_NVDLA_CACC_D_LINE_STRIDE_r),
    .l2d_NVDLA_CACC_D_SURF_STRIDE_r(l2d_NVDLA_CACC_D_SURF_STRIDE_r),
    .l2d_NVDLA_CACC_D_DATAOUT_MAP_r(l2d_NVDLA_CACC_D_DATAOUT_MAP_r),
    .l2d_NVDLA_CACC_D_CLIP_CFG_r(l2d_NVDLA_CACC_D_CLIP_CFG_r),
    .l2d_NVDLA_CACC_D_OUT_SATURATION_r(l2d_NVDLA_CACC_D_OUT_SATURATION_r),
    .l2d_NVDLA_CACC_D_CYA_r(l2d_NVDLA_CACC_D_CYA_r),
    .l2d_NVDLA_SDP_RDMA_S_STATUS_r(l2d_NVDLA_SDP_RDMA_S_STATUS_r),
    .l2d_NVDLA_SDP_RDMA_S_POINTER_r(l2d_NVDLA_SDP_RDMA_S_POINTER_r),
    .l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r(l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r(l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r),
    .l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r(l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r),
    .l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r(l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r(l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r(l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r),
    .l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r(l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r(l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_S_STATUS_r(l2d_NVDLA_SDP_S_STATUS_r),
    .l2d_NVDLA_SDP_S_POINTER_r(l2d_NVDLA_SDP_S_POINTER_r),
    .l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r(l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r),
    .l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r(l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r),
    .l2d_NVDLA_SDP_S_LUT_CFG_r(l2d_NVDLA_SDP_S_LUT_CFG_r),
    .l2d_NVDLA_SDP_S_LUT_INFO_r(l2d_NVDLA_SDP_S_LUT_INFO_r),
    .l2d_NVDLA_SDP_S_LUT_LE_START_r(l2d_NVDLA_SDP_S_LUT_LE_START_r),
    .l2d_NVDLA_SDP_S_LUT_LE_END_r(l2d_NVDLA_SDP_S_LUT_LE_END_r),
    .l2d_NVDLA_SDP_S_LUT_LO_START_r(l2d_NVDLA_SDP_S_LUT_LO_START_r),
    .l2d_NVDLA_SDP_S_LUT_LO_END_r(l2d_NVDLA_SDP_S_LUT_LO_END_r),
    .l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r(l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r),
    .l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r(l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r),
    .l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r(l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r),
    .l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r(l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r),
    .l2d_NVDLA_SDP_D_OP_ENABLE_r(l2d_NVDLA_SDP_D_OP_ENABLE_r),
    .l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r(l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r),
    .l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r(l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r),
    .l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r(l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r),
    .l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r(l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r(l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_D_DP_BS_CFG_r(l2d_NVDLA_SDP_D_DP_BS_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r(l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r(l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_BN_CFG_r(l2d_NVDLA_SDP_D_DP_BN_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r(l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r(l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_CFG_r(l2d_NVDLA_SDP_D_DP_EW_CFG_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r),
    .l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r(l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r),
    .l2d_NVDLA_SDP_D_DST_DMA_CFG_r(l2d_NVDLA_SDP_D_DST_DMA_CFG_r),
    .l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r(l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_D_DATA_FORMAT_r(l2d_NVDLA_SDP_D_DATA_FORMAT_r),
    .l2d_NVDLA_SDP_D_CVT_OFFSET_r(l2d_NVDLA_SDP_D_CVT_OFFSET_r),
    .l2d_NVDLA_SDP_D_CVT_SCALE_r(l2d_NVDLA_SDP_D_CVT_SCALE_r),
    .l2d_NVDLA_SDP_D_CVT_SHIFT_r(l2d_NVDLA_SDP_D_CVT_SHIFT_r),
    .l2d_NVDLA_SDP_D_STATUS_r(l2d_NVDLA_SDP_D_STATUS_r),
    .l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r(l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r),
    .l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r(l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r),
    .l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r(l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r),
    .l2d_NVDLA_SDP_D_PERF_ENABLE_r(l2d_NVDLA_SDP_D_PERF_ENABLE_r),
    .l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r(l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r(l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r(l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r),
    .l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r(l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r(l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r(l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r(l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r),
    .l2d_NVDLA_PDP_RDMA_S_STATUS_r(l2d_NVDLA_PDP_RDMA_S_STATUS_r),
    .l2d_NVDLA_PDP_RDMA_S_POINTER_r(l2d_NVDLA_PDP_RDMA_S_POINTER_r),
    .l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r(l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r(l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r(l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r(l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r),
    .l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r(l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r(l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r(l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r(l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r),
    .l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r(l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r(l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r(l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r(l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r),
    .l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r(l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r(l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r),
    .l2d_NVDLA_PDP_RDMA_D_CYA_r(l2d_NVDLA_PDP_RDMA_D_CYA_r),
    .l2d_NVDLA_PDP_S_STATUS_r(l2d_NVDLA_PDP_S_STATUS_r),
    .l2d_NVDLA_PDP_S_POINTER_r(l2d_NVDLA_PDP_S_POINTER_r),
    .l2d_NVDLA_PDP_D_OP_ENABLE_r(l2d_NVDLA_PDP_D_OP_ENABLE_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r(l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r(l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r(l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r(l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r(l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r(l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r),
    .l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r(l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r),
    .l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r(l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r),
    .l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r(l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r),
    .l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r(l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r),
    .l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r(l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r),
    .l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r(l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r),
    .l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r(l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r(l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r),
    .l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r(l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r(l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r),
    .l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r(l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r),
    .l2d_NVDLA_PDP_D_DST_RAM_CFG_r(l2d_NVDLA_PDP_D_DST_RAM_CFG_r),
    .l2d_NVDLA_PDP_D_DATA_FORMAT_r(l2d_NVDLA_PDP_D_DATA_FORMAT_r),
    .l2d_NVDLA_PDP_D_INF_INPUT_NUM_r(l2d_NVDLA_PDP_D_INF_INPUT_NUM_r),
    .l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r(l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r),
    .l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r(l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r),
    .l2d_NVDLA_PDP_D_PERF_ENABLE_r(l2d_NVDLA_PDP_D_PERF_ENABLE_r),
    .l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r(l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r),
    .l2d_NVDLA_PDP_D_CYA_r(l2d_NVDLA_PDP_D_CYA_r),
    .l2d_NVDLA_CDP_RDMA_S_STATUS_r(l2d_NVDLA_CDP_RDMA_S_STATUS_r),
    .l2d_NVDLA_CDP_RDMA_S_POINTER_r(l2d_NVDLA_CDP_RDMA_S_POINTER_r),
    .l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r(l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r(l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r(l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r(l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r(l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r(l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r(l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r),
    .l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r(l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r(l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r),
    .l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r(l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r(l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r),
    .l2d_NVDLA_CDP_RDMA_D_CYA_r(l2d_NVDLA_CDP_RDMA_D_CYA_r),
    .l2d_NVDLA_CDP_S_STATUS_r(l2d_NVDLA_CDP_S_STATUS_r),
    .l2d_NVDLA_CDP_S_POINTER_r(l2d_NVDLA_CDP_S_POINTER_r),
    .l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r(l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r),
    .l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r(l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r),
    .l2d_NVDLA_CDP_S_LUT_CFG_r(l2d_NVDLA_CDP_S_LUT_CFG_r),
    .l2d_NVDLA_CDP_S_LUT_INFO_r(l2d_NVDLA_CDP_S_LUT_INFO_r),
    .l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r(l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r(l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r(l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r(l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r(l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r(l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r(l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r(l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r(l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r),
    .l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r(l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r),
    .l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r(l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r),
    .l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r(l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r),
    .l2d_NVDLA_CDP_D_OP_ENABLE_r(l2d_NVDLA_CDP_D_OP_ENABLE_r),
    .l2d_NVDLA_CDP_D_FUNC_BYPASS_r(l2d_NVDLA_CDP_D_FUNC_BYPASS_r),
    .l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r(l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r),
    .l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r(l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r(l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r),
    .l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r(l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r),
    .l2d_NVDLA_CDP_D_DST_DMA_CFG_r(l2d_NVDLA_CDP_D_DST_DMA_CFG_r),
    .l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r(l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r),
    .l2d_NVDLA_CDP_D_DATA_FORMAT_r(l2d_NVDLA_CDP_D_DATA_FORMAT_r),
    .l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_CDP_D_LRN_CFG_r(l2d_NVDLA_CDP_D_LRN_CFG_r),
    .l2d_NVDLA_CDP_D_DATIN_OFFSET_r(l2d_NVDLA_CDP_D_DATIN_OFFSET_r),
    .l2d_NVDLA_CDP_D_DATIN_SCALE_r(l2d_NVDLA_CDP_D_DATIN_SCALE_r),
    .l2d_NVDLA_CDP_D_DATIN_SHIFTER_r(l2d_NVDLA_CDP_D_DATIN_SHIFTER_r),
    .l2d_NVDLA_CDP_D_DATOUT_OFFSET_r(l2d_NVDLA_CDP_D_DATOUT_OFFSET_r),
    .l2d_NVDLA_CDP_D_DATOUT_SCALE_r(l2d_NVDLA_CDP_D_DATOUT_SCALE_r),
    .l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r(l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r),
    .l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r(l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r),
    .l2d_NVDLA_CDP_D_INF_INPUT_NUM_r(l2d_NVDLA_CDP_D_INF_INPUT_NUM_r),
    .l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r(l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r),
    .l2d_NVDLA_CDP_D_OUT_SATURATION_r(l2d_NVDLA_CDP_D_OUT_SATURATION_r),
    .l2d_NVDLA_CDP_D_PERF_ENABLE_r(l2d_NVDLA_CDP_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r(l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r(l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r(l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r(l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r(l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r(l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r),
    .l2d_NVDLA_CDP_D_CYA_r(l2d_NVDLA_CDP_D_CYA_r),
    .l2d_NVDLA_GEC_FEATURE_r(l2d_NVDLA_GEC_FEATURE_r),
    .l2d_NVDLA_GEC_SWRESET_r(l2d_NVDLA_GEC_SWRESET_r),
    .l2d_NVDLA_GEC_MISSIONERR_TYPE_r(l2d_NVDLA_GEC_MISSIONERR_TYPE_r),
    .l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r(l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r),
    .l2d_NVDLA_GEC_MISSIONERR_INDEX_r(l2d_NVDLA_GEC_MISSIONERR_INDEX_r),
    .l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r(l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r),
    .l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r(l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r),
    .l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r(l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r),
    .l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r(l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r),
    .l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r(l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r),
    .l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r(l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r),
    .l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r(l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r),
    .l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r(l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r),
    .l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r(l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r),
    .l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r(l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r),
    .l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r(l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r),
    .l2d_NVDLA_CVIF_STATUS_r(l2d_NVDLA_CVIF_STATUS_r),
    .l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r(l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r),
    .l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r(l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r),
    .l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r(l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r),
    .l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r(l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r),
    .l2d_NVDLA_BDMA_CFG_LINE_r(l2d_NVDLA_BDMA_CFG_LINE_r),
    .l2d_NVDLA_BDMA_CFG_CMD_r(l2d_NVDLA_BDMA_CFG_CMD_r),
    .l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r(l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r),
    .l2d_NVDLA_BDMA_CFG_SRC_LINE_r(l2d_NVDLA_BDMA_CFG_SRC_LINE_r),
    .l2d_NVDLA_BDMA_CFG_DST_LINE_r(l2d_NVDLA_BDMA_CFG_DST_LINE_r),
    .l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r(l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r),
    .l2d_NVDLA_BDMA_CFG_SRC_SURF_r(l2d_NVDLA_BDMA_CFG_SRC_SURF_r),
    .l2d_NVDLA_BDMA_CFG_DST_SURF_r(l2d_NVDLA_BDMA_CFG_DST_SURF_r),
    .l2d_NVDLA_BDMA_CFG_OP_r(l2d_NVDLA_BDMA_CFG_OP_r),
    .l2d_NVDLA_BDMA_CFG_LAUNCH0_r(l2d_NVDLA_BDMA_CFG_LAUNCH0_r),
    .l2d_NVDLA_BDMA_CFG_LAUNCH1_r(l2d_NVDLA_BDMA_CFG_LAUNCH1_r),
    .l2d_NVDLA_BDMA_CFG_STATUS_r(l2d_NVDLA_BDMA_CFG_STATUS_r),
    .l2d_NVDLA_BDMA_STATUS_r(l2d_NVDLA_BDMA_STATUS_r),
    .l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r),
    .l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r),
    .l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r),
    .l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r),
    .l2d_NVDLA_RBK_S_STATUS_r(l2d_NVDLA_RBK_S_STATUS_r),
    .l2d_NVDLA_RBK_S_POINTER_r(l2d_NVDLA_RBK_S_POINTER_r),
    .l2d_NVDLA_RBK_D_OP_ENABLE_r(l2d_NVDLA_RBK_D_OP_ENABLE_r),
    .l2d_NVDLA_RBK_D_MISC_CFG_r(l2d_NVDLA_RBK_D_MISC_CFG_r),
    .l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r(l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r),
    .l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r(l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r),
    .l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r(l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r),
    .l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r(l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r),
    .l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r(l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r),
    .l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r(l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r(l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r(l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r(l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r),
    .l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r(l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r),
    .l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r(l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r),
    .l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r(l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r),
    .l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r(l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r),
    .l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r(l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r),
    .l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r(l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r),
    .l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r(l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r(l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r),
    .l2d_NVDLA_RBK_D_DECONV_STRIDE_r(l2d_NVDLA_RBK_D_DECONV_STRIDE_r),
    .l2d_NVDLA_RBK_D_PERF_ENABLE_r(l2d_NVDLA_RBK_D_PERF_ENABLE_r),
    .l2d_NVDLA_RBK_D_PERF_READ_STALL_r(l2d_NVDLA_RBK_D_PERF_READ_STALL_r),
    .l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r(l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r),
    .dec_leaf_rd_data(dec_leaf_rd_data),
    .dec_leaf_ack(dec_leaf_ack),
    .dec_leaf_nack(dec_leaf_nack),
    .dec_leaf_accept(dec_leaf_accept),
    .dec_leaf_reject(dec_leaf_reject),
    .dec_leaf_retry_atomic(dec_leaf_retry_atomic),
    .dec_leaf_data_width(dec_leaf_data_width),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re),
    .d2l_NVDLA_GLB_S_INTR_MASK_w(d2l_NVDLA_GLB_S_INTR_MASK_w),
    .d2l_NVDLA_GLB_S_INTR_MASK_we(d2l_NVDLA_GLB_S_INTR_MASK_we),
    .d2l_NVDLA_GLB_S_INTR_MASK_re(d2l_NVDLA_GLB_S_INTR_MASK_re),
    .d2l_NVDLA_GLB_S_INTR_SET_w(d2l_NVDLA_GLB_S_INTR_SET_w),
    .d2l_NVDLA_GLB_S_INTR_SET_we(d2l_NVDLA_GLB_S_INTR_SET_we),
    .d2l_NVDLA_GLB_S_INTR_SET_re(d2l_NVDLA_GLB_S_INTR_SET_re),
    .d2l_NVDLA_GLB_S_INTR_STATUS_w(d2l_NVDLA_GLB_S_INTR_STATUS_w),
    .d2l_NVDLA_GLB_S_INTR_STATUS_we(d2l_NVDLA_GLB_S_INTR_STATUS_we),
    .d2l_NVDLA_GLB_S_INTR_STATUS_re(d2l_NVDLA_GLB_S_INTR_STATUS_re),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re),
    .d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w(d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w),
    .d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we(d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we),
    .d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re(d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re),
    .d2l_NVDLA_MCIF_STATUS_w(d2l_NVDLA_MCIF_STATUS_w),
    .d2l_NVDLA_MCIF_STATUS_we(d2l_NVDLA_MCIF_STATUS_we),
    .d2l_NVDLA_MCIF_STATUS_re(d2l_NVDLA_MCIF_STATUS_re),
    .d2l_NVDLA_CDMA_S_STATUS_w(d2l_NVDLA_CDMA_S_STATUS_w),
    .d2l_NVDLA_CDMA_S_STATUS_we(d2l_NVDLA_CDMA_S_STATUS_we),
    .d2l_NVDLA_CDMA_S_STATUS_re(d2l_NVDLA_CDMA_S_STATUS_re),
    .d2l_NVDLA_CDMA_S_POINTER_w(d2l_NVDLA_CDMA_S_POINTER_w),
    .d2l_NVDLA_CDMA_S_POINTER_we(d2l_NVDLA_CDMA_S_POINTER_we),
    .d2l_NVDLA_CDMA_S_POINTER_re(d2l_NVDLA_CDMA_S_POINTER_re),
    .d2l_NVDLA_CDMA_S_ARBITER_w(d2l_NVDLA_CDMA_S_ARBITER_w),
    .d2l_NVDLA_CDMA_S_ARBITER_we(d2l_NVDLA_CDMA_S_ARBITER_we),
    .d2l_NVDLA_CDMA_S_ARBITER_re(d2l_NVDLA_CDMA_S_ARBITER_re),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_w(d2l_NVDLA_CDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_we(d2l_NVDLA_CDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_re(d2l_NVDLA_CDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_CDMA_D_MISC_CFG_w(d2l_NVDLA_CDMA_D_MISC_CFG_w),
    .d2l_NVDLA_CDMA_D_MISC_CFG_we(d2l_NVDLA_CDMA_D_MISC_CFG_we),
    .d2l_NVDLA_CDMA_D_MISC_CFG_re(d2l_NVDLA_CDMA_D_MISC_CFG_re),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_STRIDE_re),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_w(d2l_NVDLA_CDMA_D_SURF_STRIDE_w),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_we(d2l_NVDLA_CDMA_D_SURF_STRIDE_we),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_re(d2l_NVDLA_CDMA_D_SURF_STRIDE_re),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_w(d2l_NVDLA_CDMA_D_DAIN_MAP_w),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_we(d2l_NVDLA_CDMA_D_DAIN_MAP_we),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_re(d2l_NVDLA_CDMA_D_DAIN_MAP_re),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_w(d2l_NVDLA_CDMA_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_we(d2l_NVDLA_CDMA_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_re(d2l_NVDLA_CDMA_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_w(d2l_NVDLA_CDMA_D_BATCH_STRIDE_w),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_we(d2l_NVDLA_CDMA_D_BATCH_STRIDE_we),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_re(d2l_NVDLA_CDMA_D_BATCH_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_w(d2l_NVDLA_CDMA_D_FETCH_GRAIN_w),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_we(d2l_NVDLA_CDMA_D_FETCH_GRAIN_we),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_re(d2l_NVDLA_CDMA_D_FETCH_GRAIN_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_w(d2l_NVDLA_CDMA_D_WMB_BYTES_w),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_we(d2l_NVDLA_CDMA_D_WMB_BYTES_we),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_re(d2l_NVDLA_CDMA_D_WMB_BYTES_re),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_w(d2l_NVDLA_CDMA_D_MEAN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_we(d2l_NVDLA_CDMA_D_MEAN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_re(d2l_NVDLA_CDMA_D_MEAN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re),
    .d2l_NVDLA_CDMA_D_CVT_CFG_w(d2l_NVDLA_CDMA_D_CVT_CFG_w),
    .d2l_NVDLA_CDMA_D_CVT_CFG_we(d2l_NVDLA_CDMA_D_CVT_CFG_we),
    .d2l_NVDLA_CDMA_D_CVT_CFG_re(d2l_NVDLA_CDMA_D_CVT_CFG_re),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_w(d2l_NVDLA_CDMA_D_CVT_OFFSET_w),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_we(d2l_NVDLA_CDMA_D_CVT_OFFSET_we),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_re(d2l_NVDLA_CDMA_D_CVT_OFFSET_re),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_w(d2l_NVDLA_CDMA_D_CVT_SCALE_w),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_we(d2l_NVDLA_CDMA_D_CVT_SCALE_we),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_re(d2l_NVDLA_CDMA_D_CVT_SCALE_re),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_w(d2l_NVDLA_CDMA_D_CONV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_we(d2l_NVDLA_CDMA_D_CONV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_re(d2l_NVDLA_CDMA_D_CONV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re),
    .d2l_NVDLA_CDMA_D_BANK_w(d2l_NVDLA_CDMA_D_BANK_w),
    .d2l_NVDLA_CDMA_D_BANK_we(d2l_NVDLA_CDMA_D_BANK_we),
    .d2l_NVDLA_CDMA_D_BANK_re(d2l_NVDLA_CDMA_D_BANK_re),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_w(d2l_NVDLA_CDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_we(d2l_NVDLA_CDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_re(d2l_NVDLA_CDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_CYA_w(d2l_NVDLA_CDMA_D_CYA_w),
    .d2l_NVDLA_CDMA_D_CYA_we(d2l_NVDLA_CDMA_D_CYA_we),
    .d2l_NVDLA_CDMA_D_CYA_re(d2l_NVDLA_CDMA_D_CYA_re),
    .d2l_NVDLA_CSC_S_STATUS_w(d2l_NVDLA_CSC_S_STATUS_w),
    .d2l_NVDLA_CSC_S_STATUS_we(d2l_NVDLA_CSC_S_STATUS_we),
    .d2l_NVDLA_CSC_S_STATUS_re(d2l_NVDLA_CSC_S_STATUS_re),
    .d2l_NVDLA_CSC_S_POINTER_w(d2l_NVDLA_CSC_S_POINTER_w),
    .d2l_NVDLA_CSC_S_POINTER_we(d2l_NVDLA_CSC_S_POINTER_we),
    .d2l_NVDLA_CSC_S_POINTER_re(d2l_NVDLA_CSC_S_POINTER_re),
    .d2l_NVDLA_CSC_D_OP_ENABLE_w(d2l_NVDLA_CSC_D_OP_ENABLE_w),
    .d2l_NVDLA_CSC_D_OP_ENABLE_we(d2l_NVDLA_CSC_D_OP_ENABLE_we),
    .d2l_NVDLA_CSC_D_OP_ENABLE_re(d2l_NVDLA_CSC_D_OP_ENABLE_re),
    .d2l_NVDLA_CSC_D_MISC_CFG_w(d2l_NVDLA_CSC_D_MISC_CFG_w),
    .d2l_NVDLA_CSC_D_MISC_CFG_we(d2l_NVDLA_CSC_D_MISC_CFG_we),
    .d2l_NVDLA_CSC_D_MISC_CFG_re(d2l_NVDLA_CSC_D_MISC_CFG_re),
    .d2l_NVDLA_CSC_D_DATAIN_FORMAT_w(d2l_NVDLA_CSC_D_DATAIN_FORMAT_w),
    .d2l_NVDLA_CSC_D_DATAIN_FORMAT_we(d2l_NVDLA_CSC_D_DATAIN_FORMAT_we),
    .d2l_NVDLA_CSC_D_DATAIN_FORMAT_re(d2l_NVDLA_CSC_D_DATAIN_FORMAT_re),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re),
    .d2l_NVDLA_CSC_D_BATCH_NUMBER_w(d2l_NVDLA_CSC_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CSC_D_BATCH_NUMBER_we(d2l_NVDLA_CSC_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CSC_D_BATCH_NUMBER_re(d2l_NVDLA_CSC_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w(d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w),
    .d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we(d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we),
    .d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re(d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re),
    .d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w(d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w),
    .d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we(d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we),
    .d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re(d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re),
    .d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w(d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w),
    .d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we(d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we),
    .d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re(d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re),
    .d2l_NVDLA_CSC_D_WEIGHT_BYTES_w(d2l_NVDLA_CSC_D_WEIGHT_BYTES_w),
    .d2l_NVDLA_CSC_D_WEIGHT_BYTES_we(d2l_NVDLA_CSC_D_WEIGHT_BYTES_we),
    .d2l_NVDLA_CSC_D_WEIGHT_BYTES_re(d2l_NVDLA_CSC_D_WEIGHT_BYTES_re),
    .d2l_NVDLA_CSC_D_WMB_BYTES_w(d2l_NVDLA_CSC_D_WMB_BYTES_w),
    .d2l_NVDLA_CSC_D_WMB_BYTES_we(d2l_NVDLA_CSC_D_WMB_BYTES_we),
    .d2l_NVDLA_CSC_D_WMB_BYTES_re(d2l_NVDLA_CSC_D_WMB_BYTES_re),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w(d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we(d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re(d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w(d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we(d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re(d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re),
    .d2l_NVDLA_CSC_D_ATOMICS_w(d2l_NVDLA_CSC_D_ATOMICS_w),
    .d2l_NVDLA_CSC_D_ATOMICS_we(d2l_NVDLA_CSC_D_ATOMICS_we),
    .d2l_NVDLA_CSC_D_ATOMICS_re(d2l_NVDLA_CSC_D_ATOMICS_re),
    .d2l_NVDLA_CSC_D_RELEASE_w(d2l_NVDLA_CSC_D_RELEASE_w),
    .d2l_NVDLA_CSC_D_RELEASE_we(d2l_NVDLA_CSC_D_RELEASE_we),
    .d2l_NVDLA_CSC_D_RELEASE_re(d2l_NVDLA_CSC_D_RELEASE_re),
    .d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w(d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w),
    .d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we(d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we),
    .d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re(d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re),
    .d2l_NVDLA_CSC_D_DILATION_EXT_w(d2l_NVDLA_CSC_D_DILATION_EXT_w),
    .d2l_NVDLA_CSC_D_DILATION_EXT_we(d2l_NVDLA_CSC_D_DILATION_EXT_we),
    .d2l_NVDLA_CSC_D_DILATION_EXT_re(d2l_NVDLA_CSC_D_DILATION_EXT_re),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_w(d2l_NVDLA_CSC_D_ZERO_PADDING_w),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_we(d2l_NVDLA_CSC_D_ZERO_PADDING_we),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_re(d2l_NVDLA_CSC_D_ZERO_PADDING_re),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w(d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we(d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re(d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re),
    .d2l_NVDLA_CSC_D_BANK_w(d2l_NVDLA_CSC_D_BANK_w),
    .d2l_NVDLA_CSC_D_BANK_we(d2l_NVDLA_CSC_D_BANK_we),
    .d2l_NVDLA_CSC_D_BANK_re(d2l_NVDLA_CSC_D_BANK_re),
    .d2l_NVDLA_CSC_D_PRA_CFG_w(d2l_NVDLA_CSC_D_PRA_CFG_w),
    .d2l_NVDLA_CSC_D_PRA_CFG_we(d2l_NVDLA_CSC_D_PRA_CFG_we),
    .d2l_NVDLA_CSC_D_PRA_CFG_re(d2l_NVDLA_CSC_D_PRA_CFG_re),
    .d2l_NVDLA_CSC_D_CYA_w(d2l_NVDLA_CSC_D_CYA_w),
    .d2l_NVDLA_CSC_D_CYA_we(d2l_NVDLA_CSC_D_CYA_we),
    .d2l_NVDLA_CSC_D_CYA_re(d2l_NVDLA_CSC_D_CYA_re),
    .d2l_NVDLA_CMAC_A_S_STATUS_w(d2l_NVDLA_CMAC_A_S_STATUS_w),
    .d2l_NVDLA_CMAC_A_S_STATUS_we(d2l_NVDLA_CMAC_A_S_STATUS_we),
    .d2l_NVDLA_CMAC_A_S_STATUS_re(d2l_NVDLA_CMAC_A_S_STATUS_re),
    .d2l_NVDLA_CMAC_A_S_POINTER_w(d2l_NVDLA_CMAC_A_S_POINTER_w),
    .d2l_NVDLA_CMAC_A_S_POINTER_we(d2l_NVDLA_CMAC_A_S_POINTER_we),
    .d2l_NVDLA_CMAC_A_S_POINTER_re(d2l_NVDLA_CMAC_A_S_POINTER_re),
    .d2l_NVDLA_CMAC_A_D_OP_ENABLE_w(d2l_NVDLA_CMAC_A_D_OP_ENABLE_w),
    .d2l_NVDLA_CMAC_A_D_OP_ENABLE_we(d2l_NVDLA_CMAC_A_D_OP_ENABLE_we),
    .d2l_NVDLA_CMAC_A_D_OP_ENABLE_re(d2l_NVDLA_CMAC_A_D_OP_ENABLE_re),
    .d2l_NVDLA_CMAC_A_D_MISC_CFG_w(d2l_NVDLA_CMAC_A_D_MISC_CFG_w),
    .d2l_NVDLA_CMAC_A_D_MISC_CFG_we(d2l_NVDLA_CMAC_A_D_MISC_CFG_we),
    .d2l_NVDLA_CMAC_A_D_MISC_CFG_re(d2l_NVDLA_CMAC_A_D_MISC_CFG_re),
    .d2l_NVDLA_CMAC_B_S_STATUS_w(d2l_NVDLA_CMAC_B_S_STATUS_w),
    .d2l_NVDLA_CMAC_B_S_STATUS_we(d2l_NVDLA_CMAC_B_S_STATUS_we),
    .d2l_NVDLA_CMAC_B_S_STATUS_re(d2l_NVDLA_CMAC_B_S_STATUS_re),
    .d2l_NVDLA_CMAC_B_S_POINTER_w(d2l_NVDLA_CMAC_B_S_POINTER_w),
    .d2l_NVDLA_CMAC_B_S_POINTER_we(d2l_NVDLA_CMAC_B_S_POINTER_we),
    .d2l_NVDLA_CMAC_B_S_POINTER_re(d2l_NVDLA_CMAC_B_S_POINTER_re),
    .d2l_NVDLA_CMAC_B_D_OP_ENABLE_w(d2l_NVDLA_CMAC_B_D_OP_ENABLE_w),
    .d2l_NVDLA_CMAC_B_D_OP_ENABLE_we(d2l_NVDLA_CMAC_B_D_OP_ENABLE_we),
    .d2l_NVDLA_CMAC_B_D_OP_ENABLE_re(d2l_NVDLA_CMAC_B_D_OP_ENABLE_re),
    .d2l_NVDLA_CMAC_B_D_MISC_CFG_w(d2l_NVDLA_CMAC_B_D_MISC_CFG_w),
    .d2l_NVDLA_CMAC_B_D_MISC_CFG_we(d2l_NVDLA_CMAC_B_D_MISC_CFG_we),
    .d2l_NVDLA_CMAC_B_D_MISC_CFG_re(d2l_NVDLA_CMAC_B_D_MISC_CFG_re),
    .d2l_NVDLA_CACC_S_STATUS_w(d2l_NVDLA_CACC_S_STATUS_w),
    .d2l_NVDLA_CACC_S_STATUS_we(d2l_NVDLA_CACC_S_STATUS_we),
    .d2l_NVDLA_CACC_S_STATUS_re(d2l_NVDLA_CACC_S_STATUS_re),
    .d2l_NVDLA_CACC_S_POINTER_w(d2l_NVDLA_CACC_S_POINTER_w),
    .d2l_NVDLA_CACC_S_POINTER_we(d2l_NVDLA_CACC_S_POINTER_we),
    .d2l_NVDLA_CACC_S_POINTER_re(d2l_NVDLA_CACC_S_POINTER_re),
    .d2l_NVDLA_CACC_D_OP_ENABLE_w(d2l_NVDLA_CACC_D_OP_ENABLE_w),
    .d2l_NVDLA_CACC_D_OP_ENABLE_we(d2l_NVDLA_CACC_D_OP_ENABLE_we),
    .d2l_NVDLA_CACC_D_OP_ENABLE_re(d2l_NVDLA_CACC_D_OP_ENABLE_re),
    .d2l_NVDLA_CACC_D_MISC_CFG_w(d2l_NVDLA_CACC_D_MISC_CFG_w),
    .d2l_NVDLA_CACC_D_MISC_CFG_we(d2l_NVDLA_CACC_D_MISC_CFG_we),
    .d2l_NVDLA_CACC_D_MISC_CFG_re(d2l_NVDLA_CACC_D_MISC_CFG_re),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w(d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we(d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re(d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w(d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we(d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re(d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re),
    .d2l_NVDLA_CACC_D_DATAOUT_ADDR_w(d2l_NVDLA_CACC_D_DATAOUT_ADDR_w),
    .d2l_NVDLA_CACC_D_DATAOUT_ADDR_we(d2l_NVDLA_CACC_D_DATAOUT_ADDR_we),
    .d2l_NVDLA_CACC_D_DATAOUT_ADDR_re(d2l_NVDLA_CACC_D_DATAOUT_ADDR_re),
    .d2l_NVDLA_CACC_D_BATCH_NUMBER_w(d2l_NVDLA_CACC_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CACC_D_BATCH_NUMBER_we(d2l_NVDLA_CACC_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CACC_D_BATCH_NUMBER_re(d2l_NVDLA_CACC_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CACC_D_LINE_STRIDE_w(d2l_NVDLA_CACC_D_LINE_STRIDE_w),
    .d2l_NVDLA_CACC_D_LINE_STRIDE_we(d2l_NVDLA_CACC_D_LINE_STRIDE_we),
    .d2l_NVDLA_CACC_D_LINE_STRIDE_re(d2l_NVDLA_CACC_D_LINE_STRIDE_re),
    .d2l_NVDLA_CACC_D_SURF_STRIDE_w(d2l_NVDLA_CACC_D_SURF_STRIDE_w),
    .d2l_NVDLA_CACC_D_SURF_STRIDE_we(d2l_NVDLA_CACC_D_SURF_STRIDE_we),
    .d2l_NVDLA_CACC_D_SURF_STRIDE_re(d2l_NVDLA_CACC_D_SURF_STRIDE_re),
    .d2l_NVDLA_CACC_D_DATAOUT_MAP_w(d2l_NVDLA_CACC_D_DATAOUT_MAP_w),
    .d2l_NVDLA_CACC_D_DATAOUT_MAP_we(d2l_NVDLA_CACC_D_DATAOUT_MAP_we),
    .d2l_NVDLA_CACC_D_DATAOUT_MAP_re(d2l_NVDLA_CACC_D_DATAOUT_MAP_re),
    .d2l_NVDLA_CACC_D_CLIP_CFG_w(d2l_NVDLA_CACC_D_CLIP_CFG_w),
    .d2l_NVDLA_CACC_D_CLIP_CFG_we(d2l_NVDLA_CACC_D_CLIP_CFG_we),
    .d2l_NVDLA_CACC_D_CLIP_CFG_re(d2l_NVDLA_CACC_D_CLIP_CFG_re),
    .d2l_NVDLA_CACC_D_OUT_SATURATION_w(d2l_NVDLA_CACC_D_OUT_SATURATION_w),
    .d2l_NVDLA_CACC_D_OUT_SATURATION_we(d2l_NVDLA_CACC_D_OUT_SATURATION_we),
    .d2l_NVDLA_CACC_D_OUT_SATURATION_re(d2l_NVDLA_CACC_D_OUT_SATURATION_re),
    .d2l_NVDLA_CACC_D_CYA_w(d2l_NVDLA_CACC_D_CYA_w),
    .d2l_NVDLA_CACC_D_CYA_we(d2l_NVDLA_CACC_D_CYA_we),
    .d2l_NVDLA_CACC_D_CYA_re(d2l_NVDLA_CACC_D_CYA_re),
    .d2l_NVDLA_SDP_RDMA_S_STATUS_w(d2l_NVDLA_SDP_RDMA_S_STATUS_w),
    .d2l_NVDLA_SDP_RDMA_S_STATUS_we(d2l_NVDLA_SDP_RDMA_S_STATUS_we),
    .d2l_NVDLA_SDP_RDMA_S_STATUS_re(d2l_NVDLA_SDP_RDMA_S_STATUS_re),
    .d2l_NVDLA_SDP_RDMA_S_POINTER_w(d2l_NVDLA_SDP_RDMA_S_POINTER_w),
    .d2l_NVDLA_SDP_RDMA_S_POINTER_we(d2l_NVDLA_SDP_RDMA_S_POINTER_we),
    .d2l_NVDLA_SDP_RDMA_S_POINTER_re(d2l_NVDLA_SDP_RDMA_S_POINTER_re),
    .d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w(d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we(d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re(d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w(d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we(d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re(d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w(d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we(d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re(d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w(d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we(d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re(d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w(d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we(d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re(d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_S_STATUS_w(d2l_NVDLA_SDP_S_STATUS_w),
    .d2l_NVDLA_SDP_S_STATUS_we(d2l_NVDLA_SDP_S_STATUS_we),
    .d2l_NVDLA_SDP_S_STATUS_re(d2l_NVDLA_SDP_S_STATUS_re),
    .d2l_NVDLA_SDP_S_POINTER_w(d2l_NVDLA_SDP_S_POINTER_w),
    .d2l_NVDLA_SDP_S_POINTER_we(d2l_NVDLA_SDP_S_POINTER_we),
    .d2l_NVDLA_SDP_S_POINTER_re(d2l_NVDLA_SDP_S_POINTER_re),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w(d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we(d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re(d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w(d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we(d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re(d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re),
    .d2l_NVDLA_SDP_S_LUT_CFG_w(d2l_NVDLA_SDP_S_LUT_CFG_w),
    .d2l_NVDLA_SDP_S_LUT_CFG_we(d2l_NVDLA_SDP_S_LUT_CFG_we),
    .d2l_NVDLA_SDP_S_LUT_CFG_re(d2l_NVDLA_SDP_S_LUT_CFG_re),
    .d2l_NVDLA_SDP_S_LUT_INFO_w(d2l_NVDLA_SDP_S_LUT_INFO_w),
    .d2l_NVDLA_SDP_S_LUT_INFO_we(d2l_NVDLA_SDP_S_LUT_INFO_we),
    .d2l_NVDLA_SDP_S_LUT_INFO_re(d2l_NVDLA_SDP_S_LUT_INFO_re),
    .d2l_NVDLA_SDP_S_LUT_LE_START_w(d2l_NVDLA_SDP_S_LUT_LE_START_w),
    .d2l_NVDLA_SDP_S_LUT_LE_START_we(d2l_NVDLA_SDP_S_LUT_LE_START_we),
    .d2l_NVDLA_SDP_S_LUT_LE_START_re(d2l_NVDLA_SDP_S_LUT_LE_START_re),
    .d2l_NVDLA_SDP_S_LUT_LE_END_w(d2l_NVDLA_SDP_S_LUT_LE_END_w),
    .d2l_NVDLA_SDP_S_LUT_LE_END_we(d2l_NVDLA_SDP_S_LUT_LE_END_we),
    .d2l_NVDLA_SDP_S_LUT_LE_END_re(d2l_NVDLA_SDP_S_LUT_LE_END_re),
    .d2l_NVDLA_SDP_S_LUT_LO_START_w(d2l_NVDLA_SDP_S_LUT_LO_START_w),
    .d2l_NVDLA_SDP_S_LUT_LO_START_we(d2l_NVDLA_SDP_S_LUT_LO_START_we),
    .d2l_NVDLA_SDP_S_LUT_LO_START_re(d2l_NVDLA_SDP_S_LUT_LO_START_re),
    .d2l_NVDLA_SDP_S_LUT_LO_END_w(d2l_NVDLA_SDP_S_LUT_LO_END_w),
    .d2l_NVDLA_SDP_S_LUT_LO_END_we(d2l_NVDLA_SDP_S_LUT_LO_END_we),
    .d2l_NVDLA_SDP_S_LUT_LO_END_re(d2l_NVDLA_SDP_S_LUT_LO_END_re),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re),
    .d2l_NVDLA_SDP_D_OP_ENABLE_w(d2l_NVDLA_SDP_D_OP_ENABLE_w),
    .d2l_NVDLA_SDP_D_OP_ENABLE_we(d2l_NVDLA_SDP_D_OP_ENABLE_we),
    .d2l_NVDLA_SDP_D_OP_ENABLE_re(d2l_NVDLA_SDP_D_OP_ENABLE_re),
    .d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w(d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w),
    .d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we(d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we),
    .d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re(d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re),
    .d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w(d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w),
    .d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we(d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we),
    .d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re(d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re),
    .d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w(d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w),
    .d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we(d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we),
    .d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re(d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w(d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we(d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re(d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w(d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we(d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re(d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_D_DP_BS_CFG_w(d2l_NVDLA_SDP_D_DP_BS_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BS_CFG_we(d2l_NVDLA_SDP_D_DP_BS_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BS_CFG_re(d2l_NVDLA_SDP_D_DP_BS_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w(d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we(d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re(d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w(d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we(d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re(d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_BN_CFG_w(d2l_NVDLA_SDP_D_DP_BN_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BN_CFG_we(d2l_NVDLA_SDP_D_DP_BN_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BN_CFG_re(d2l_NVDLA_SDP_D_DP_BN_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w(d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we(d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re(d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w(d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we(d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re(d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_CFG_w(d2l_NVDLA_SDP_D_DP_EW_CFG_w),
    .d2l_NVDLA_SDP_D_DP_EW_CFG_we(d2l_NVDLA_SDP_D_DP_EW_CFG_we),
    .d2l_NVDLA_SDP_D_DP_EW_CFG_re(d2l_NVDLA_SDP_D_DP_EW_CFG_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re),
    .d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w(d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w),
    .d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we(d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we),
    .d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re(d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re),
    .d2l_NVDLA_SDP_D_DST_DMA_CFG_w(d2l_NVDLA_SDP_D_DST_DMA_CFG_w),
    .d2l_NVDLA_SDP_D_DST_DMA_CFG_we(d2l_NVDLA_SDP_D_DST_DMA_CFG_we),
    .d2l_NVDLA_SDP_D_DST_DMA_CFG_re(d2l_NVDLA_SDP_D_DST_DMA_CFG_re),
    .d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w(d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we(d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re(d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_D_DATA_FORMAT_w(d2l_NVDLA_SDP_D_DATA_FORMAT_w),
    .d2l_NVDLA_SDP_D_DATA_FORMAT_we(d2l_NVDLA_SDP_D_DATA_FORMAT_we),
    .d2l_NVDLA_SDP_D_DATA_FORMAT_re(d2l_NVDLA_SDP_D_DATA_FORMAT_re),
    .d2l_NVDLA_SDP_D_CVT_OFFSET_w(d2l_NVDLA_SDP_D_CVT_OFFSET_w),
    .d2l_NVDLA_SDP_D_CVT_OFFSET_we(d2l_NVDLA_SDP_D_CVT_OFFSET_we),
    .d2l_NVDLA_SDP_D_CVT_OFFSET_re(d2l_NVDLA_SDP_D_CVT_OFFSET_re),
    .d2l_NVDLA_SDP_D_CVT_SCALE_w(d2l_NVDLA_SDP_D_CVT_SCALE_w),
    .d2l_NVDLA_SDP_D_CVT_SCALE_we(d2l_NVDLA_SDP_D_CVT_SCALE_we),
    .d2l_NVDLA_SDP_D_CVT_SCALE_re(d2l_NVDLA_SDP_D_CVT_SCALE_re),
    .d2l_NVDLA_SDP_D_CVT_SHIFT_w(d2l_NVDLA_SDP_D_CVT_SHIFT_w),
    .d2l_NVDLA_SDP_D_CVT_SHIFT_we(d2l_NVDLA_SDP_D_CVT_SHIFT_we),
    .d2l_NVDLA_SDP_D_CVT_SHIFT_re(d2l_NVDLA_SDP_D_CVT_SHIFT_re),
    .d2l_NVDLA_SDP_D_STATUS_w(d2l_NVDLA_SDP_D_STATUS_w),
    .d2l_NVDLA_SDP_D_STATUS_we(d2l_NVDLA_SDP_D_STATUS_we),
    .d2l_NVDLA_SDP_D_STATUS_re(d2l_NVDLA_SDP_D_STATUS_re),
    .d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w(d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w),
    .d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we(d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we),
    .d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re(d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re),
    .d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w(d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w),
    .d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we(d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we),
    .d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re(d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re),
    .d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w(d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w),
    .d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we(d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we),
    .d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re(d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re),
    .d2l_NVDLA_SDP_D_PERF_ENABLE_w(d2l_NVDLA_SDP_D_PERF_ENABLE_w),
    .d2l_NVDLA_SDP_D_PERF_ENABLE_we(d2l_NVDLA_SDP_D_PERF_ENABLE_we),
    .d2l_NVDLA_SDP_D_PERF_ENABLE_re(d2l_NVDLA_SDP_D_PERF_ENABLE_re),
    .d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w(d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w),
    .d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we(d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we),
    .d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re(d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w(d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we(d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re(d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w(d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we(d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re(d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re),
    .d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w(d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w),
    .d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we(d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we),
    .d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re(d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w(d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we(d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re(d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w(d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we(d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re(d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w(d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we(d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re(d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re),
    .d2l_NVDLA_PDP_RDMA_S_STATUS_w(d2l_NVDLA_PDP_RDMA_S_STATUS_w),
    .d2l_NVDLA_PDP_RDMA_S_STATUS_we(d2l_NVDLA_PDP_RDMA_S_STATUS_we),
    .d2l_NVDLA_PDP_RDMA_S_STATUS_re(d2l_NVDLA_PDP_RDMA_S_STATUS_re),
    .d2l_NVDLA_PDP_RDMA_S_POINTER_w(d2l_NVDLA_PDP_RDMA_S_POINTER_w),
    .d2l_NVDLA_PDP_RDMA_S_POINTER_we(d2l_NVDLA_PDP_RDMA_S_POINTER_we),
    .d2l_NVDLA_PDP_RDMA_S_POINTER_re(d2l_NVDLA_PDP_RDMA_S_POINTER_re),
    .d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w(d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we(d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re(d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re),
    .d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w(d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w),
    .d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we(d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we),
    .d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re(d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w(d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we(d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re(d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w(d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we(d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re(d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w(d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we(d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re(d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re),
    .d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w(d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we(d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re(d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w(d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we(d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re(d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w(d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we(d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re(d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w(d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w),
    .d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we(d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we),
    .d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re(d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re),
    .d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w(d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we(d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re(d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w(d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w),
    .d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we(d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we),
    .d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re(d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re),
    .d2l_NVDLA_PDP_RDMA_D_CYA_w(d2l_NVDLA_PDP_RDMA_D_CYA_w),
    .d2l_NVDLA_PDP_RDMA_D_CYA_we(d2l_NVDLA_PDP_RDMA_D_CYA_we),
    .d2l_NVDLA_PDP_RDMA_D_CYA_re(d2l_NVDLA_PDP_RDMA_D_CYA_re),
    .d2l_NVDLA_PDP_S_STATUS_w(d2l_NVDLA_PDP_S_STATUS_w),
    .d2l_NVDLA_PDP_S_STATUS_we(d2l_NVDLA_PDP_S_STATUS_we),
    .d2l_NVDLA_PDP_S_STATUS_re(d2l_NVDLA_PDP_S_STATUS_re),
    .d2l_NVDLA_PDP_S_POINTER_w(d2l_NVDLA_PDP_S_POINTER_w),
    .d2l_NVDLA_PDP_S_POINTER_we(d2l_NVDLA_PDP_S_POINTER_we),
    .d2l_NVDLA_PDP_S_POINTER_re(d2l_NVDLA_PDP_S_POINTER_re),
    .d2l_NVDLA_PDP_D_OP_ENABLE_w(d2l_NVDLA_PDP_D_OP_ENABLE_w),
    .d2l_NVDLA_PDP_D_OP_ENABLE_we(d2l_NVDLA_PDP_D_OP_ENABLE_we),
    .d2l_NVDLA_PDP_D_OP_ENABLE_re(d2l_NVDLA_PDP_D_OP_ENABLE_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w(d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we(d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re(d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w(d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we(d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re(d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w(d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we(d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re(d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re),
    .d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w(d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w),
    .d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we(d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we),
    .d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re(d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re),
    .d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re),
    .d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w(d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we(d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re(d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w(d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we(d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re(d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w(d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we(d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re(d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w(d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we(d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re(d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w(d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we(d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re(d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w(d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we(d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re(d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w(d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w),
    .d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we(d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we),
    .d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re(d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re),
    .d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w(d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w),
    .d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we(d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we),
    .d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re(d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re),
    .d2l_NVDLA_PDP_D_DST_RAM_CFG_w(d2l_NVDLA_PDP_D_DST_RAM_CFG_w),
    .d2l_NVDLA_PDP_D_DST_RAM_CFG_we(d2l_NVDLA_PDP_D_DST_RAM_CFG_we),
    .d2l_NVDLA_PDP_D_DST_RAM_CFG_re(d2l_NVDLA_PDP_D_DST_RAM_CFG_re),
    .d2l_NVDLA_PDP_D_DATA_FORMAT_w(d2l_NVDLA_PDP_D_DATA_FORMAT_w),
    .d2l_NVDLA_PDP_D_DATA_FORMAT_we(d2l_NVDLA_PDP_D_DATA_FORMAT_we),
    .d2l_NVDLA_PDP_D_DATA_FORMAT_re(d2l_NVDLA_PDP_D_DATA_FORMAT_re),
    .d2l_NVDLA_PDP_D_INF_INPUT_NUM_w(d2l_NVDLA_PDP_D_INF_INPUT_NUM_w),
    .d2l_NVDLA_PDP_D_INF_INPUT_NUM_we(d2l_NVDLA_PDP_D_INF_INPUT_NUM_we),
    .d2l_NVDLA_PDP_D_INF_INPUT_NUM_re(d2l_NVDLA_PDP_D_INF_INPUT_NUM_re),
    .d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w(d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w),
    .d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we(d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we),
    .d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re(d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re),
    .d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w(d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w),
    .d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we(d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we),
    .d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re(d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re),
    .d2l_NVDLA_PDP_D_PERF_ENABLE_w(d2l_NVDLA_PDP_D_PERF_ENABLE_w),
    .d2l_NVDLA_PDP_D_PERF_ENABLE_we(d2l_NVDLA_PDP_D_PERF_ENABLE_we),
    .d2l_NVDLA_PDP_D_PERF_ENABLE_re(d2l_NVDLA_PDP_D_PERF_ENABLE_re),
    .d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w(d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w),
    .d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we(d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we),
    .d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re(d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re),
    .d2l_NVDLA_PDP_D_CYA_w(d2l_NVDLA_PDP_D_CYA_w),
    .d2l_NVDLA_PDP_D_CYA_we(d2l_NVDLA_PDP_D_CYA_we),
    .d2l_NVDLA_PDP_D_CYA_re(d2l_NVDLA_PDP_D_CYA_re),
    .d2l_NVDLA_CDP_RDMA_S_STATUS_w(d2l_NVDLA_CDP_RDMA_S_STATUS_w),
    .d2l_NVDLA_CDP_RDMA_S_STATUS_we(d2l_NVDLA_CDP_RDMA_S_STATUS_we),
    .d2l_NVDLA_CDP_RDMA_S_STATUS_re(d2l_NVDLA_CDP_RDMA_S_STATUS_re),
    .d2l_NVDLA_CDP_RDMA_S_POINTER_w(d2l_NVDLA_CDP_RDMA_S_POINTER_w),
    .d2l_NVDLA_CDP_RDMA_S_POINTER_we(d2l_NVDLA_CDP_RDMA_S_POINTER_we),
    .d2l_NVDLA_CDP_RDMA_S_POINTER_re(d2l_NVDLA_CDP_RDMA_S_POINTER_re),
    .d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w(d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we(d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re(d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w(d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we(d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re(d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w(d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we(d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re(d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w(d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we(d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re(d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re),
    .d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w(d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w),
    .d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we(d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we),
    .d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re(d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w(d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we(d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re(d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re),
    .d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w(d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we(d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re(d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w(d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w),
    .d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we(d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we),
    .d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re(d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re),
    .d2l_NVDLA_CDP_RDMA_D_CYA_w(d2l_NVDLA_CDP_RDMA_D_CYA_w),
    .d2l_NVDLA_CDP_RDMA_D_CYA_we(d2l_NVDLA_CDP_RDMA_D_CYA_we),
    .d2l_NVDLA_CDP_RDMA_D_CYA_re(d2l_NVDLA_CDP_RDMA_D_CYA_re),
    .d2l_NVDLA_CDP_S_STATUS_w(d2l_NVDLA_CDP_S_STATUS_w),
    .d2l_NVDLA_CDP_S_STATUS_we(d2l_NVDLA_CDP_S_STATUS_we),
    .d2l_NVDLA_CDP_S_STATUS_re(d2l_NVDLA_CDP_S_STATUS_re),
    .d2l_NVDLA_CDP_S_POINTER_w(d2l_NVDLA_CDP_S_POINTER_w),
    .d2l_NVDLA_CDP_S_POINTER_we(d2l_NVDLA_CDP_S_POINTER_we),
    .d2l_NVDLA_CDP_S_POINTER_re(d2l_NVDLA_CDP_S_POINTER_re),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w(d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we(d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re(d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w(d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we(d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re(d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re),
    .d2l_NVDLA_CDP_S_LUT_CFG_w(d2l_NVDLA_CDP_S_LUT_CFG_w),
    .d2l_NVDLA_CDP_S_LUT_CFG_we(d2l_NVDLA_CDP_S_LUT_CFG_we),
    .d2l_NVDLA_CDP_S_LUT_CFG_re(d2l_NVDLA_CDP_S_LUT_CFG_re),
    .d2l_NVDLA_CDP_S_LUT_INFO_w(d2l_NVDLA_CDP_S_LUT_INFO_w),
    .d2l_NVDLA_CDP_S_LUT_INFO_we(d2l_NVDLA_CDP_S_LUT_INFO_we),
    .d2l_NVDLA_CDP_S_LUT_INFO_re(d2l_NVDLA_CDP_S_LUT_INFO_re),
    .d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w(d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we(d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re(d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w(d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we(d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re(d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w(d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we(d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re(d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w(d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we(d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re(d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w(d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we(d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re(d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w(d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we(d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re(d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w(d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we(d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re(d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w(d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we(d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re(d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re),
    .d2l_NVDLA_CDP_D_OP_ENABLE_w(d2l_NVDLA_CDP_D_OP_ENABLE_w),
    .d2l_NVDLA_CDP_D_OP_ENABLE_we(d2l_NVDLA_CDP_D_OP_ENABLE_we),
    .d2l_NVDLA_CDP_D_OP_ENABLE_re(d2l_NVDLA_CDP_D_OP_ENABLE_re),
    .d2l_NVDLA_CDP_D_FUNC_BYPASS_w(d2l_NVDLA_CDP_D_FUNC_BYPASS_w),
    .d2l_NVDLA_CDP_D_FUNC_BYPASS_we(d2l_NVDLA_CDP_D_FUNC_BYPASS_we),
    .d2l_NVDLA_CDP_D_FUNC_BYPASS_re(d2l_NVDLA_CDP_D_FUNC_BYPASS_re),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w(d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we(d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re(d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w(d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we(d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re(d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w(d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w),
    .d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we(d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we),
    .d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re(d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re),
    .d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w(d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w),
    .d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we(d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we),
    .d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re(d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re),
    .d2l_NVDLA_CDP_D_DST_DMA_CFG_w(d2l_NVDLA_CDP_D_DST_DMA_CFG_w),
    .d2l_NVDLA_CDP_D_DST_DMA_CFG_we(d2l_NVDLA_CDP_D_DST_DMA_CFG_we),
    .d2l_NVDLA_CDP_D_DST_DMA_CFG_re(d2l_NVDLA_CDP_D_DST_DMA_CFG_re),
    .d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w(d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w),
    .d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we(d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we),
    .d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re(d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re),
    .d2l_NVDLA_CDP_D_DATA_FORMAT_w(d2l_NVDLA_CDP_D_DATA_FORMAT_w),
    .d2l_NVDLA_CDP_D_DATA_FORMAT_we(d2l_NVDLA_CDP_D_DATA_FORMAT_we),
    .d2l_NVDLA_CDP_D_DATA_FORMAT_re(d2l_NVDLA_CDP_D_DATA_FORMAT_re),
    .d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_CDP_D_LRN_CFG_w(d2l_NVDLA_CDP_D_LRN_CFG_w),
    .d2l_NVDLA_CDP_D_LRN_CFG_we(d2l_NVDLA_CDP_D_LRN_CFG_we),
    .d2l_NVDLA_CDP_D_LRN_CFG_re(d2l_NVDLA_CDP_D_LRN_CFG_re),
    .d2l_NVDLA_CDP_D_DATIN_OFFSET_w(d2l_NVDLA_CDP_D_DATIN_OFFSET_w),
    .d2l_NVDLA_CDP_D_DATIN_OFFSET_we(d2l_NVDLA_CDP_D_DATIN_OFFSET_we),
    .d2l_NVDLA_CDP_D_DATIN_OFFSET_re(d2l_NVDLA_CDP_D_DATIN_OFFSET_re),
    .d2l_NVDLA_CDP_D_DATIN_SCALE_w(d2l_NVDLA_CDP_D_DATIN_SCALE_w),
    .d2l_NVDLA_CDP_D_DATIN_SCALE_we(d2l_NVDLA_CDP_D_DATIN_SCALE_we),
    .d2l_NVDLA_CDP_D_DATIN_SCALE_re(d2l_NVDLA_CDP_D_DATIN_SCALE_re),
    .d2l_NVDLA_CDP_D_DATIN_SHIFTER_w(d2l_NVDLA_CDP_D_DATIN_SHIFTER_w),
    .d2l_NVDLA_CDP_D_DATIN_SHIFTER_we(d2l_NVDLA_CDP_D_DATIN_SHIFTER_we),
    .d2l_NVDLA_CDP_D_DATIN_SHIFTER_re(d2l_NVDLA_CDP_D_DATIN_SHIFTER_re),
    .d2l_NVDLA_CDP_D_DATOUT_OFFSET_w(d2l_NVDLA_CDP_D_DATOUT_OFFSET_w),
    .d2l_NVDLA_CDP_D_DATOUT_OFFSET_we(d2l_NVDLA_CDP_D_DATOUT_OFFSET_we),
    .d2l_NVDLA_CDP_D_DATOUT_OFFSET_re(d2l_NVDLA_CDP_D_DATOUT_OFFSET_re),
    .d2l_NVDLA_CDP_D_DATOUT_SCALE_w(d2l_NVDLA_CDP_D_DATOUT_SCALE_w),
    .d2l_NVDLA_CDP_D_DATOUT_SCALE_we(d2l_NVDLA_CDP_D_DATOUT_SCALE_we),
    .d2l_NVDLA_CDP_D_DATOUT_SCALE_re(d2l_NVDLA_CDP_D_DATOUT_SCALE_re),
    .d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w(d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w),
    .d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we(d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we),
    .d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re(d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re),
    .d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w(d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w),
    .d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we(d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we),
    .d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re(d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re),
    .d2l_NVDLA_CDP_D_INF_INPUT_NUM_w(d2l_NVDLA_CDP_D_INF_INPUT_NUM_w),
    .d2l_NVDLA_CDP_D_INF_INPUT_NUM_we(d2l_NVDLA_CDP_D_INF_INPUT_NUM_we),
    .d2l_NVDLA_CDP_D_INF_INPUT_NUM_re(d2l_NVDLA_CDP_D_INF_INPUT_NUM_re),
    .d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w(d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w),
    .d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we(d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we),
    .d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re(d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re),
    .d2l_NVDLA_CDP_D_OUT_SATURATION_w(d2l_NVDLA_CDP_D_OUT_SATURATION_w),
    .d2l_NVDLA_CDP_D_OUT_SATURATION_we(d2l_NVDLA_CDP_D_OUT_SATURATION_we),
    .d2l_NVDLA_CDP_D_OUT_SATURATION_re(d2l_NVDLA_CDP_D_OUT_SATURATION_re),
    .d2l_NVDLA_CDP_D_PERF_ENABLE_w(d2l_NVDLA_CDP_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDP_D_PERF_ENABLE_we(d2l_NVDLA_CDP_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDP_D_PERF_ENABLE_re(d2l_NVDLA_CDP_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w(d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w),
    .d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we(d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we),
    .d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re(d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w(d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we(d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re(d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w(d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we(d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re(d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w(d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we(d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re(d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w(d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we(d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re(d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w(d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we(d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re(d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re),
    .d2l_NVDLA_CDP_D_CYA_w(d2l_NVDLA_CDP_D_CYA_w),
    .d2l_NVDLA_CDP_D_CYA_we(d2l_NVDLA_CDP_D_CYA_we),
    .d2l_NVDLA_CDP_D_CYA_re(d2l_NVDLA_CDP_D_CYA_re),
    .d2l_NVDLA_GEC_FEATURE_w(d2l_NVDLA_GEC_FEATURE_w),
    .d2l_NVDLA_GEC_FEATURE_we(d2l_NVDLA_GEC_FEATURE_we),
    .d2l_NVDLA_GEC_FEATURE_re(d2l_NVDLA_GEC_FEATURE_re),
    .d2l_NVDLA_GEC_SWRESET_w(d2l_NVDLA_GEC_SWRESET_w),
    .d2l_NVDLA_GEC_SWRESET_we(d2l_NVDLA_GEC_SWRESET_we),
    .d2l_NVDLA_GEC_SWRESET_re(d2l_NVDLA_GEC_SWRESET_re),
    .d2l_NVDLA_GEC_MISSIONERR_TYPE_w(d2l_NVDLA_GEC_MISSIONERR_TYPE_w),
    .d2l_NVDLA_GEC_MISSIONERR_TYPE_we(d2l_NVDLA_GEC_MISSIONERR_TYPE_we),
    .d2l_NVDLA_GEC_MISSIONERR_TYPE_re(d2l_NVDLA_GEC_MISSIONERR_TYPE_re),
    .d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w(d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w),
    .d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we(d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we),
    .d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re(d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re),
    .d2l_NVDLA_GEC_MISSIONERR_INDEX_w(d2l_NVDLA_GEC_MISSIONERR_INDEX_w),
    .d2l_NVDLA_GEC_MISSIONERR_INDEX_we(d2l_NVDLA_GEC_MISSIONERR_INDEX_we),
    .d2l_NVDLA_GEC_MISSIONERR_INDEX_re(d2l_NVDLA_GEC_MISSIONERR_INDEX_re),
    .d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w(d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w),
    .d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we(d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we),
    .d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re(d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re),
    .d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w(d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w),
    .d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we(d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we),
    .d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re(d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w(d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w),
    .d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we(d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we),
    .d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re(d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w(d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w),
    .d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we(d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we),
    .d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re(d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w(d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w),
    .d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we(d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we),
    .d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re(d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re),
    .d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w(d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w),
    .d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we(d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we),
    .d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re(d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re),
    .d2l_NVDLA_CVIF_STATUS_w(d2l_NVDLA_CVIF_STATUS_w),
    .d2l_NVDLA_CVIF_STATUS_we(d2l_NVDLA_CVIF_STATUS_we),
    .d2l_NVDLA_CVIF_STATUS_re(d2l_NVDLA_CVIF_STATUS_re),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w(d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we(d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re(d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w(d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we(d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re(d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w(d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we(d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re(d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w(d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we(d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re(d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re),
    .d2l_NVDLA_BDMA_CFG_LINE_w(d2l_NVDLA_BDMA_CFG_LINE_w),
    .d2l_NVDLA_BDMA_CFG_LINE_we(d2l_NVDLA_BDMA_CFG_LINE_we),
    .d2l_NVDLA_BDMA_CFG_LINE_re(d2l_NVDLA_BDMA_CFG_LINE_re),
    .d2l_NVDLA_BDMA_CFG_CMD_w(d2l_NVDLA_BDMA_CFG_CMD_w),
    .d2l_NVDLA_BDMA_CFG_CMD_we(d2l_NVDLA_BDMA_CFG_CMD_we),
    .d2l_NVDLA_BDMA_CFG_CMD_re(d2l_NVDLA_BDMA_CFG_CMD_re),
    .d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w(d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w),
    .d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we(d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we),
    .d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re(d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re),
    .d2l_NVDLA_BDMA_CFG_SRC_LINE_w(d2l_NVDLA_BDMA_CFG_SRC_LINE_w),
    .d2l_NVDLA_BDMA_CFG_SRC_LINE_we(d2l_NVDLA_BDMA_CFG_SRC_LINE_we),
    .d2l_NVDLA_BDMA_CFG_SRC_LINE_re(d2l_NVDLA_BDMA_CFG_SRC_LINE_re),
    .d2l_NVDLA_BDMA_CFG_DST_LINE_w(d2l_NVDLA_BDMA_CFG_DST_LINE_w),
    .d2l_NVDLA_BDMA_CFG_DST_LINE_we(d2l_NVDLA_BDMA_CFG_DST_LINE_we),
    .d2l_NVDLA_BDMA_CFG_DST_LINE_re(d2l_NVDLA_BDMA_CFG_DST_LINE_re),
    .d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w(d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w),
    .d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we(d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we),
    .d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re(d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re),
    .d2l_NVDLA_BDMA_CFG_SRC_SURF_w(d2l_NVDLA_BDMA_CFG_SRC_SURF_w),
    .d2l_NVDLA_BDMA_CFG_SRC_SURF_we(d2l_NVDLA_BDMA_CFG_SRC_SURF_we),
    .d2l_NVDLA_BDMA_CFG_SRC_SURF_re(d2l_NVDLA_BDMA_CFG_SRC_SURF_re),
    .d2l_NVDLA_BDMA_CFG_DST_SURF_w(d2l_NVDLA_BDMA_CFG_DST_SURF_w),
    .d2l_NVDLA_BDMA_CFG_DST_SURF_we(d2l_NVDLA_BDMA_CFG_DST_SURF_we),
    .d2l_NVDLA_BDMA_CFG_DST_SURF_re(d2l_NVDLA_BDMA_CFG_DST_SURF_re),
    .d2l_NVDLA_BDMA_CFG_OP_w(d2l_NVDLA_BDMA_CFG_OP_w),
    .d2l_NVDLA_BDMA_CFG_OP_we(d2l_NVDLA_BDMA_CFG_OP_we),
    .d2l_NVDLA_BDMA_CFG_OP_re(d2l_NVDLA_BDMA_CFG_OP_re),
    .d2l_NVDLA_BDMA_CFG_LAUNCH0_w(d2l_NVDLA_BDMA_CFG_LAUNCH0_w),
    .d2l_NVDLA_BDMA_CFG_LAUNCH0_we(d2l_NVDLA_BDMA_CFG_LAUNCH0_we),
    .d2l_NVDLA_BDMA_CFG_LAUNCH0_re(d2l_NVDLA_BDMA_CFG_LAUNCH0_re),
    .d2l_NVDLA_BDMA_CFG_LAUNCH1_w(d2l_NVDLA_BDMA_CFG_LAUNCH1_w),
    .d2l_NVDLA_BDMA_CFG_LAUNCH1_we(d2l_NVDLA_BDMA_CFG_LAUNCH1_we),
    .d2l_NVDLA_BDMA_CFG_LAUNCH1_re(d2l_NVDLA_BDMA_CFG_LAUNCH1_re),
    .d2l_NVDLA_BDMA_CFG_STATUS_w(d2l_NVDLA_BDMA_CFG_STATUS_w),
    .d2l_NVDLA_BDMA_CFG_STATUS_we(d2l_NVDLA_BDMA_CFG_STATUS_we),
    .d2l_NVDLA_BDMA_CFG_STATUS_re(d2l_NVDLA_BDMA_CFG_STATUS_re),
    .d2l_NVDLA_BDMA_STATUS_w(d2l_NVDLA_BDMA_STATUS_w),
    .d2l_NVDLA_BDMA_STATUS_we(d2l_NVDLA_BDMA_STATUS_we),
    .d2l_NVDLA_BDMA_STATUS_re(d2l_NVDLA_BDMA_STATUS_re),
    .d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re),
    .d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re),
    .d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re),
    .d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re),
    .d2l_NVDLA_RBK_S_STATUS_w(d2l_NVDLA_RBK_S_STATUS_w),
    .d2l_NVDLA_RBK_S_STATUS_we(d2l_NVDLA_RBK_S_STATUS_we),
    .d2l_NVDLA_RBK_S_STATUS_re(d2l_NVDLA_RBK_S_STATUS_re),
    .d2l_NVDLA_RBK_S_POINTER_w(d2l_NVDLA_RBK_S_POINTER_w),
    .d2l_NVDLA_RBK_S_POINTER_we(d2l_NVDLA_RBK_S_POINTER_we),
    .d2l_NVDLA_RBK_S_POINTER_re(d2l_NVDLA_RBK_S_POINTER_re),
    .d2l_NVDLA_RBK_D_OP_ENABLE_w(d2l_NVDLA_RBK_D_OP_ENABLE_w),
    .d2l_NVDLA_RBK_D_OP_ENABLE_we(d2l_NVDLA_RBK_D_OP_ENABLE_we),
    .d2l_NVDLA_RBK_D_OP_ENABLE_re(d2l_NVDLA_RBK_D_OP_ENABLE_re),
    .d2l_NVDLA_RBK_D_MISC_CFG_w(d2l_NVDLA_RBK_D_MISC_CFG_w),
    .d2l_NVDLA_RBK_D_MISC_CFG_we(d2l_NVDLA_RBK_D_MISC_CFG_we),
    .d2l_NVDLA_RBK_D_MISC_CFG_re(d2l_NVDLA_RBK_D_MISC_CFG_re),
    .d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w(d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w),
    .d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we(d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we),
    .d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re(d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w(d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we(d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re(d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w(d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we(d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re(d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w(d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we(d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re(d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w(d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we(d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re(d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re),
    .d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w(d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we(d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re(d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w(d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we(d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re(d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w(d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we(d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re(d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w(d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w),
    .d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we(d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we),
    .d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re(d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re),
    .d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w(d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w),
    .d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we(d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we),
    .d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re(d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w(d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we(d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re(d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w(d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we(d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re(d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re),
    .d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w(d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we(d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re(d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re),
    .d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w(d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we(d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re(d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w(d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we(d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re(d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re),
    .d2l_NVDLA_RBK_D_DECONV_STRIDE_w(d2l_NVDLA_RBK_D_DECONV_STRIDE_w),
    .d2l_NVDLA_RBK_D_DECONV_STRIDE_we(d2l_NVDLA_RBK_D_DECONV_STRIDE_we),
    .d2l_NVDLA_RBK_D_DECONV_STRIDE_re(d2l_NVDLA_RBK_D_DECONV_STRIDE_re),
    .d2l_NVDLA_RBK_D_PERF_ENABLE_w(d2l_NVDLA_RBK_D_PERF_ENABLE_w),
    .d2l_NVDLA_RBK_D_PERF_ENABLE_we(d2l_NVDLA_RBK_D_PERF_ENABLE_we),
    .d2l_NVDLA_RBK_D_PERF_ENABLE_re(d2l_NVDLA_RBK_D_PERF_ENABLE_re),
    .d2l_NVDLA_RBK_D_PERF_READ_STALL_w(d2l_NVDLA_RBK_D_PERF_READ_STALL_w),
    .d2l_NVDLA_RBK_D_PERF_READ_STALL_we(d2l_NVDLA_RBK_D_PERF_READ_STALL_we),
    .d2l_NVDLA_RBK_D_PERF_READ_STALL_re(d2l_NVDLA_RBK_D_PERF_READ_STALL_re),
    .d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w(d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w),
    .d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we(d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we),
    .d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re(d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re) );
    
  addrmap_NVDLA_jrdl_logic pio_logic (
    .clk(clk),
    .reset(reset),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re),
    .d2l_NVDLA_GLB_S_INTR_MASK_w(d2l_NVDLA_GLB_S_INTR_MASK_w),
    .d2l_NVDLA_GLB_S_INTR_MASK_we(d2l_NVDLA_GLB_S_INTR_MASK_we),
    .d2l_NVDLA_GLB_S_INTR_MASK_re(d2l_NVDLA_GLB_S_INTR_MASK_re),
    .d2l_NVDLA_GLB_S_INTR_SET_w(d2l_NVDLA_GLB_S_INTR_SET_w),
    .d2l_NVDLA_GLB_S_INTR_SET_we(d2l_NVDLA_GLB_S_INTR_SET_we),
    .d2l_NVDLA_GLB_S_INTR_SET_re(d2l_NVDLA_GLB_S_INTR_SET_re),
    .d2l_NVDLA_GLB_S_INTR_STATUS_w(d2l_NVDLA_GLB_S_INTR_STATUS_w),
    .d2l_NVDLA_GLB_S_INTR_STATUS_we(d2l_NVDLA_GLB_S_INTR_STATUS_we),
    .d2l_NVDLA_GLB_S_INTR_STATUS_re(d2l_NVDLA_GLB_S_INTR_STATUS_re),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_w),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_we),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_0_re),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_w),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_we),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_1_re),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_w),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_we),
    .d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re(d2l_NVDLA_MCIF_CFG_RD_WEIGHT_2_re),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_w),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_we),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_0_re),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_w),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_we),
    .d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re(d2l_NVDLA_MCIF_CFG_WR_WEIGHT_1_re),
    .d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w(d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_w),
    .d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we(d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_we),
    .d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re(d2l_NVDLA_MCIF_CFG_OUTSTANDING_CNT_re),
    .d2l_NVDLA_MCIF_STATUS_w(d2l_NVDLA_MCIF_STATUS_w),
    .d2l_NVDLA_MCIF_STATUS_we(d2l_NVDLA_MCIF_STATUS_we),
    .d2l_NVDLA_MCIF_STATUS_re(d2l_NVDLA_MCIF_STATUS_re),
    .d2l_NVDLA_CDMA_S_STATUS_w(d2l_NVDLA_CDMA_S_STATUS_w),
    .d2l_NVDLA_CDMA_S_STATUS_we(d2l_NVDLA_CDMA_S_STATUS_we),
    .d2l_NVDLA_CDMA_S_STATUS_re(d2l_NVDLA_CDMA_S_STATUS_re),
    .d2l_NVDLA_CDMA_S_POINTER_w(d2l_NVDLA_CDMA_S_POINTER_w),
    .d2l_NVDLA_CDMA_S_POINTER_we(d2l_NVDLA_CDMA_S_POINTER_we),
    .d2l_NVDLA_CDMA_S_POINTER_re(d2l_NVDLA_CDMA_S_POINTER_re),
    .d2l_NVDLA_CDMA_S_ARBITER_w(d2l_NVDLA_CDMA_S_ARBITER_w),
    .d2l_NVDLA_CDMA_S_ARBITER_we(d2l_NVDLA_CDMA_S_ARBITER_we),
    .d2l_NVDLA_CDMA_S_ARBITER_re(d2l_NVDLA_CDMA_S_ARBITER_re),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_w(d2l_NVDLA_CDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_we(d2l_NVDLA_CDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_re(d2l_NVDLA_CDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_CDMA_D_MISC_CFG_w(d2l_NVDLA_CDMA_D_MISC_CFG_w),
    .d2l_NVDLA_CDMA_D_MISC_CFG_we(d2l_NVDLA_CDMA_D_MISC_CFG_we),
    .d2l_NVDLA_CDMA_D_MISC_CFG_re(d2l_NVDLA_CDMA_D_MISC_CFG_re),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_STRIDE_re),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_w(d2l_NVDLA_CDMA_D_SURF_STRIDE_w),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_we(d2l_NVDLA_CDMA_D_SURF_STRIDE_we),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_re(d2l_NVDLA_CDMA_D_SURF_STRIDE_re),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_w(d2l_NVDLA_CDMA_D_DAIN_MAP_w),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_we(d2l_NVDLA_CDMA_D_DAIN_MAP_we),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_re(d2l_NVDLA_CDMA_D_DAIN_MAP_re),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_w(d2l_NVDLA_CDMA_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_we(d2l_NVDLA_CDMA_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_re(d2l_NVDLA_CDMA_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_w(d2l_NVDLA_CDMA_D_BATCH_STRIDE_w),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_we(d2l_NVDLA_CDMA_D_BATCH_STRIDE_we),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_re(d2l_NVDLA_CDMA_D_BATCH_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_w(d2l_NVDLA_CDMA_D_FETCH_GRAIN_w),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_we(d2l_NVDLA_CDMA_D_FETCH_GRAIN_we),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_re(d2l_NVDLA_CDMA_D_FETCH_GRAIN_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_w(d2l_NVDLA_CDMA_D_WMB_BYTES_w),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_we(d2l_NVDLA_CDMA_D_WMB_BYTES_we),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_re(d2l_NVDLA_CDMA_D_WMB_BYTES_re),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_w(d2l_NVDLA_CDMA_D_MEAN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_we(d2l_NVDLA_CDMA_D_MEAN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_re(d2l_NVDLA_CDMA_D_MEAN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re),
    .d2l_NVDLA_CDMA_D_CVT_CFG_w(d2l_NVDLA_CDMA_D_CVT_CFG_w),
    .d2l_NVDLA_CDMA_D_CVT_CFG_we(d2l_NVDLA_CDMA_D_CVT_CFG_we),
    .d2l_NVDLA_CDMA_D_CVT_CFG_re(d2l_NVDLA_CDMA_D_CVT_CFG_re),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_w(d2l_NVDLA_CDMA_D_CVT_OFFSET_w),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_we(d2l_NVDLA_CDMA_D_CVT_OFFSET_we),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_re(d2l_NVDLA_CDMA_D_CVT_OFFSET_re),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_w(d2l_NVDLA_CDMA_D_CVT_SCALE_w),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_we(d2l_NVDLA_CDMA_D_CVT_SCALE_we),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_re(d2l_NVDLA_CDMA_D_CVT_SCALE_re),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_w(d2l_NVDLA_CDMA_D_CONV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_we(d2l_NVDLA_CDMA_D_CONV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_re(d2l_NVDLA_CDMA_D_CONV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re),
    .d2l_NVDLA_CDMA_D_BANK_w(d2l_NVDLA_CDMA_D_BANK_w),
    .d2l_NVDLA_CDMA_D_BANK_we(d2l_NVDLA_CDMA_D_BANK_we),
    .d2l_NVDLA_CDMA_D_BANK_re(d2l_NVDLA_CDMA_D_BANK_re),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_w(d2l_NVDLA_CDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_we(d2l_NVDLA_CDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_re(d2l_NVDLA_CDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_CYA_w(d2l_NVDLA_CDMA_D_CYA_w),
    .d2l_NVDLA_CDMA_D_CYA_we(d2l_NVDLA_CDMA_D_CYA_we),
    .d2l_NVDLA_CDMA_D_CYA_re(d2l_NVDLA_CDMA_D_CYA_re),
    .d2l_NVDLA_CSC_S_STATUS_w(d2l_NVDLA_CSC_S_STATUS_w),
    .d2l_NVDLA_CSC_S_STATUS_we(d2l_NVDLA_CSC_S_STATUS_we),
    .d2l_NVDLA_CSC_S_STATUS_re(d2l_NVDLA_CSC_S_STATUS_re),
    .d2l_NVDLA_CSC_S_POINTER_w(d2l_NVDLA_CSC_S_POINTER_w),
    .d2l_NVDLA_CSC_S_POINTER_we(d2l_NVDLA_CSC_S_POINTER_we),
    .d2l_NVDLA_CSC_S_POINTER_re(d2l_NVDLA_CSC_S_POINTER_re),
    .d2l_NVDLA_CSC_D_OP_ENABLE_w(d2l_NVDLA_CSC_D_OP_ENABLE_w),
    .d2l_NVDLA_CSC_D_OP_ENABLE_we(d2l_NVDLA_CSC_D_OP_ENABLE_we),
    .d2l_NVDLA_CSC_D_OP_ENABLE_re(d2l_NVDLA_CSC_D_OP_ENABLE_re),
    .d2l_NVDLA_CSC_D_MISC_CFG_w(d2l_NVDLA_CSC_D_MISC_CFG_w),
    .d2l_NVDLA_CSC_D_MISC_CFG_we(d2l_NVDLA_CSC_D_MISC_CFG_we),
    .d2l_NVDLA_CSC_D_MISC_CFG_re(d2l_NVDLA_CSC_D_MISC_CFG_re),
    .d2l_NVDLA_CSC_D_DATAIN_FORMAT_w(d2l_NVDLA_CSC_D_DATAIN_FORMAT_w),
    .d2l_NVDLA_CSC_D_DATAIN_FORMAT_we(d2l_NVDLA_CSC_D_DATAIN_FORMAT_we),
    .d2l_NVDLA_CSC_D_DATAIN_FORMAT_re(d2l_NVDLA_CSC_D_DATAIN_FORMAT_re),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_w),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_we),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_re),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_w),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_we),
    .d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re(d2l_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_re),
    .d2l_NVDLA_CSC_D_BATCH_NUMBER_w(d2l_NVDLA_CSC_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CSC_D_BATCH_NUMBER_we(d2l_NVDLA_CSC_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CSC_D_BATCH_NUMBER_re(d2l_NVDLA_CSC_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w(d2l_NVDLA_CSC_D_POST_Y_EXTENSION_w),
    .d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we(d2l_NVDLA_CSC_D_POST_Y_EXTENSION_we),
    .d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re(d2l_NVDLA_CSC_D_POST_Y_EXTENSION_re),
    .d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w(d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_w),
    .d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we(d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_we),
    .d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re(d2l_NVDLA_CSC_D_ENTRY_PER_SLICE_re),
    .d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w(d2l_NVDLA_CSC_D_WEIGHT_FORMAT_w),
    .d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we(d2l_NVDLA_CSC_D_WEIGHT_FORMAT_we),
    .d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re(d2l_NVDLA_CSC_D_WEIGHT_FORMAT_re),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_w),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_we),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_re),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_w),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_we),
    .d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re(d2l_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_re),
    .d2l_NVDLA_CSC_D_WEIGHT_BYTES_w(d2l_NVDLA_CSC_D_WEIGHT_BYTES_w),
    .d2l_NVDLA_CSC_D_WEIGHT_BYTES_we(d2l_NVDLA_CSC_D_WEIGHT_BYTES_we),
    .d2l_NVDLA_CSC_D_WEIGHT_BYTES_re(d2l_NVDLA_CSC_D_WEIGHT_BYTES_re),
    .d2l_NVDLA_CSC_D_WMB_BYTES_w(d2l_NVDLA_CSC_D_WMB_BYTES_w),
    .d2l_NVDLA_CSC_D_WMB_BYTES_we(d2l_NVDLA_CSC_D_WMB_BYTES_we),
    .d2l_NVDLA_CSC_D_WMB_BYTES_re(d2l_NVDLA_CSC_D_WMB_BYTES_re),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w(d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_w),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we(d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_we),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re(d2l_NVDLA_CSC_D_DATAOUT_SIZE_0_re),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w(d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_w),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we(d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_we),
    .d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re(d2l_NVDLA_CSC_D_DATAOUT_SIZE_1_re),
    .d2l_NVDLA_CSC_D_ATOMICS_w(d2l_NVDLA_CSC_D_ATOMICS_w),
    .d2l_NVDLA_CSC_D_ATOMICS_we(d2l_NVDLA_CSC_D_ATOMICS_we),
    .d2l_NVDLA_CSC_D_ATOMICS_re(d2l_NVDLA_CSC_D_ATOMICS_re),
    .d2l_NVDLA_CSC_D_RELEASE_w(d2l_NVDLA_CSC_D_RELEASE_w),
    .d2l_NVDLA_CSC_D_RELEASE_we(d2l_NVDLA_CSC_D_RELEASE_we),
    .d2l_NVDLA_CSC_D_RELEASE_re(d2l_NVDLA_CSC_D_RELEASE_re),
    .d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w(d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_w),
    .d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we(d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_we),
    .d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re(d2l_NVDLA_CSC_D_CONV_STRIDE_EXT_re),
    .d2l_NVDLA_CSC_D_DILATION_EXT_w(d2l_NVDLA_CSC_D_DILATION_EXT_w),
    .d2l_NVDLA_CSC_D_DILATION_EXT_we(d2l_NVDLA_CSC_D_DILATION_EXT_we),
    .d2l_NVDLA_CSC_D_DILATION_EXT_re(d2l_NVDLA_CSC_D_DILATION_EXT_re),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_w(d2l_NVDLA_CSC_D_ZERO_PADDING_w),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_we(d2l_NVDLA_CSC_D_ZERO_PADDING_we),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_re(d2l_NVDLA_CSC_D_ZERO_PADDING_re),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w(d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_w),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we(d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_we),
    .d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re(d2l_NVDLA_CSC_D_ZERO_PADDING_VALUE_re),
    .d2l_NVDLA_CSC_D_BANK_w(d2l_NVDLA_CSC_D_BANK_w),
    .d2l_NVDLA_CSC_D_BANK_we(d2l_NVDLA_CSC_D_BANK_we),
    .d2l_NVDLA_CSC_D_BANK_re(d2l_NVDLA_CSC_D_BANK_re),
    .d2l_NVDLA_CSC_D_PRA_CFG_w(d2l_NVDLA_CSC_D_PRA_CFG_w),
    .d2l_NVDLA_CSC_D_PRA_CFG_we(d2l_NVDLA_CSC_D_PRA_CFG_we),
    .d2l_NVDLA_CSC_D_PRA_CFG_re(d2l_NVDLA_CSC_D_PRA_CFG_re),
    .d2l_NVDLA_CSC_D_CYA_w(d2l_NVDLA_CSC_D_CYA_w),
    .d2l_NVDLA_CSC_D_CYA_we(d2l_NVDLA_CSC_D_CYA_we),
    .d2l_NVDLA_CSC_D_CYA_re(d2l_NVDLA_CSC_D_CYA_re),
    .d2l_NVDLA_CMAC_A_S_STATUS_w(d2l_NVDLA_CMAC_A_S_STATUS_w),
    .d2l_NVDLA_CMAC_A_S_STATUS_we(d2l_NVDLA_CMAC_A_S_STATUS_we),
    .d2l_NVDLA_CMAC_A_S_STATUS_re(d2l_NVDLA_CMAC_A_S_STATUS_re),
    .d2l_NVDLA_CMAC_A_S_POINTER_w(d2l_NVDLA_CMAC_A_S_POINTER_w),
    .d2l_NVDLA_CMAC_A_S_POINTER_we(d2l_NVDLA_CMAC_A_S_POINTER_we),
    .d2l_NVDLA_CMAC_A_S_POINTER_re(d2l_NVDLA_CMAC_A_S_POINTER_re),
    .d2l_NVDLA_CMAC_A_D_OP_ENABLE_w(d2l_NVDLA_CMAC_A_D_OP_ENABLE_w),
    .d2l_NVDLA_CMAC_A_D_OP_ENABLE_we(d2l_NVDLA_CMAC_A_D_OP_ENABLE_we),
    .d2l_NVDLA_CMAC_A_D_OP_ENABLE_re(d2l_NVDLA_CMAC_A_D_OP_ENABLE_re),
    .d2l_NVDLA_CMAC_A_D_MISC_CFG_w(d2l_NVDLA_CMAC_A_D_MISC_CFG_w),
    .d2l_NVDLA_CMAC_A_D_MISC_CFG_we(d2l_NVDLA_CMAC_A_D_MISC_CFG_we),
    .d2l_NVDLA_CMAC_A_D_MISC_CFG_re(d2l_NVDLA_CMAC_A_D_MISC_CFG_re),
    .d2l_NVDLA_CMAC_B_S_STATUS_w(d2l_NVDLA_CMAC_B_S_STATUS_w),
    .d2l_NVDLA_CMAC_B_S_STATUS_we(d2l_NVDLA_CMAC_B_S_STATUS_we),
    .d2l_NVDLA_CMAC_B_S_STATUS_re(d2l_NVDLA_CMAC_B_S_STATUS_re),
    .d2l_NVDLA_CMAC_B_S_POINTER_w(d2l_NVDLA_CMAC_B_S_POINTER_w),
    .d2l_NVDLA_CMAC_B_S_POINTER_we(d2l_NVDLA_CMAC_B_S_POINTER_we),
    .d2l_NVDLA_CMAC_B_S_POINTER_re(d2l_NVDLA_CMAC_B_S_POINTER_re),
    .d2l_NVDLA_CMAC_B_D_OP_ENABLE_w(d2l_NVDLA_CMAC_B_D_OP_ENABLE_w),
    .d2l_NVDLA_CMAC_B_D_OP_ENABLE_we(d2l_NVDLA_CMAC_B_D_OP_ENABLE_we),
    .d2l_NVDLA_CMAC_B_D_OP_ENABLE_re(d2l_NVDLA_CMAC_B_D_OP_ENABLE_re),
    .d2l_NVDLA_CMAC_B_D_MISC_CFG_w(d2l_NVDLA_CMAC_B_D_MISC_CFG_w),
    .d2l_NVDLA_CMAC_B_D_MISC_CFG_we(d2l_NVDLA_CMAC_B_D_MISC_CFG_we),
    .d2l_NVDLA_CMAC_B_D_MISC_CFG_re(d2l_NVDLA_CMAC_B_D_MISC_CFG_re),
    .d2l_NVDLA_CACC_S_STATUS_w(d2l_NVDLA_CACC_S_STATUS_w),
    .d2l_NVDLA_CACC_S_STATUS_we(d2l_NVDLA_CACC_S_STATUS_we),
    .d2l_NVDLA_CACC_S_STATUS_re(d2l_NVDLA_CACC_S_STATUS_re),
    .d2l_NVDLA_CACC_S_POINTER_w(d2l_NVDLA_CACC_S_POINTER_w),
    .d2l_NVDLA_CACC_S_POINTER_we(d2l_NVDLA_CACC_S_POINTER_we),
    .d2l_NVDLA_CACC_S_POINTER_re(d2l_NVDLA_CACC_S_POINTER_re),
    .d2l_NVDLA_CACC_D_OP_ENABLE_w(d2l_NVDLA_CACC_D_OP_ENABLE_w),
    .d2l_NVDLA_CACC_D_OP_ENABLE_we(d2l_NVDLA_CACC_D_OP_ENABLE_we),
    .d2l_NVDLA_CACC_D_OP_ENABLE_re(d2l_NVDLA_CACC_D_OP_ENABLE_re),
    .d2l_NVDLA_CACC_D_MISC_CFG_w(d2l_NVDLA_CACC_D_MISC_CFG_w),
    .d2l_NVDLA_CACC_D_MISC_CFG_we(d2l_NVDLA_CACC_D_MISC_CFG_we),
    .d2l_NVDLA_CACC_D_MISC_CFG_re(d2l_NVDLA_CACC_D_MISC_CFG_re),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w(d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_w),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we(d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_we),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re(d2l_NVDLA_CACC_D_DATAOUT_SIZE_0_re),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w(d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_w),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we(d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_we),
    .d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re(d2l_NVDLA_CACC_D_DATAOUT_SIZE_1_re),
    .d2l_NVDLA_CACC_D_DATAOUT_ADDR_w(d2l_NVDLA_CACC_D_DATAOUT_ADDR_w),
    .d2l_NVDLA_CACC_D_DATAOUT_ADDR_we(d2l_NVDLA_CACC_D_DATAOUT_ADDR_we),
    .d2l_NVDLA_CACC_D_DATAOUT_ADDR_re(d2l_NVDLA_CACC_D_DATAOUT_ADDR_re),
    .d2l_NVDLA_CACC_D_BATCH_NUMBER_w(d2l_NVDLA_CACC_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CACC_D_BATCH_NUMBER_we(d2l_NVDLA_CACC_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CACC_D_BATCH_NUMBER_re(d2l_NVDLA_CACC_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CACC_D_LINE_STRIDE_w(d2l_NVDLA_CACC_D_LINE_STRIDE_w),
    .d2l_NVDLA_CACC_D_LINE_STRIDE_we(d2l_NVDLA_CACC_D_LINE_STRIDE_we),
    .d2l_NVDLA_CACC_D_LINE_STRIDE_re(d2l_NVDLA_CACC_D_LINE_STRIDE_re),
    .d2l_NVDLA_CACC_D_SURF_STRIDE_w(d2l_NVDLA_CACC_D_SURF_STRIDE_w),
    .d2l_NVDLA_CACC_D_SURF_STRIDE_we(d2l_NVDLA_CACC_D_SURF_STRIDE_we),
    .d2l_NVDLA_CACC_D_SURF_STRIDE_re(d2l_NVDLA_CACC_D_SURF_STRIDE_re),
    .d2l_NVDLA_CACC_D_DATAOUT_MAP_w(d2l_NVDLA_CACC_D_DATAOUT_MAP_w),
    .d2l_NVDLA_CACC_D_DATAOUT_MAP_we(d2l_NVDLA_CACC_D_DATAOUT_MAP_we),
    .d2l_NVDLA_CACC_D_DATAOUT_MAP_re(d2l_NVDLA_CACC_D_DATAOUT_MAP_re),
    .d2l_NVDLA_CACC_D_CLIP_CFG_w(d2l_NVDLA_CACC_D_CLIP_CFG_w),
    .d2l_NVDLA_CACC_D_CLIP_CFG_we(d2l_NVDLA_CACC_D_CLIP_CFG_we),
    .d2l_NVDLA_CACC_D_CLIP_CFG_re(d2l_NVDLA_CACC_D_CLIP_CFG_re),
    .d2l_NVDLA_CACC_D_OUT_SATURATION_w(d2l_NVDLA_CACC_D_OUT_SATURATION_w),
    .d2l_NVDLA_CACC_D_OUT_SATURATION_we(d2l_NVDLA_CACC_D_OUT_SATURATION_we),
    .d2l_NVDLA_CACC_D_OUT_SATURATION_re(d2l_NVDLA_CACC_D_OUT_SATURATION_re),
    .d2l_NVDLA_CACC_D_CYA_w(d2l_NVDLA_CACC_D_CYA_w),
    .d2l_NVDLA_CACC_D_CYA_we(d2l_NVDLA_CACC_D_CYA_we),
    .d2l_NVDLA_CACC_D_CYA_re(d2l_NVDLA_CACC_D_CYA_re),
    .d2l_NVDLA_SDP_RDMA_S_STATUS_w(d2l_NVDLA_SDP_RDMA_S_STATUS_w),
    .d2l_NVDLA_SDP_RDMA_S_STATUS_we(d2l_NVDLA_SDP_RDMA_S_STATUS_we),
    .d2l_NVDLA_SDP_RDMA_S_STATUS_re(d2l_NVDLA_SDP_RDMA_S_STATUS_re),
    .d2l_NVDLA_SDP_RDMA_S_POINTER_w(d2l_NVDLA_SDP_RDMA_S_POINTER_w),
    .d2l_NVDLA_SDP_RDMA_S_POINTER_we(d2l_NVDLA_SDP_RDMA_S_POINTER_we),
    .d2l_NVDLA_SDP_RDMA_S_POINTER_re(d2l_NVDLA_SDP_RDMA_S_POINTER_re),
    .d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w(d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we(d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re(d2l_NVDLA_SDP_RDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_w),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_we),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_re),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_w),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_we),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_re),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_w),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_we),
    .d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re(d2l_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_BRDMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_NRDMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_ERDMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w(d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we(d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re(d2l_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w(d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we(d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re(d2l_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w(d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_w),
    .d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we(d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_we),
    .d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re(d2l_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_re),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w(d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_w),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we(d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_we),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re(d2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_re),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w(d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_w),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we(d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_we),
    .d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re(d2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w(d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we(d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re(d2l_NVDLA_SDP_RDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w(d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_w),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we(d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_we),
    .d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re(d2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_re),
    .d2l_NVDLA_SDP_S_STATUS_w(d2l_NVDLA_SDP_S_STATUS_w),
    .d2l_NVDLA_SDP_S_STATUS_we(d2l_NVDLA_SDP_S_STATUS_we),
    .d2l_NVDLA_SDP_S_STATUS_re(d2l_NVDLA_SDP_S_STATUS_re),
    .d2l_NVDLA_SDP_S_POINTER_w(d2l_NVDLA_SDP_S_POINTER_w),
    .d2l_NVDLA_SDP_S_POINTER_we(d2l_NVDLA_SDP_S_POINTER_we),
    .d2l_NVDLA_SDP_S_POINTER_re(d2l_NVDLA_SDP_S_POINTER_re),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w(d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_w),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we(d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_we),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re(d2l_NVDLA_SDP_S_LUT_ACCESS_CFG_re),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w(d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_w),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we(d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_we),
    .d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re(d2l_NVDLA_SDP_S_LUT_ACCESS_DATA_re),
    .d2l_NVDLA_SDP_S_LUT_CFG_w(d2l_NVDLA_SDP_S_LUT_CFG_w),
    .d2l_NVDLA_SDP_S_LUT_CFG_we(d2l_NVDLA_SDP_S_LUT_CFG_we),
    .d2l_NVDLA_SDP_S_LUT_CFG_re(d2l_NVDLA_SDP_S_LUT_CFG_re),
    .d2l_NVDLA_SDP_S_LUT_INFO_w(d2l_NVDLA_SDP_S_LUT_INFO_w),
    .d2l_NVDLA_SDP_S_LUT_INFO_we(d2l_NVDLA_SDP_S_LUT_INFO_we),
    .d2l_NVDLA_SDP_S_LUT_INFO_re(d2l_NVDLA_SDP_S_LUT_INFO_re),
    .d2l_NVDLA_SDP_S_LUT_LE_START_w(d2l_NVDLA_SDP_S_LUT_LE_START_w),
    .d2l_NVDLA_SDP_S_LUT_LE_START_we(d2l_NVDLA_SDP_S_LUT_LE_START_we),
    .d2l_NVDLA_SDP_S_LUT_LE_START_re(d2l_NVDLA_SDP_S_LUT_LE_START_re),
    .d2l_NVDLA_SDP_S_LUT_LE_END_w(d2l_NVDLA_SDP_S_LUT_LE_END_w),
    .d2l_NVDLA_SDP_S_LUT_LE_END_we(d2l_NVDLA_SDP_S_LUT_LE_END_we),
    .d2l_NVDLA_SDP_S_LUT_LE_END_re(d2l_NVDLA_SDP_S_LUT_LE_END_re),
    .d2l_NVDLA_SDP_S_LUT_LO_START_w(d2l_NVDLA_SDP_S_LUT_LO_START_w),
    .d2l_NVDLA_SDP_S_LUT_LO_START_we(d2l_NVDLA_SDP_S_LUT_LO_START_we),
    .d2l_NVDLA_SDP_S_LUT_LO_START_re(d2l_NVDLA_SDP_S_LUT_LO_START_re),
    .d2l_NVDLA_SDP_S_LUT_LO_END_w(d2l_NVDLA_SDP_S_LUT_LO_END_w),
    .d2l_NVDLA_SDP_S_LUT_LO_END_we(d2l_NVDLA_SDP_S_LUT_LO_END_we),
    .d2l_NVDLA_SDP_S_LUT_LO_END_re(d2l_NVDLA_SDP_S_LUT_LO_END_re),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_w),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_we),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_re),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_w),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_we),
    .d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re(d2l_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_re),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_w),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_we),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_re),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_w),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_we),
    .d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re(d2l_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_re),
    .d2l_NVDLA_SDP_D_OP_ENABLE_w(d2l_NVDLA_SDP_D_OP_ENABLE_w),
    .d2l_NVDLA_SDP_D_OP_ENABLE_we(d2l_NVDLA_SDP_D_OP_ENABLE_we),
    .d2l_NVDLA_SDP_D_OP_ENABLE_re(d2l_NVDLA_SDP_D_OP_ENABLE_re),
    .d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w(d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_w),
    .d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we(d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_we),
    .d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re(d2l_NVDLA_SDP_D_DATA_CUBE_WIDTH_re),
    .d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w(d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_w),
    .d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we(d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_we),
    .d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re(d2l_NVDLA_SDP_D_DATA_CUBE_HEIGHT_re),
    .d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w(d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_w),
    .d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we(d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_we),
    .d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re(d2l_NVDLA_SDP_D_DATA_CUBE_CHANNEL_re),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w(d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_w),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we(d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_we),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re(d2l_NVDLA_SDP_D_DST_BASE_ADDR_LOW_re),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w(d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we(d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re(d2l_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w(d2l_NVDLA_SDP_D_DST_LINE_STRIDE_w),
    .d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we(d2l_NVDLA_SDP_D_DST_LINE_STRIDE_we),
    .d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re(d2l_NVDLA_SDP_D_DST_LINE_STRIDE_re),
    .d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w(d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_w),
    .d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we(d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_we),
    .d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re(d2l_NVDLA_SDP_D_DST_SURFACE_STRIDE_re),
    .d2l_NVDLA_SDP_D_DP_BS_CFG_w(d2l_NVDLA_SDP_D_DP_BS_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BS_CFG_we(d2l_NVDLA_SDP_D_DP_BS_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BS_CFG_re(d2l_NVDLA_SDP_D_DP_BS_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w(d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we(d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re(d2l_NVDLA_SDP_D_DP_BS_ALU_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w(d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we(d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re(d2l_NVDLA_SDP_D_DP_BS_MUL_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_BN_CFG_w(d2l_NVDLA_SDP_D_DP_BN_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BN_CFG_we(d2l_NVDLA_SDP_D_DP_BN_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BN_CFG_re(d2l_NVDLA_SDP_D_DP_BN_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w(d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we(d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re(d2l_NVDLA_SDP_D_DP_BN_ALU_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w(d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_w),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we(d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_we),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re(d2l_NVDLA_SDP_D_DP_BN_MUL_CFG_re),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_CFG_w(d2l_NVDLA_SDP_D_DP_EW_CFG_w),
    .d2l_NVDLA_SDP_D_DP_EW_CFG_we(d2l_NVDLA_SDP_D_DP_EW_CFG_we),
    .d2l_NVDLA_SDP_D_DP_EW_CFG_re(d2l_NVDLA_SDP_D_DP_EW_CFG_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CFG_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CFG_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_re),
    .d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w(d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_w),
    .d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we(d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_we),
    .d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re(d2l_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_re),
    .d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w(d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_w),
    .d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we(d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_we),
    .d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re(d2l_NVDLA_SDP_D_FEATURE_MODE_CFG_re),
    .d2l_NVDLA_SDP_D_DST_DMA_CFG_w(d2l_NVDLA_SDP_D_DST_DMA_CFG_w),
    .d2l_NVDLA_SDP_D_DST_DMA_CFG_we(d2l_NVDLA_SDP_D_DST_DMA_CFG_we),
    .d2l_NVDLA_SDP_D_DST_DMA_CFG_re(d2l_NVDLA_SDP_D_DST_DMA_CFG_re),
    .d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w(d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_w),
    .d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we(d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_we),
    .d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re(d2l_NVDLA_SDP_D_DST_BATCH_STRIDE_re),
    .d2l_NVDLA_SDP_D_DATA_FORMAT_w(d2l_NVDLA_SDP_D_DATA_FORMAT_w),
    .d2l_NVDLA_SDP_D_DATA_FORMAT_we(d2l_NVDLA_SDP_D_DATA_FORMAT_we),
    .d2l_NVDLA_SDP_D_DATA_FORMAT_re(d2l_NVDLA_SDP_D_DATA_FORMAT_re),
    .d2l_NVDLA_SDP_D_CVT_OFFSET_w(d2l_NVDLA_SDP_D_CVT_OFFSET_w),
    .d2l_NVDLA_SDP_D_CVT_OFFSET_we(d2l_NVDLA_SDP_D_CVT_OFFSET_we),
    .d2l_NVDLA_SDP_D_CVT_OFFSET_re(d2l_NVDLA_SDP_D_CVT_OFFSET_re),
    .d2l_NVDLA_SDP_D_CVT_SCALE_w(d2l_NVDLA_SDP_D_CVT_SCALE_w),
    .d2l_NVDLA_SDP_D_CVT_SCALE_we(d2l_NVDLA_SDP_D_CVT_SCALE_we),
    .d2l_NVDLA_SDP_D_CVT_SCALE_re(d2l_NVDLA_SDP_D_CVT_SCALE_re),
    .d2l_NVDLA_SDP_D_CVT_SHIFT_w(d2l_NVDLA_SDP_D_CVT_SHIFT_w),
    .d2l_NVDLA_SDP_D_CVT_SHIFT_we(d2l_NVDLA_SDP_D_CVT_SHIFT_we),
    .d2l_NVDLA_SDP_D_CVT_SHIFT_re(d2l_NVDLA_SDP_D_CVT_SHIFT_re),
    .d2l_NVDLA_SDP_D_STATUS_w(d2l_NVDLA_SDP_D_STATUS_w),
    .d2l_NVDLA_SDP_D_STATUS_we(d2l_NVDLA_SDP_D_STATUS_we),
    .d2l_NVDLA_SDP_D_STATUS_re(d2l_NVDLA_SDP_D_STATUS_re),
    .d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w(d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_w),
    .d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we(d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_we),
    .d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re(d2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_re),
    .d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w(d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_w),
    .d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we(d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_we),
    .d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re(d2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_re),
    .d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w(d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_w),
    .d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we(d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_we),
    .d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re(d2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_re),
    .d2l_NVDLA_SDP_D_PERF_ENABLE_w(d2l_NVDLA_SDP_D_PERF_ENABLE_w),
    .d2l_NVDLA_SDP_D_PERF_ENABLE_we(d2l_NVDLA_SDP_D_PERF_ENABLE_we),
    .d2l_NVDLA_SDP_D_PERF_ENABLE_re(d2l_NVDLA_SDP_D_PERF_ENABLE_re),
    .d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w(d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_w),
    .d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we(d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_we),
    .d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re(d2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w(d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we(d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re(d2l_NVDLA_SDP_D_PERF_LUT_UFLOW_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w(d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we(d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re(d2l_NVDLA_SDP_D_PERF_LUT_OFLOW_re),
    .d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w(d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_w),
    .d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we(d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_we),
    .d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re(d2l_NVDLA_SDP_D_PERF_OUT_SATURATION_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w(d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we(d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re(d2l_NVDLA_SDP_D_PERF_LUT_HYBRID_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w(d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we(d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re(d2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_re),
    .d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w(d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_w),
    .d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we(d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_we),
    .d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re(d2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_re),
    .d2l_NVDLA_PDP_RDMA_S_STATUS_w(d2l_NVDLA_PDP_RDMA_S_STATUS_w),
    .d2l_NVDLA_PDP_RDMA_S_STATUS_we(d2l_NVDLA_PDP_RDMA_S_STATUS_we),
    .d2l_NVDLA_PDP_RDMA_S_STATUS_re(d2l_NVDLA_PDP_RDMA_S_STATUS_re),
    .d2l_NVDLA_PDP_RDMA_S_POINTER_w(d2l_NVDLA_PDP_RDMA_S_POINTER_w),
    .d2l_NVDLA_PDP_RDMA_S_POINTER_we(d2l_NVDLA_PDP_RDMA_S_POINTER_we),
    .d2l_NVDLA_PDP_RDMA_S_POINTER_re(d2l_NVDLA_PDP_RDMA_S_POINTER_re),
    .d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w(d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we(d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re(d2l_NVDLA_PDP_RDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re(d2l_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_re),
    .d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w(d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_w),
    .d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we(d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_we),
    .d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re(d2l_NVDLA_PDP_RDMA_D_FLYING_MODE_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w(d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we(d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re(d2l_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w(d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we(d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re(d2l_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w(d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_w),
    .d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we(d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_we),
    .d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re(d2l_NVDLA_PDP_RDMA_D_DATA_FORMAT_re),
    .d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w(d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we(d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re(d2l_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w(d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we(d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re(d2l_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w(d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_w),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we(d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_we),
    .d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re(d2l_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_re),
    .d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w(d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_w),
    .d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we(d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_we),
    .d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re(d2l_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_re),
    .d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w(d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we(d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re(d2l_NVDLA_PDP_RDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w(d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_w),
    .d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we(d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_we),
    .d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re(d2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_re),
    .d2l_NVDLA_PDP_RDMA_D_CYA_w(d2l_NVDLA_PDP_RDMA_D_CYA_w),
    .d2l_NVDLA_PDP_RDMA_D_CYA_we(d2l_NVDLA_PDP_RDMA_D_CYA_we),
    .d2l_NVDLA_PDP_RDMA_D_CYA_re(d2l_NVDLA_PDP_RDMA_D_CYA_re),
    .d2l_NVDLA_PDP_S_STATUS_w(d2l_NVDLA_PDP_S_STATUS_w),
    .d2l_NVDLA_PDP_S_STATUS_we(d2l_NVDLA_PDP_S_STATUS_we),
    .d2l_NVDLA_PDP_S_STATUS_re(d2l_NVDLA_PDP_S_STATUS_re),
    .d2l_NVDLA_PDP_S_POINTER_w(d2l_NVDLA_PDP_S_POINTER_w),
    .d2l_NVDLA_PDP_S_POINTER_we(d2l_NVDLA_PDP_S_POINTER_we),
    .d2l_NVDLA_PDP_S_POINTER_re(d2l_NVDLA_PDP_S_POINTER_re),
    .d2l_NVDLA_PDP_D_OP_ENABLE_w(d2l_NVDLA_PDP_D_OP_ENABLE_w),
    .d2l_NVDLA_PDP_D_OP_ENABLE_we(d2l_NVDLA_PDP_D_OP_ENABLE_we),
    .d2l_NVDLA_PDP_D_OP_ENABLE_re(d2l_NVDLA_PDP_D_OP_ENABLE_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w(d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we(d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re(d2l_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w(d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we(d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re(d2l_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w(d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we(d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re(d2l_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_re),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_w),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_we),
    .d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re(d2l_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_re),
    .d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w(d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_w),
    .d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we(d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_we),
    .d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re(d2l_NVDLA_PDP_D_OPERATION_MODE_CFG_re),
    .d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_w),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_we),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_IN_re),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_w),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_we),
    .d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re(d2l_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_re),
    .d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w(d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we(d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re(d2l_NVDLA_PDP_D_POOLING_KERNEL_CFG_re),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w(d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_w),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we(d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_we),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re(d2l_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_re),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w(d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_w),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we(d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_we),
    .d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re(d2l_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_re),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_w),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_we),
    .d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re(d2l_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_re),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w(d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we(d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re(d2l_NVDLA_PDP_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_PDP_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w(d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_w),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we(d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_we),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re(d2l_NVDLA_PDP_D_DST_BASE_ADDR_LOW_re),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w(d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we(d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re(d2l_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w(d2l_NVDLA_PDP_D_DST_LINE_STRIDE_w),
    .d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we(d2l_NVDLA_PDP_D_DST_LINE_STRIDE_we),
    .d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re(d2l_NVDLA_PDP_D_DST_LINE_STRIDE_re),
    .d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w(d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_w),
    .d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we(d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_we),
    .d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re(d2l_NVDLA_PDP_D_DST_SURFACE_STRIDE_re),
    .d2l_NVDLA_PDP_D_DST_RAM_CFG_w(d2l_NVDLA_PDP_D_DST_RAM_CFG_w),
    .d2l_NVDLA_PDP_D_DST_RAM_CFG_we(d2l_NVDLA_PDP_D_DST_RAM_CFG_we),
    .d2l_NVDLA_PDP_D_DST_RAM_CFG_re(d2l_NVDLA_PDP_D_DST_RAM_CFG_re),
    .d2l_NVDLA_PDP_D_DATA_FORMAT_w(d2l_NVDLA_PDP_D_DATA_FORMAT_w),
    .d2l_NVDLA_PDP_D_DATA_FORMAT_we(d2l_NVDLA_PDP_D_DATA_FORMAT_we),
    .d2l_NVDLA_PDP_D_DATA_FORMAT_re(d2l_NVDLA_PDP_D_DATA_FORMAT_re),
    .d2l_NVDLA_PDP_D_INF_INPUT_NUM_w(d2l_NVDLA_PDP_D_INF_INPUT_NUM_w),
    .d2l_NVDLA_PDP_D_INF_INPUT_NUM_we(d2l_NVDLA_PDP_D_INF_INPUT_NUM_we),
    .d2l_NVDLA_PDP_D_INF_INPUT_NUM_re(d2l_NVDLA_PDP_D_INF_INPUT_NUM_re),
    .d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w(d2l_NVDLA_PDP_D_NAN_INPUT_NUM_w),
    .d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we(d2l_NVDLA_PDP_D_NAN_INPUT_NUM_we),
    .d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re(d2l_NVDLA_PDP_D_NAN_INPUT_NUM_re),
    .d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w(d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_w),
    .d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we(d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_we),
    .d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re(d2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_re),
    .d2l_NVDLA_PDP_D_PERF_ENABLE_w(d2l_NVDLA_PDP_D_PERF_ENABLE_w),
    .d2l_NVDLA_PDP_D_PERF_ENABLE_we(d2l_NVDLA_PDP_D_PERF_ENABLE_we),
    .d2l_NVDLA_PDP_D_PERF_ENABLE_re(d2l_NVDLA_PDP_D_PERF_ENABLE_re),
    .d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w(d2l_NVDLA_PDP_D_PERF_WRITE_STALL_w),
    .d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we(d2l_NVDLA_PDP_D_PERF_WRITE_STALL_we),
    .d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re(d2l_NVDLA_PDP_D_PERF_WRITE_STALL_re),
    .d2l_NVDLA_PDP_D_CYA_w(d2l_NVDLA_PDP_D_CYA_w),
    .d2l_NVDLA_PDP_D_CYA_we(d2l_NVDLA_PDP_D_CYA_we),
    .d2l_NVDLA_PDP_D_CYA_re(d2l_NVDLA_PDP_D_CYA_re),
    .d2l_NVDLA_CDP_RDMA_S_STATUS_w(d2l_NVDLA_CDP_RDMA_S_STATUS_w),
    .d2l_NVDLA_CDP_RDMA_S_STATUS_we(d2l_NVDLA_CDP_RDMA_S_STATUS_we),
    .d2l_NVDLA_CDP_RDMA_S_STATUS_re(d2l_NVDLA_CDP_RDMA_S_STATUS_re),
    .d2l_NVDLA_CDP_RDMA_S_POINTER_w(d2l_NVDLA_CDP_RDMA_S_POINTER_w),
    .d2l_NVDLA_CDP_RDMA_S_POINTER_we(d2l_NVDLA_CDP_RDMA_S_POINTER_we),
    .d2l_NVDLA_CDP_RDMA_S_POINTER_re(d2l_NVDLA_CDP_RDMA_S_POINTER_re),
    .d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w(d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we(d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re(d2l_NVDLA_CDP_RDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re(d2l_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re(d2l_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w(d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we(d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re(d2l_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w(d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we(d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re(d2l_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w(d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we(d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re(d2l_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_re),
    .d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w(d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_w),
    .d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we(d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_we),
    .d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re(d2l_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_re),
    .d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w(d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_w),
    .d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we(d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_we),
    .d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re(d2l_NVDLA_CDP_RDMA_D_OPERATION_MODE_re),
    .d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w(d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_w),
    .d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we(d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_we),
    .d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re(d2l_NVDLA_CDP_RDMA_D_DATA_FORMAT_re),
    .d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w(d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we(d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re(d2l_NVDLA_CDP_RDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w(d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_w),
    .d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we(d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_we),
    .d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re(d2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_re),
    .d2l_NVDLA_CDP_RDMA_D_CYA_w(d2l_NVDLA_CDP_RDMA_D_CYA_w),
    .d2l_NVDLA_CDP_RDMA_D_CYA_we(d2l_NVDLA_CDP_RDMA_D_CYA_we),
    .d2l_NVDLA_CDP_RDMA_D_CYA_re(d2l_NVDLA_CDP_RDMA_D_CYA_re),
    .d2l_NVDLA_CDP_S_STATUS_w(d2l_NVDLA_CDP_S_STATUS_w),
    .d2l_NVDLA_CDP_S_STATUS_we(d2l_NVDLA_CDP_S_STATUS_we),
    .d2l_NVDLA_CDP_S_STATUS_re(d2l_NVDLA_CDP_S_STATUS_re),
    .d2l_NVDLA_CDP_S_POINTER_w(d2l_NVDLA_CDP_S_POINTER_w),
    .d2l_NVDLA_CDP_S_POINTER_we(d2l_NVDLA_CDP_S_POINTER_we),
    .d2l_NVDLA_CDP_S_POINTER_re(d2l_NVDLA_CDP_S_POINTER_re),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w(d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_w),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we(d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_we),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re(d2l_NVDLA_CDP_S_LUT_ACCESS_CFG_re),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w(d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_w),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we(d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_we),
    .d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re(d2l_NVDLA_CDP_S_LUT_ACCESS_DATA_re),
    .d2l_NVDLA_CDP_S_LUT_CFG_w(d2l_NVDLA_CDP_S_LUT_CFG_w),
    .d2l_NVDLA_CDP_S_LUT_CFG_we(d2l_NVDLA_CDP_S_LUT_CFG_we),
    .d2l_NVDLA_CDP_S_LUT_CFG_re(d2l_NVDLA_CDP_S_LUT_CFG_re),
    .d2l_NVDLA_CDP_S_LUT_INFO_w(d2l_NVDLA_CDP_S_LUT_INFO_w),
    .d2l_NVDLA_CDP_S_LUT_INFO_we(d2l_NVDLA_CDP_S_LUT_INFO_we),
    .d2l_NVDLA_CDP_S_LUT_INFO_re(d2l_NVDLA_CDP_S_LUT_INFO_re),
    .d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w(d2l_NVDLA_CDP_S_LUT_LE_START_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we(d2l_NVDLA_CDP_S_LUT_LE_START_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re(d2l_NVDLA_CDP_S_LUT_LE_START_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w(d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we(d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re(d2l_NVDLA_CDP_S_LUT_LE_START_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w(d2l_NVDLA_CDP_S_LUT_LE_END_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we(d2l_NVDLA_CDP_S_LUT_LE_END_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re(d2l_NVDLA_CDP_S_LUT_LE_END_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w(d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we(d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re(d2l_NVDLA_CDP_S_LUT_LE_END_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w(d2l_NVDLA_CDP_S_LUT_LO_START_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we(d2l_NVDLA_CDP_S_LUT_LO_START_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re(d2l_NVDLA_CDP_S_LUT_LO_START_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w(d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we(d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re(d2l_NVDLA_CDP_S_LUT_LO_START_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w(d2l_NVDLA_CDP_S_LUT_LO_END_LOW_w),
    .d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we(d2l_NVDLA_CDP_S_LUT_LO_END_LOW_we),
    .d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re(d2l_NVDLA_CDP_S_LUT_LO_END_LOW_re),
    .d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w(d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_w),
    .d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we(d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_we),
    .d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re(d2l_NVDLA_CDP_S_LUT_LO_END_HIGH_re),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_w),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_we),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_re),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_w),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_we),
    .d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re(d2l_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_re),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_w),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_we),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_re),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_w),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_we),
    .d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re(d2l_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_re),
    .d2l_NVDLA_CDP_D_OP_ENABLE_w(d2l_NVDLA_CDP_D_OP_ENABLE_w),
    .d2l_NVDLA_CDP_D_OP_ENABLE_we(d2l_NVDLA_CDP_D_OP_ENABLE_we),
    .d2l_NVDLA_CDP_D_OP_ENABLE_re(d2l_NVDLA_CDP_D_OP_ENABLE_re),
    .d2l_NVDLA_CDP_D_FUNC_BYPASS_w(d2l_NVDLA_CDP_D_FUNC_BYPASS_w),
    .d2l_NVDLA_CDP_D_FUNC_BYPASS_we(d2l_NVDLA_CDP_D_FUNC_BYPASS_we),
    .d2l_NVDLA_CDP_D_FUNC_BYPASS_re(d2l_NVDLA_CDP_D_FUNC_BYPASS_re),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w(d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_w),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we(d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_we),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re(d2l_NVDLA_CDP_D_DST_BASE_ADDR_LOW_re),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w(d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_w),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we(d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_we),
    .d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re(d2l_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_re),
    .d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w(d2l_NVDLA_CDP_D_DST_LINE_STRIDE_w),
    .d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we(d2l_NVDLA_CDP_D_DST_LINE_STRIDE_we),
    .d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re(d2l_NVDLA_CDP_D_DST_LINE_STRIDE_re),
    .d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w(d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_w),
    .d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we(d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_we),
    .d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re(d2l_NVDLA_CDP_D_DST_SURFACE_STRIDE_re),
    .d2l_NVDLA_CDP_D_DST_DMA_CFG_w(d2l_NVDLA_CDP_D_DST_DMA_CFG_w),
    .d2l_NVDLA_CDP_D_DST_DMA_CFG_we(d2l_NVDLA_CDP_D_DST_DMA_CFG_we),
    .d2l_NVDLA_CDP_D_DST_DMA_CFG_re(d2l_NVDLA_CDP_D_DST_DMA_CFG_re),
    .d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w(d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_w),
    .d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we(d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_we),
    .d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re(d2l_NVDLA_CDP_D_DST_COMPRESSION_EN_re),
    .d2l_NVDLA_CDP_D_DATA_FORMAT_w(d2l_NVDLA_CDP_D_DATA_FORMAT_w),
    .d2l_NVDLA_CDP_D_DATA_FORMAT_we(d2l_NVDLA_CDP_D_DATA_FORMAT_we),
    .d2l_NVDLA_CDP_D_DATA_FORMAT_re(d2l_NVDLA_CDP_D_DATA_FORMAT_re),
    .d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_CDP_D_LRN_CFG_w(d2l_NVDLA_CDP_D_LRN_CFG_w),
    .d2l_NVDLA_CDP_D_LRN_CFG_we(d2l_NVDLA_CDP_D_LRN_CFG_we),
    .d2l_NVDLA_CDP_D_LRN_CFG_re(d2l_NVDLA_CDP_D_LRN_CFG_re),
    .d2l_NVDLA_CDP_D_DATIN_OFFSET_w(d2l_NVDLA_CDP_D_DATIN_OFFSET_w),
    .d2l_NVDLA_CDP_D_DATIN_OFFSET_we(d2l_NVDLA_CDP_D_DATIN_OFFSET_we),
    .d2l_NVDLA_CDP_D_DATIN_OFFSET_re(d2l_NVDLA_CDP_D_DATIN_OFFSET_re),
    .d2l_NVDLA_CDP_D_DATIN_SCALE_w(d2l_NVDLA_CDP_D_DATIN_SCALE_w),
    .d2l_NVDLA_CDP_D_DATIN_SCALE_we(d2l_NVDLA_CDP_D_DATIN_SCALE_we),
    .d2l_NVDLA_CDP_D_DATIN_SCALE_re(d2l_NVDLA_CDP_D_DATIN_SCALE_re),
    .d2l_NVDLA_CDP_D_DATIN_SHIFTER_w(d2l_NVDLA_CDP_D_DATIN_SHIFTER_w),
    .d2l_NVDLA_CDP_D_DATIN_SHIFTER_we(d2l_NVDLA_CDP_D_DATIN_SHIFTER_we),
    .d2l_NVDLA_CDP_D_DATIN_SHIFTER_re(d2l_NVDLA_CDP_D_DATIN_SHIFTER_re),
    .d2l_NVDLA_CDP_D_DATOUT_OFFSET_w(d2l_NVDLA_CDP_D_DATOUT_OFFSET_w),
    .d2l_NVDLA_CDP_D_DATOUT_OFFSET_we(d2l_NVDLA_CDP_D_DATOUT_OFFSET_we),
    .d2l_NVDLA_CDP_D_DATOUT_OFFSET_re(d2l_NVDLA_CDP_D_DATOUT_OFFSET_re),
    .d2l_NVDLA_CDP_D_DATOUT_SCALE_w(d2l_NVDLA_CDP_D_DATOUT_SCALE_w),
    .d2l_NVDLA_CDP_D_DATOUT_SCALE_we(d2l_NVDLA_CDP_D_DATOUT_SCALE_we),
    .d2l_NVDLA_CDP_D_DATOUT_SCALE_re(d2l_NVDLA_CDP_D_DATOUT_SCALE_re),
    .d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w(d2l_NVDLA_CDP_D_DATOUT_SHIFTER_w),
    .d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we(d2l_NVDLA_CDP_D_DATOUT_SHIFTER_we),
    .d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re(d2l_NVDLA_CDP_D_DATOUT_SHIFTER_re),
    .d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w(d2l_NVDLA_CDP_D_NAN_INPUT_NUM_w),
    .d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we(d2l_NVDLA_CDP_D_NAN_INPUT_NUM_we),
    .d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re(d2l_NVDLA_CDP_D_NAN_INPUT_NUM_re),
    .d2l_NVDLA_CDP_D_INF_INPUT_NUM_w(d2l_NVDLA_CDP_D_INF_INPUT_NUM_w),
    .d2l_NVDLA_CDP_D_INF_INPUT_NUM_we(d2l_NVDLA_CDP_D_INF_INPUT_NUM_we),
    .d2l_NVDLA_CDP_D_INF_INPUT_NUM_re(d2l_NVDLA_CDP_D_INF_INPUT_NUM_re),
    .d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w(d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_w),
    .d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we(d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_we),
    .d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re(d2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_re),
    .d2l_NVDLA_CDP_D_OUT_SATURATION_w(d2l_NVDLA_CDP_D_OUT_SATURATION_w),
    .d2l_NVDLA_CDP_D_OUT_SATURATION_we(d2l_NVDLA_CDP_D_OUT_SATURATION_we),
    .d2l_NVDLA_CDP_D_OUT_SATURATION_re(d2l_NVDLA_CDP_D_OUT_SATURATION_re),
    .d2l_NVDLA_CDP_D_PERF_ENABLE_w(d2l_NVDLA_CDP_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDP_D_PERF_ENABLE_we(d2l_NVDLA_CDP_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDP_D_PERF_ENABLE_re(d2l_NVDLA_CDP_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w(d2l_NVDLA_CDP_D_PERF_WRITE_STALL_w),
    .d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we(d2l_NVDLA_CDP_D_PERF_WRITE_STALL_we),
    .d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re(d2l_NVDLA_CDP_D_PERF_WRITE_STALL_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w(d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we(d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re(d2l_NVDLA_CDP_D_PERF_LUT_UFLOW_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w(d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we(d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re(d2l_NVDLA_CDP_D_PERF_LUT_OFLOW_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w(d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we(d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re(d2l_NVDLA_CDP_D_PERF_LUT_HYBRID_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w(d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we(d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re(d2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_re),
    .d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w(d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_w),
    .d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we(d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_we),
    .d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re(d2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_re),
    .d2l_NVDLA_CDP_D_CYA_w(d2l_NVDLA_CDP_D_CYA_w),
    .d2l_NVDLA_CDP_D_CYA_we(d2l_NVDLA_CDP_D_CYA_we),
    .d2l_NVDLA_CDP_D_CYA_re(d2l_NVDLA_CDP_D_CYA_re),
    .d2l_NVDLA_GEC_FEATURE_w(d2l_NVDLA_GEC_FEATURE_w),
    .d2l_NVDLA_GEC_FEATURE_we(d2l_NVDLA_GEC_FEATURE_we),
    .d2l_NVDLA_GEC_FEATURE_re(d2l_NVDLA_GEC_FEATURE_re),
    .d2l_NVDLA_GEC_SWRESET_w(d2l_NVDLA_GEC_SWRESET_w),
    .d2l_NVDLA_GEC_SWRESET_we(d2l_NVDLA_GEC_SWRESET_we),
    .d2l_NVDLA_GEC_SWRESET_re(d2l_NVDLA_GEC_SWRESET_re),
    .d2l_NVDLA_GEC_MISSIONERR_TYPE_w(d2l_NVDLA_GEC_MISSIONERR_TYPE_w),
    .d2l_NVDLA_GEC_MISSIONERR_TYPE_we(d2l_NVDLA_GEC_MISSIONERR_TYPE_we),
    .d2l_NVDLA_GEC_MISSIONERR_TYPE_re(d2l_NVDLA_GEC_MISSIONERR_TYPE_re),
    .d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w(d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_w),
    .d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we(d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_we),
    .d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re(d2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_re),
    .d2l_NVDLA_GEC_MISSIONERR_INDEX_w(d2l_NVDLA_GEC_MISSIONERR_INDEX_w),
    .d2l_NVDLA_GEC_MISSIONERR_INDEX_we(d2l_NVDLA_GEC_MISSIONERR_INDEX_we),
    .d2l_NVDLA_GEC_MISSIONERR_INDEX_re(d2l_NVDLA_GEC_MISSIONERR_INDEX_re),
    .d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w(d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_w),
    .d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we(d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_we),
    .d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re(d2l_NVDLA_GEC_CORRECTABLE_THRESHOLD_re),
    .d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w(d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_w),
    .d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we(d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_we),
    .d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re(d2l_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_w),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_we),
    .d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re(d2l_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_re),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w(d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_w),
    .d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we(d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_we),
    .d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re(d2l_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_re),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w(d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_w),
    .d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we(d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_we),
    .d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re(d2l_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_re),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_w),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_we),
    .d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re(d2l_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_w),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_we),
    .d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re(d2l_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_re),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_w),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_we),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_re),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_w),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_we),
    .d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re(d2l_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_re),
    .d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w(d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_w),
    .d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we(d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_we),
    .d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re(d2l_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_re),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_w),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_we),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_0_re),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_w),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_we),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_1_re),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_w),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_we),
    .d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re(d2l_NVDLA_CVIF_CFG_RD_WEIGHT_2_re),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_w),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_we),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_0_re),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_w),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_we),
    .d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re(d2l_NVDLA_CVIF_CFG_WR_WEIGHT_1_re),
    .d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w(d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_w),
    .d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we(d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_we),
    .d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re(d2l_NVDLA_CVIF_CFG_OUTSTANDING_CNT_re),
    .d2l_NVDLA_CVIF_STATUS_w(d2l_NVDLA_CVIF_STATUS_w),
    .d2l_NVDLA_CVIF_STATUS_we(d2l_NVDLA_CVIF_STATUS_we),
    .d2l_NVDLA_CVIF_STATUS_re(d2l_NVDLA_CVIF_STATUS_re),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w(d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_w),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we(d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_we),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re(d2l_NVDLA_BDMA_CFG_SRC_ADDR_LOW_re),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w(d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_w),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we(d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_we),
    .d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re(d2l_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_re),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w(d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_w),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we(d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_we),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re(d2l_NVDLA_BDMA_CFG_DST_ADDR_LOW_re),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w(d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_w),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we(d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_we),
    .d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re(d2l_NVDLA_BDMA_CFG_DST_ADDR_HIGH_re),
    .d2l_NVDLA_BDMA_CFG_LINE_w(d2l_NVDLA_BDMA_CFG_LINE_w),
    .d2l_NVDLA_BDMA_CFG_LINE_we(d2l_NVDLA_BDMA_CFG_LINE_we),
    .d2l_NVDLA_BDMA_CFG_LINE_re(d2l_NVDLA_BDMA_CFG_LINE_re),
    .d2l_NVDLA_BDMA_CFG_CMD_w(d2l_NVDLA_BDMA_CFG_CMD_w),
    .d2l_NVDLA_BDMA_CFG_CMD_we(d2l_NVDLA_BDMA_CFG_CMD_we),
    .d2l_NVDLA_BDMA_CFG_CMD_re(d2l_NVDLA_BDMA_CFG_CMD_re),
    .d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w(d2l_NVDLA_BDMA_CFG_LINE_REPEAT_w),
    .d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we(d2l_NVDLA_BDMA_CFG_LINE_REPEAT_we),
    .d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re(d2l_NVDLA_BDMA_CFG_LINE_REPEAT_re),
    .d2l_NVDLA_BDMA_CFG_SRC_LINE_w(d2l_NVDLA_BDMA_CFG_SRC_LINE_w),
    .d2l_NVDLA_BDMA_CFG_SRC_LINE_we(d2l_NVDLA_BDMA_CFG_SRC_LINE_we),
    .d2l_NVDLA_BDMA_CFG_SRC_LINE_re(d2l_NVDLA_BDMA_CFG_SRC_LINE_re),
    .d2l_NVDLA_BDMA_CFG_DST_LINE_w(d2l_NVDLA_BDMA_CFG_DST_LINE_w),
    .d2l_NVDLA_BDMA_CFG_DST_LINE_we(d2l_NVDLA_BDMA_CFG_DST_LINE_we),
    .d2l_NVDLA_BDMA_CFG_DST_LINE_re(d2l_NVDLA_BDMA_CFG_DST_LINE_re),
    .d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w(d2l_NVDLA_BDMA_CFG_SURF_REPEAT_w),
    .d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we(d2l_NVDLA_BDMA_CFG_SURF_REPEAT_we),
    .d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re(d2l_NVDLA_BDMA_CFG_SURF_REPEAT_re),
    .d2l_NVDLA_BDMA_CFG_SRC_SURF_w(d2l_NVDLA_BDMA_CFG_SRC_SURF_w),
    .d2l_NVDLA_BDMA_CFG_SRC_SURF_we(d2l_NVDLA_BDMA_CFG_SRC_SURF_we),
    .d2l_NVDLA_BDMA_CFG_SRC_SURF_re(d2l_NVDLA_BDMA_CFG_SRC_SURF_re),
    .d2l_NVDLA_BDMA_CFG_DST_SURF_w(d2l_NVDLA_BDMA_CFG_DST_SURF_w),
    .d2l_NVDLA_BDMA_CFG_DST_SURF_we(d2l_NVDLA_BDMA_CFG_DST_SURF_we),
    .d2l_NVDLA_BDMA_CFG_DST_SURF_re(d2l_NVDLA_BDMA_CFG_DST_SURF_re),
    .d2l_NVDLA_BDMA_CFG_OP_w(d2l_NVDLA_BDMA_CFG_OP_w),
    .d2l_NVDLA_BDMA_CFG_OP_we(d2l_NVDLA_BDMA_CFG_OP_we),
    .d2l_NVDLA_BDMA_CFG_OP_re(d2l_NVDLA_BDMA_CFG_OP_re),
    .d2l_NVDLA_BDMA_CFG_LAUNCH0_w(d2l_NVDLA_BDMA_CFG_LAUNCH0_w),
    .d2l_NVDLA_BDMA_CFG_LAUNCH0_we(d2l_NVDLA_BDMA_CFG_LAUNCH0_we),
    .d2l_NVDLA_BDMA_CFG_LAUNCH0_re(d2l_NVDLA_BDMA_CFG_LAUNCH0_re),
    .d2l_NVDLA_BDMA_CFG_LAUNCH1_w(d2l_NVDLA_BDMA_CFG_LAUNCH1_w),
    .d2l_NVDLA_BDMA_CFG_LAUNCH1_we(d2l_NVDLA_BDMA_CFG_LAUNCH1_we),
    .d2l_NVDLA_BDMA_CFG_LAUNCH1_re(d2l_NVDLA_BDMA_CFG_LAUNCH1_re),
    .d2l_NVDLA_BDMA_CFG_STATUS_w(d2l_NVDLA_BDMA_CFG_STATUS_w),
    .d2l_NVDLA_BDMA_CFG_STATUS_we(d2l_NVDLA_BDMA_CFG_STATUS_we),
    .d2l_NVDLA_BDMA_CFG_STATUS_re(d2l_NVDLA_BDMA_CFG_STATUS_re),
    .d2l_NVDLA_BDMA_STATUS_w(d2l_NVDLA_BDMA_STATUS_w),
    .d2l_NVDLA_BDMA_STATUS_we(d2l_NVDLA_BDMA_STATUS_we),
    .d2l_NVDLA_BDMA_STATUS_re(d2l_NVDLA_BDMA_STATUS_re),
    .d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_re),
    .d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_re),
    .d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_re),
    .d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w(d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_w),
    .d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we(d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_we),
    .d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re(d2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_re),
    .d2l_NVDLA_RBK_S_STATUS_w(d2l_NVDLA_RBK_S_STATUS_w),
    .d2l_NVDLA_RBK_S_STATUS_we(d2l_NVDLA_RBK_S_STATUS_we),
    .d2l_NVDLA_RBK_S_STATUS_re(d2l_NVDLA_RBK_S_STATUS_re),
    .d2l_NVDLA_RBK_S_POINTER_w(d2l_NVDLA_RBK_S_POINTER_w),
    .d2l_NVDLA_RBK_S_POINTER_we(d2l_NVDLA_RBK_S_POINTER_we),
    .d2l_NVDLA_RBK_S_POINTER_re(d2l_NVDLA_RBK_S_POINTER_re),
    .d2l_NVDLA_RBK_D_OP_ENABLE_w(d2l_NVDLA_RBK_D_OP_ENABLE_w),
    .d2l_NVDLA_RBK_D_OP_ENABLE_we(d2l_NVDLA_RBK_D_OP_ENABLE_we),
    .d2l_NVDLA_RBK_D_OP_ENABLE_re(d2l_NVDLA_RBK_D_OP_ENABLE_re),
    .d2l_NVDLA_RBK_D_MISC_CFG_w(d2l_NVDLA_RBK_D_MISC_CFG_w),
    .d2l_NVDLA_RBK_D_MISC_CFG_we(d2l_NVDLA_RBK_D_MISC_CFG_we),
    .d2l_NVDLA_RBK_D_MISC_CFG_re(d2l_NVDLA_RBK_D_MISC_CFG_re),
    .d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w(d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_w),
    .d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we(d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_we),
    .d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re(d2l_NVDLA_RBK_D_DAIN_RAM_TYPE_re),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w(d2l_NVDLA_RBK_D_DATAIN_SIZE_0_w),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we(d2l_NVDLA_RBK_D_DATAIN_SIZE_0_we),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re(d2l_NVDLA_RBK_D_DATAIN_SIZE_0_re),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w(d2l_NVDLA_RBK_D_DATAIN_SIZE_1_w),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we(d2l_NVDLA_RBK_D_DATAIN_SIZE_1_we),
    .d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re(d2l_NVDLA_RBK_D_DATAIN_SIZE_1_re),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w(d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_w),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we(d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_we),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re(d2l_NVDLA_RBK_D_DAIN_ADDR_HIGH_re),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w(d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_w),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we(d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_we),
    .d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re(d2l_NVDLA_RBK_D_DAIN_ADDR_LOW_re),
    .d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w(d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we(d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re(d2l_NVDLA_RBK_D_DAIN_LINE_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w(d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we(d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re(d2l_NVDLA_RBK_D_DAIN_SURF_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w(d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we(d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re(d2l_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w(d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_w),
    .d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we(d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_we),
    .d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re(d2l_NVDLA_RBK_D_DAOUT_RAM_TYPE_re),
    .d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w(d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_w),
    .d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we(d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_we),
    .d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re(d2l_NVDLA_RBK_D_DATAOUT_SIZE_1_re),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w(d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_w),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we(d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_we),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re(d2l_NVDLA_RBK_D_DAOUT_ADDR_HIGH_re),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w(d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_w),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we(d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_we),
    .d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re(d2l_NVDLA_RBK_D_DAOUT_ADDR_LOW_re),
    .d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w(d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we(d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re(d2l_NVDLA_RBK_D_DAOUT_LINE_STRIDE_re),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_w),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_we),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_0_re),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_w),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_we),
    .d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re(d2l_NVDLA_RBK_D_CONTRACT_STRIDE_1_re),
    .d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w(d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we(d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re(d2l_NVDLA_RBK_D_DAOUT_SURF_STRIDE_re),
    .d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w(d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_w),
    .d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we(d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_we),
    .d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re(d2l_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_re),
    .d2l_NVDLA_RBK_D_DECONV_STRIDE_w(d2l_NVDLA_RBK_D_DECONV_STRIDE_w),
    .d2l_NVDLA_RBK_D_DECONV_STRIDE_we(d2l_NVDLA_RBK_D_DECONV_STRIDE_we),
    .d2l_NVDLA_RBK_D_DECONV_STRIDE_re(d2l_NVDLA_RBK_D_DECONV_STRIDE_re),
    .d2l_NVDLA_RBK_D_PERF_ENABLE_w(d2l_NVDLA_RBK_D_PERF_ENABLE_w),
    .d2l_NVDLA_RBK_D_PERF_ENABLE_we(d2l_NVDLA_RBK_D_PERF_ENABLE_we),
    .d2l_NVDLA_RBK_D_PERF_ENABLE_re(d2l_NVDLA_RBK_D_PERF_ENABLE_re),
    .d2l_NVDLA_RBK_D_PERF_READ_STALL_w(d2l_NVDLA_RBK_D_PERF_READ_STALL_w),
    .d2l_NVDLA_RBK_D_PERF_READ_STALL_we(d2l_NVDLA_RBK_D_PERF_READ_STALL_we),
    .d2l_NVDLA_RBK_D_PERF_READ_STALL_re(d2l_NVDLA_RBK_D_PERF_READ_STALL_re),
    .d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w(d2l_NVDLA_RBK_D_PERF_WRITE_STALL_w),
    .d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we(d2l_NVDLA_RBK_D_PERF_WRITE_STALL_we),
    .d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re(d2l_NVDLA_RBK_D_PERF_WRITE_STALL_re),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w(h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w(h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w(h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w),
    .h2l_NVDLA_MCIF_STATUS_IDLE_w(h2l_NVDLA_MCIF_STATUS_IDLE_w),
    .h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w(h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w(h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w(h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w(h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w),
    .h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w(h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w),
    .h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w(h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w),
    .h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w(h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w),
    .h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w(h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w),
    .h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w(h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w),
    .h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w(h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w),
    .h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w(h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w),
    .h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w(h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w),
    .h2l_NVDLA_CSC_S_STATUS_STATUS_0_w(h2l_NVDLA_CSC_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CSC_S_STATUS_STATUS_1_w(h2l_NVDLA_CSC_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CSC_S_POINTER_CONSUMER_w(h2l_NVDLA_CSC_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w(h2l_NVDLA_CMAC_A_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w(h2l_NVDLA_CMAC_A_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w(h2l_NVDLA_CMAC_A_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w(h2l_NVDLA_CMAC_B_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w(h2l_NVDLA_CMAC_B_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w(h2l_NVDLA_CMAC_B_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CACC_S_STATUS_STATUS_0_w(h2l_NVDLA_CACC_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CACC_S_STATUS_STATUS_1_w(h2l_NVDLA_CACC_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CACC_S_POINTER_CONSUMER_w(h2l_NVDLA_CACC_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w(h2l_NVDLA_CACC_D_OUT_SATURATION_SAT_COUNT_w),
    .h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w(h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w(h2l_NVDLA_SDP_RDMA_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w(h2l_NVDLA_SDP_RDMA_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w(h2l_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w),
    .h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w(h2l_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w),
    .h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w(h2l_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_MRDMA_STALL_w),
    .h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w(h2l_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_BRDMA_STALL_w),
    .h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w(h2l_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_NRDMA_STALL_w),
    .h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w(h2l_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_ERDMA_STALL_w),
    .h2l_NVDLA_SDP_S_STATUS_STATUS_0_w(h2l_NVDLA_SDP_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_SDP_S_STATUS_STATUS_1_w(h2l_NVDLA_SDP_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_SDP_S_POINTER_CONSUMER_w(h2l_NVDLA_SDP_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w(h2l_NVDLA_SDP_D_STATUS_STATUS_UNEQUAL_w),
    .h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w(h2l_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_STATUS_NAN_INPUT_NUM_w),
    .h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w(h2l_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_STATUS_INF_INPUT_NUM_w),
    .h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w(h2l_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_STATUS_NAN_OUTPUT_NUM_w),
    .h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w(h2l_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_WDMA_STALL_w),
    .h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w(h2l_NVDLA_SDP_D_PERF_LUT_UFLOW_LUT_UFLOW_w),
    .h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w(h2l_NVDLA_SDP_D_PERF_LUT_OFLOW_LUT_OFLOW_w),
    .h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w(h2l_NVDLA_SDP_D_PERF_OUT_SATURATION_OUT_SATURATION_w),
    .h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w(h2l_NVDLA_SDP_D_PERF_LUT_HYBRID_LUT_HYBRID_w),
    .h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w(h2l_NVDLA_SDP_D_PERF_LUT_LE_HIT_LUT_LE_HIT_w),
    .h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w(h2l_NVDLA_SDP_D_PERF_LUT_LO_HIT_LUT_LO_HIT_w),
    .h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w(h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w(h2l_NVDLA_PDP_RDMA_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w(h2l_NVDLA_PDP_RDMA_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w(h2l_NVDLA_PDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w),
    .h2l_NVDLA_PDP_S_STATUS_STATUS_0_w(h2l_NVDLA_PDP_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_PDP_S_STATUS_STATUS_1_w(h2l_NVDLA_PDP_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_PDP_S_POINTER_CONSUMER_w(h2l_NVDLA_PDP_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w(h2l_NVDLA_PDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w),
    .h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w(h2l_NVDLA_PDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w),
    .h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w(h2l_NVDLA_PDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w),
    .h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w(h2l_NVDLA_PDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w),
    .h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w(h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w(h2l_NVDLA_CDP_RDMA_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w(h2l_NVDLA_CDP_RDMA_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w(h2l_NVDLA_CDP_RDMA_D_PERF_READ_STALL_PERF_READ_STALL_w),
    .h2l_NVDLA_CDP_S_STATUS_STATUS_0_w(h2l_NVDLA_CDP_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CDP_S_STATUS_STATUS_1_w(h2l_NVDLA_CDP_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CDP_S_POINTER_CONSUMER_w(h2l_NVDLA_CDP_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w(h2l_NVDLA_CDP_D_NAN_INPUT_NUM_NAN_INPUT_NUM_w),
    .h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w(h2l_NVDLA_CDP_D_INF_INPUT_NUM_INF_INPUT_NUM_w),
    .h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w(h2l_NVDLA_CDP_D_NAN_OUTPUT_NUM_NAN_OUTPUT_NUM_w),
    .h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w(h2l_NVDLA_CDP_D_OUT_SATURATION_OUT_SATURATION_w),
    .h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w(h2l_NVDLA_CDP_D_PERF_WRITE_STALL_PERF_WRITE_STALL_w),
    .h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w(h2l_NVDLA_CDP_D_PERF_LUT_UFLOW_PERF_LUT_UFLOW_w),
    .h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w(h2l_NVDLA_CDP_D_PERF_LUT_OFLOW_PERF_LUT_OFLOW_w),
    .h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w(h2l_NVDLA_CDP_D_PERF_LUT_HYBRID_PERF_LUT_HYBRID_w),
    .h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w(h2l_NVDLA_CDP_D_PERF_LUT_LE_HIT_PERF_LUT_LE_HIT_w),
    .h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w(h2l_NVDLA_CDP_D_PERF_LUT_LO_HIT_PERF_LUT_LO_HIT_w),
    .h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w(h2l_NVDLA_GEC_MISSIONERR_TYPE_CODE_w),
    .h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w(h2l_NVDLA_GEC_CURRENT_COUNTER_VALUE_VALUE_w),
    .h2l_NVDLA_CVIF_STATUS_IDLE_w(h2l_NVDLA_CVIF_STATUS_IDLE_w),
    .h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w(h2l_NVDLA_BDMA_STATUS_FREE_SLOT_w),
    .h2l_NVDLA_BDMA_STATUS_IDLE_w(h2l_NVDLA_BDMA_STATUS_IDLE_w),
    .h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w(h2l_NVDLA_BDMA_STATUS_GRP0_BUSY_w),
    .h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w(h2l_NVDLA_BDMA_STATUS_GRP1_BUSY_w),
    .h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w(h2l_NVDLA_BDMA_STATUS_GRP0_READ_STALL_COUNT_w),
    .h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w(h2l_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_COUNT_w),
    .h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w(h2l_NVDLA_BDMA_STATUS_GRP1_READ_STALL_COUNT_w),
    .h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w(h2l_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_COUNT_w),
    .h2l_NVDLA_RBK_S_STATUS_STATUS_0_w(h2l_NVDLA_RBK_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_RBK_S_STATUS_STATUS_1_w(h2l_NVDLA_RBK_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_RBK_S_POINTER_CONSUMER_w(h2l_NVDLA_RBK_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w(h2l_NVDLA_RBK_D_PERF_READ_STALL_RD_STALL_CNT_w),
    .h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w(h2l_NVDLA_RBK_D_PERF_WRITE_STALL_WR_STALL_CNT_w),
    .l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r(l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r),
    .l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r(l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r(l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r),
    .l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r(l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r),
    .l2d_NVDLA_GLB_S_INTR_MASK_r(l2d_NVDLA_GLB_S_INTR_MASK_r),
    .l2d_NVDLA_GLB_S_INTR_SET_r(l2d_NVDLA_GLB_S_INTR_SET_r),
    .l2d_NVDLA_GLB_S_INTR_STATUS_r(l2d_NVDLA_GLB_S_INTR_STATUS_r),
    .l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r(l2d_NVDLA_MCIF_CFG_RD_WEIGHT_0_r),
    .l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r(l2d_NVDLA_MCIF_CFG_RD_WEIGHT_1_r),
    .l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r(l2d_NVDLA_MCIF_CFG_RD_WEIGHT_2_r),
    .l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r(l2d_NVDLA_MCIF_CFG_WR_WEIGHT_0_r),
    .l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r(l2d_NVDLA_MCIF_CFG_WR_WEIGHT_1_r),
    .l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r(l2d_NVDLA_MCIF_CFG_OUTSTANDING_CNT_r),
    .l2d_NVDLA_MCIF_STATUS_r(l2d_NVDLA_MCIF_STATUS_r),
    .l2d_NVDLA_CDMA_S_STATUS_r(l2d_NVDLA_CDMA_S_STATUS_r),
    .l2d_NVDLA_CDMA_S_POINTER_r(l2d_NVDLA_CDMA_S_POINTER_r),
    .l2d_NVDLA_CDMA_S_ARBITER_r(l2d_NVDLA_CDMA_S_ARBITER_r),
    .l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r(l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r),
    .l2d_NVDLA_CDMA_D_OP_ENABLE_r(l2d_NVDLA_CDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_CDMA_D_MISC_CFG_r(l2d_NVDLA_CDMA_D_MISC_CFG_r),
    .l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r(l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r),
    .l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r(l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r),
    .l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r(l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r),
    .l2d_NVDLA_CDMA_D_LINE_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_STRIDE_r),
    .l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_SURF_STRIDE_r(l2d_NVDLA_CDMA_D_SURF_STRIDE_r),
    .l2d_NVDLA_CDMA_D_DAIN_MAP_r(l2d_NVDLA_CDMA_D_DAIN_MAP_r),
    .l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r),
    .l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r),
    .l2d_NVDLA_CDMA_D_BATCH_NUMBER_r(l2d_NVDLA_CDMA_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CDMA_D_BATCH_STRIDE_r(l2d_NVDLA_CDMA_D_BATCH_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r(l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r),
    .l2d_NVDLA_CDMA_D_FETCH_GRAIN_r(l2d_NVDLA_CDMA_D_FETCH_GRAIN_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r(l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r(l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r(l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_BYTES_r(l2d_NVDLA_CDMA_D_WMB_BYTES_r),
    .l2d_NVDLA_CDMA_D_MEAN_FORMAT_r(l2d_NVDLA_CDMA_D_MEAN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r),
    .l2d_NVDLA_CDMA_D_CVT_CFG_r(l2d_NVDLA_CDMA_D_CVT_CFG_r),
    .l2d_NVDLA_CDMA_D_CVT_OFFSET_r(l2d_NVDLA_CDMA_D_CVT_OFFSET_r),
    .l2d_NVDLA_CDMA_D_CVT_SCALE_r(l2d_NVDLA_CDMA_D_CVT_SCALE_r),
    .l2d_NVDLA_CDMA_D_CONV_STRIDE_r(l2d_NVDLA_CDMA_D_CONV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r),
    .l2d_NVDLA_CDMA_D_BANK_r(l2d_NVDLA_CDMA_D_BANK_r),
    .l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_PERF_ENABLE_r(l2d_NVDLA_CDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_CYA_r(l2d_NVDLA_CDMA_D_CYA_r),
    .l2d_NVDLA_CSC_S_STATUS_r(l2d_NVDLA_CSC_S_STATUS_r),
    .l2d_NVDLA_CSC_S_POINTER_r(l2d_NVDLA_CSC_S_POINTER_r),
    .l2d_NVDLA_CSC_D_OP_ENABLE_r(l2d_NVDLA_CSC_D_OP_ENABLE_r),
    .l2d_NVDLA_CSC_D_MISC_CFG_r(l2d_NVDLA_CSC_D_MISC_CFG_r),
    .l2d_NVDLA_CSC_D_DATAIN_FORMAT_r(l2d_NVDLA_CSC_D_DATAIN_FORMAT_r),
    .l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r(l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_r),
    .l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r(l2d_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_r),
    .l2d_NVDLA_CSC_D_BATCH_NUMBER_r(l2d_NVDLA_CSC_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r(l2d_NVDLA_CSC_D_POST_Y_EXTENSION_r),
    .l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r(l2d_NVDLA_CSC_D_ENTRY_PER_SLICE_r),
    .l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r(l2d_NVDLA_CSC_D_WEIGHT_FORMAT_r),
    .l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r(l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_r),
    .l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r(l2d_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_r),
    .l2d_NVDLA_CSC_D_WEIGHT_BYTES_r(l2d_NVDLA_CSC_D_WEIGHT_BYTES_r),
    .l2d_NVDLA_CSC_D_WMB_BYTES_r(l2d_NVDLA_CSC_D_WMB_BYTES_r),
    .l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r(l2d_NVDLA_CSC_D_DATAOUT_SIZE_0_r),
    .l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r(l2d_NVDLA_CSC_D_DATAOUT_SIZE_1_r),
    .l2d_NVDLA_CSC_D_ATOMICS_r(l2d_NVDLA_CSC_D_ATOMICS_r),
    .l2d_NVDLA_CSC_D_RELEASE_r(l2d_NVDLA_CSC_D_RELEASE_r),
    .l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r(l2d_NVDLA_CSC_D_CONV_STRIDE_EXT_r),
    .l2d_NVDLA_CSC_D_DILATION_EXT_r(l2d_NVDLA_CSC_D_DILATION_EXT_r),
    .l2d_NVDLA_CSC_D_ZERO_PADDING_r(l2d_NVDLA_CSC_D_ZERO_PADDING_r),
    .l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r(l2d_NVDLA_CSC_D_ZERO_PADDING_VALUE_r),
    .l2d_NVDLA_CSC_D_BANK_r(l2d_NVDLA_CSC_D_BANK_r),
    .l2d_NVDLA_CSC_D_PRA_CFG_r(l2d_NVDLA_CSC_D_PRA_CFG_r),
    .l2d_NVDLA_CSC_D_CYA_r(l2d_NVDLA_CSC_D_CYA_r),
    .l2d_NVDLA_CMAC_A_S_STATUS_r(l2d_NVDLA_CMAC_A_S_STATUS_r),
    .l2d_NVDLA_CMAC_A_S_POINTER_r(l2d_NVDLA_CMAC_A_S_POINTER_r),
    .l2d_NVDLA_CMAC_A_D_OP_ENABLE_r(l2d_NVDLA_CMAC_A_D_OP_ENABLE_r),
    .l2d_NVDLA_CMAC_A_D_MISC_CFG_r(l2d_NVDLA_CMAC_A_D_MISC_CFG_r),
    .l2d_NVDLA_CMAC_B_S_STATUS_r(l2d_NVDLA_CMAC_B_S_STATUS_r),
    .l2d_NVDLA_CMAC_B_S_POINTER_r(l2d_NVDLA_CMAC_B_S_POINTER_r),
    .l2d_NVDLA_CMAC_B_D_OP_ENABLE_r(l2d_NVDLA_CMAC_B_D_OP_ENABLE_r),
    .l2d_NVDLA_CMAC_B_D_MISC_CFG_r(l2d_NVDLA_CMAC_B_D_MISC_CFG_r),
    .l2d_NVDLA_CACC_S_STATUS_r(l2d_NVDLA_CACC_S_STATUS_r),
    .l2d_NVDLA_CACC_S_POINTER_r(l2d_NVDLA_CACC_S_POINTER_r),
    .l2d_NVDLA_CACC_D_OP_ENABLE_r(l2d_NVDLA_CACC_D_OP_ENABLE_r),
    .l2d_NVDLA_CACC_D_MISC_CFG_r(l2d_NVDLA_CACC_D_MISC_CFG_r),
    .l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r(l2d_NVDLA_CACC_D_DATAOUT_SIZE_0_r),
    .l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r(l2d_NVDLA_CACC_D_DATAOUT_SIZE_1_r),
    .l2d_NVDLA_CACC_D_DATAOUT_ADDR_r(l2d_NVDLA_CACC_D_DATAOUT_ADDR_r),
    .l2d_NVDLA_CACC_D_BATCH_NUMBER_r(l2d_NVDLA_CACC_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CACC_D_LINE_STRIDE_r(l2d_NVDLA_CACC_D_LINE_STRIDE_r),
    .l2d_NVDLA_CACC_D_SURF_STRIDE_r(l2d_NVDLA_CACC_D_SURF_STRIDE_r),
    .l2d_NVDLA_CACC_D_DATAOUT_MAP_r(l2d_NVDLA_CACC_D_DATAOUT_MAP_r),
    .l2d_NVDLA_CACC_D_CLIP_CFG_r(l2d_NVDLA_CACC_D_CLIP_CFG_r),
    .l2d_NVDLA_CACC_D_OUT_SATURATION_r(l2d_NVDLA_CACC_D_OUT_SATURATION_r),
    .l2d_NVDLA_CACC_D_CYA_r(l2d_NVDLA_CACC_D_CYA_r),
    .l2d_NVDLA_SDP_RDMA_S_STATUS_r(l2d_NVDLA_SDP_RDMA_S_STATUS_r),
    .l2d_NVDLA_SDP_RDMA_S_POINTER_r(l2d_NVDLA_SDP_RDMA_S_POINTER_r),
    .l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r(l2d_NVDLA_SDP_RDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r(l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_r),
    .l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r(l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_r),
    .l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r(l2d_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_BRDMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_NRDMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_ERDMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r(l2d_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r(l2d_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r(l2d_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_r),
    .l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r(l2d_NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_r),
    .l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r(l2d_NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r(l2d_NVDLA_SDP_RDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r(l2d_NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_r),
    .l2d_NVDLA_SDP_S_STATUS_r(l2d_NVDLA_SDP_S_STATUS_r),
    .l2d_NVDLA_SDP_S_POINTER_r(l2d_NVDLA_SDP_S_POINTER_r),
    .l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r(l2d_NVDLA_SDP_S_LUT_ACCESS_CFG_r),
    .l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r(l2d_NVDLA_SDP_S_LUT_ACCESS_DATA_r),
    .l2d_NVDLA_SDP_S_LUT_CFG_r(l2d_NVDLA_SDP_S_LUT_CFG_r),
    .l2d_NVDLA_SDP_S_LUT_INFO_r(l2d_NVDLA_SDP_S_LUT_INFO_r),
    .l2d_NVDLA_SDP_S_LUT_LE_START_r(l2d_NVDLA_SDP_S_LUT_LE_START_r),
    .l2d_NVDLA_SDP_S_LUT_LE_END_r(l2d_NVDLA_SDP_S_LUT_LE_END_r),
    .l2d_NVDLA_SDP_S_LUT_LO_START_r(l2d_NVDLA_SDP_S_LUT_LO_START_r),
    .l2d_NVDLA_SDP_S_LUT_LO_END_r(l2d_NVDLA_SDP_S_LUT_LO_END_r),
    .l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r(l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_r),
    .l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r(l2d_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_r),
    .l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r(l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_r),
    .l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r(l2d_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_r),
    .l2d_NVDLA_SDP_D_OP_ENABLE_r(l2d_NVDLA_SDP_D_OP_ENABLE_r),
    .l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r(l2d_NVDLA_SDP_D_DATA_CUBE_WIDTH_r),
    .l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r(l2d_NVDLA_SDP_D_DATA_CUBE_HEIGHT_r),
    .l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r(l2d_NVDLA_SDP_D_DATA_CUBE_CHANNEL_r),
    .l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r(l2d_NVDLA_SDP_D_DST_BASE_ADDR_LOW_r),
    .l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r(l2d_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r(l2d_NVDLA_SDP_D_DST_LINE_STRIDE_r),
    .l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r(l2d_NVDLA_SDP_D_DST_SURFACE_STRIDE_r),
    .l2d_NVDLA_SDP_D_DP_BS_CFG_r(l2d_NVDLA_SDP_D_DP_BS_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r(l2d_NVDLA_SDP_D_DP_BS_ALU_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r(l2d_NVDLA_SDP_D_DP_BS_MUL_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_BN_CFG_r(l2d_NVDLA_SDP_D_DP_BN_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r(l2d_NVDLA_SDP_D_DP_BN_ALU_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r(l2d_NVDLA_SDP_D_DP_BN_MUL_CFG_r),
    .l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_CFG_r(l2d_NVDLA_SDP_D_DP_EW_CFG_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CFG_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CFG_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_r),
    .l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r(l2d_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_r),
    .l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r(l2d_NVDLA_SDP_D_FEATURE_MODE_CFG_r),
    .l2d_NVDLA_SDP_D_DST_DMA_CFG_r(l2d_NVDLA_SDP_D_DST_DMA_CFG_r),
    .l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r(l2d_NVDLA_SDP_D_DST_BATCH_STRIDE_r),
    .l2d_NVDLA_SDP_D_DATA_FORMAT_r(l2d_NVDLA_SDP_D_DATA_FORMAT_r),
    .l2d_NVDLA_SDP_D_CVT_OFFSET_r(l2d_NVDLA_SDP_D_CVT_OFFSET_r),
    .l2d_NVDLA_SDP_D_CVT_SCALE_r(l2d_NVDLA_SDP_D_CVT_SCALE_r),
    .l2d_NVDLA_SDP_D_CVT_SHIFT_r(l2d_NVDLA_SDP_D_CVT_SHIFT_r),
    .l2d_NVDLA_SDP_D_STATUS_r(l2d_NVDLA_SDP_D_STATUS_r),
    .l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r(l2d_NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_r),
    .l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r(l2d_NVDLA_SDP_D_STATUS_INF_INPUT_NUM_r),
    .l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r(l2d_NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_r),
    .l2d_NVDLA_SDP_D_PERF_ENABLE_r(l2d_NVDLA_SDP_D_PERF_ENABLE_r),
    .l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r(l2d_NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r(l2d_NVDLA_SDP_D_PERF_LUT_UFLOW_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r(l2d_NVDLA_SDP_D_PERF_LUT_OFLOW_r),
    .l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r(l2d_NVDLA_SDP_D_PERF_OUT_SATURATION_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r(l2d_NVDLA_SDP_D_PERF_LUT_HYBRID_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r(l2d_NVDLA_SDP_D_PERF_LUT_LE_HIT_r),
    .l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r(l2d_NVDLA_SDP_D_PERF_LUT_LO_HIT_r),
    .l2d_NVDLA_PDP_RDMA_S_STATUS_r(l2d_NVDLA_PDP_RDMA_S_STATUS_r),
    .l2d_NVDLA_PDP_RDMA_S_POINTER_r(l2d_NVDLA_PDP_RDMA_S_POINTER_r),
    .l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r(l2d_NVDLA_PDP_RDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r(l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r(l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r(l2d_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_r),
    .l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r(l2d_NVDLA_PDP_RDMA_D_FLYING_MODE_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r(l2d_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r(l2d_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r(l2d_NVDLA_PDP_RDMA_D_DATA_FORMAT_r),
    .l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r(l2d_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r(l2d_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r(l2d_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_r),
    .l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r(l2d_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_r),
    .l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r(l2d_NVDLA_PDP_RDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r(l2d_NVDLA_PDP_RDMA_D_PERF_READ_STALL_r),
    .l2d_NVDLA_PDP_RDMA_D_CYA_r(l2d_NVDLA_PDP_RDMA_D_CYA_r),
    .l2d_NVDLA_PDP_S_STATUS_r(l2d_NVDLA_PDP_S_STATUS_r),
    .l2d_NVDLA_PDP_S_POINTER_r(l2d_NVDLA_PDP_S_POINTER_r),
    .l2d_NVDLA_PDP_D_OP_ENABLE_r(l2d_NVDLA_PDP_D_OP_ENABLE_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r(l2d_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r(l2d_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r(l2d_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r(l2d_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r(l2d_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_r),
    .l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r(l2d_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_r),
    .l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r(l2d_NVDLA_PDP_D_OPERATION_MODE_CFG_r),
    .l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r(l2d_NVDLA_PDP_D_PARTIAL_WIDTH_IN_r),
    .l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r(l2d_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_r),
    .l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r(l2d_NVDLA_PDP_D_POOLING_KERNEL_CFG_r),
    .l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r(l2d_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_r),
    .l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r(l2d_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_r),
    .l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r(l2d_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_r),
    .l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r(l2d_NVDLA_PDP_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_PDP_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r(l2d_NVDLA_PDP_D_DST_BASE_ADDR_LOW_r),
    .l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r(l2d_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r(l2d_NVDLA_PDP_D_DST_LINE_STRIDE_r),
    .l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r(l2d_NVDLA_PDP_D_DST_SURFACE_STRIDE_r),
    .l2d_NVDLA_PDP_D_DST_RAM_CFG_r(l2d_NVDLA_PDP_D_DST_RAM_CFG_r),
    .l2d_NVDLA_PDP_D_DATA_FORMAT_r(l2d_NVDLA_PDP_D_DATA_FORMAT_r),
    .l2d_NVDLA_PDP_D_INF_INPUT_NUM_r(l2d_NVDLA_PDP_D_INF_INPUT_NUM_r),
    .l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r(l2d_NVDLA_PDP_D_NAN_INPUT_NUM_r),
    .l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r(l2d_NVDLA_PDP_D_NAN_OUTPUT_NUM_r),
    .l2d_NVDLA_PDP_D_PERF_ENABLE_r(l2d_NVDLA_PDP_D_PERF_ENABLE_r),
    .l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r(l2d_NVDLA_PDP_D_PERF_WRITE_STALL_r),
    .l2d_NVDLA_PDP_D_CYA_r(l2d_NVDLA_PDP_D_CYA_r),
    .l2d_NVDLA_CDP_RDMA_S_STATUS_r(l2d_NVDLA_CDP_RDMA_S_STATUS_r),
    .l2d_NVDLA_CDP_RDMA_S_POINTER_r(l2d_NVDLA_CDP_RDMA_S_POINTER_r),
    .l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r(l2d_NVDLA_CDP_RDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r(l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r(l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r(l2d_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r(l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r(l2d_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r(l2d_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r(l2d_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r(l2d_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_r),
    .l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r(l2d_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_r),
    .l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r(l2d_NVDLA_CDP_RDMA_D_OPERATION_MODE_r),
    .l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r(l2d_NVDLA_CDP_RDMA_D_DATA_FORMAT_r),
    .l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r(l2d_NVDLA_CDP_RDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r(l2d_NVDLA_CDP_RDMA_D_PERF_READ_STALL_r),
    .l2d_NVDLA_CDP_RDMA_D_CYA_r(l2d_NVDLA_CDP_RDMA_D_CYA_r),
    .l2d_NVDLA_CDP_S_STATUS_r(l2d_NVDLA_CDP_S_STATUS_r),
    .l2d_NVDLA_CDP_S_POINTER_r(l2d_NVDLA_CDP_S_POINTER_r),
    .l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r(l2d_NVDLA_CDP_S_LUT_ACCESS_CFG_r),
    .l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r(l2d_NVDLA_CDP_S_LUT_ACCESS_DATA_r),
    .l2d_NVDLA_CDP_S_LUT_CFG_r(l2d_NVDLA_CDP_S_LUT_CFG_r),
    .l2d_NVDLA_CDP_S_LUT_INFO_r(l2d_NVDLA_CDP_S_LUT_INFO_r),
    .l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r(l2d_NVDLA_CDP_S_LUT_LE_START_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r(l2d_NVDLA_CDP_S_LUT_LE_START_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r(l2d_NVDLA_CDP_S_LUT_LE_END_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r(l2d_NVDLA_CDP_S_LUT_LE_END_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r(l2d_NVDLA_CDP_S_LUT_LO_START_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r(l2d_NVDLA_CDP_S_LUT_LO_START_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r(l2d_NVDLA_CDP_S_LUT_LO_END_LOW_r),
    .l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r(l2d_NVDLA_CDP_S_LUT_LO_END_HIGH_r),
    .l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r(l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_r),
    .l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r(l2d_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_r),
    .l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r(l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_r),
    .l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r(l2d_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_r),
    .l2d_NVDLA_CDP_D_OP_ENABLE_r(l2d_NVDLA_CDP_D_OP_ENABLE_r),
    .l2d_NVDLA_CDP_D_FUNC_BYPASS_r(l2d_NVDLA_CDP_D_FUNC_BYPASS_r),
    .l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r(l2d_NVDLA_CDP_D_DST_BASE_ADDR_LOW_r),
    .l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r(l2d_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_r),
    .l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r(l2d_NVDLA_CDP_D_DST_LINE_STRIDE_r),
    .l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r(l2d_NVDLA_CDP_D_DST_SURFACE_STRIDE_r),
    .l2d_NVDLA_CDP_D_DST_DMA_CFG_r(l2d_NVDLA_CDP_D_DST_DMA_CFG_r),
    .l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r(l2d_NVDLA_CDP_D_DST_COMPRESSION_EN_r),
    .l2d_NVDLA_CDP_D_DATA_FORMAT_r(l2d_NVDLA_CDP_D_DATA_FORMAT_r),
    .l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_CDP_D_LRN_CFG_r(l2d_NVDLA_CDP_D_LRN_CFG_r),
    .l2d_NVDLA_CDP_D_DATIN_OFFSET_r(l2d_NVDLA_CDP_D_DATIN_OFFSET_r),
    .l2d_NVDLA_CDP_D_DATIN_SCALE_r(l2d_NVDLA_CDP_D_DATIN_SCALE_r),
    .l2d_NVDLA_CDP_D_DATIN_SHIFTER_r(l2d_NVDLA_CDP_D_DATIN_SHIFTER_r),
    .l2d_NVDLA_CDP_D_DATOUT_OFFSET_r(l2d_NVDLA_CDP_D_DATOUT_OFFSET_r),
    .l2d_NVDLA_CDP_D_DATOUT_SCALE_r(l2d_NVDLA_CDP_D_DATOUT_SCALE_r),
    .l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r(l2d_NVDLA_CDP_D_DATOUT_SHIFTER_r),
    .l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r(l2d_NVDLA_CDP_D_NAN_INPUT_NUM_r),
    .l2d_NVDLA_CDP_D_INF_INPUT_NUM_r(l2d_NVDLA_CDP_D_INF_INPUT_NUM_r),
    .l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r(l2d_NVDLA_CDP_D_NAN_OUTPUT_NUM_r),
    .l2d_NVDLA_CDP_D_OUT_SATURATION_r(l2d_NVDLA_CDP_D_OUT_SATURATION_r),
    .l2d_NVDLA_CDP_D_PERF_ENABLE_r(l2d_NVDLA_CDP_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r(l2d_NVDLA_CDP_D_PERF_WRITE_STALL_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r(l2d_NVDLA_CDP_D_PERF_LUT_UFLOW_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r(l2d_NVDLA_CDP_D_PERF_LUT_OFLOW_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r(l2d_NVDLA_CDP_D_PERF_LUT_HYBRID_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r(l2d_NVDLA_CDP_D_PERF_LUT_LE_HIT_r),
    .l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r(l2d_NVDLA_CDP_D_PERF_LUT_LO_HIT_r),
    .l2d_NVDLA_CDP_D_CYA_r(l2d_NVDLA_CDP_D_CYA_r),
    .l2d_NVDLA_GEC_FEATURE_r(l2d_NVDLA_GEC_FEATURE_r),
    .l2d_NVDLA_GEC_SWRESET_r(l2d_NVDLA_GEC_SWRESET_r),
    .l2d_NVDLA_GEC_MISSIONERR_TYPE_r(l2d_NVDLA_GEC_MISSIONERR_TYPE_r),
    .l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r(l2d_NVDLA_GEC_CURRENT_COUNTER_VALUE_r),
    .l2d_NVDLA_GEC_MISSIONERR_INDEX_r(l2d_NVDLA_GEC_MISSIONERR_INDEX_r),
    .l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r(l2d_NVDLA_GEC_CORRECTABLE_THRESHOLD_r),
    .l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r(l2d_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r(l2d_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_r),
    .l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r(l2d_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_r),
    .l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r(l2d_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_r),
    .l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r(l2d_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r(l2d_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_r),
    .l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r(l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r(l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_r),
    .l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r(l2d_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_r),
    .l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r(l2d_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_r),
    .l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r(l2d_NVDLA_CVIF_CFG_RD_WEIGHT_0_r),
    .l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r(l2d_NVDLA_CVIF_CFG_RD_WEIGHT_1_r),
    .l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r(l2d_NVDLA_CVIF_CFG_RD_WEIGHT_2_r),
    .l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r(l2d_NVDLA_CVIF_CFG_WR_WEIGHT_0_r),
    .l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r(l2d_NVDLA_CVIF_CFG_WR_WEIGHT_1_r),
    .l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r(l2d_NVDLA_CVIF_CFG_OUTSTANDING_CNT_r),
    .l2d_NVDLA_CVIF_STATUS_r(l2d_NVDLA_CVIF_STATUS_r),
    .l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r(l2d_NVDLA_BDMA_CFG_SRC_ADDR_LOW_r),
    .l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r(l2d_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_r),
    .l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r(l2d_NVDLA_BDMA_CFG_DST_ADDR_LOW_r),
    .l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r(l2d_NVDLA_BDMA_CFG_DST_ADDR_HIGH_r),
    .l2d_NVDLA_BDMA_CFG_LINE_r(l2d_NVDLA_BDMA_CFG_LINE_r),
    .l2d_NVDLA_BDMA_CFG_CMD_r(l2d_NVDLA_BDMA_CFG_CMD_r),
    .l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r(l2d_NVDLA_BDMA_CFG_LINE_REPEAT_r),
    .l2d_NVDLA_BDMA_CFG_SRC_LINE_r(l2d_NVDLA_BDMA_CFG_SRC_LINE_r),
    .l2d_NVDLA_BDMA_CFG_DST_LINE_r(l2d_NVDLA_BDMA_CFG_DST_LINE_r),
    .l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r(l2d_NVDLA_BDMA_CFG_SURF_REPEAT_r),
    .l2d_NVDLA_BDMA_CFG_SRC_SURF_r(l2d_NVDLA_BDMA_CFG_SRC_SURF_r),
    .l2d_NVDLA_BDMA_CFG_DST_SURF_r(l2d_NVDLA_BDMA_CFG_DST_SURF_r),
    .l2d_NVDLA_BDMA_CFG_OP_r(l2d_NVDLA_BDMA_CFG_OP_r),
    .l2d_NVDLA_BDMA_CFG_LAUNCH0_r(l2d_NVDLA_BDMA_CFG_LAUNCH0_r),
    .l2d_NVDLA_BDMA_CFG_LAUNCH1_r(l2d_NVDLA_BDMA_CFG_LAUNCH1_r),
    .l2d_NVDLA_BDMA_CFG_STATUS_r(l2d_NVDLA_BDMA_CFG_STATUS_r),
    .l2d_NVDLA_BDMA_STATUS_r(l2d_NVDLA_BDMA_STATUS_r),
    .l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP0_READ_STALL_r),
    .l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_r),
    .l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP1_READ_STALL_r),
    .l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r(l2d_NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_r),
    .l2d_NVDLA_RBK_S_STATUS_r(l2d_NVDLA_RBK_S_STATUS_r),
    .l2d_NVDLA_RBK_S_POINTER_r(l2d_NVDLA_RBK_S_POINTER_r),
    .l2d_NVDLA_RBK_D_OP_ENABLE_r(l2d_NVDLA_RBK_D_OP_ENABLE_r),
    .l2d_NVDLA_RBK_D_MISC_CFG_r(l2d_NVDLA_RBK_D_MISC_CFG_r),
    .l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r(l2d_NVDLA_RBK_D_DAIN_RAM_TYPE_r),
    .l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r(l2d_NVDLA_RBK_D_DATAIN_SIZE_0_r),
    .l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r(l2d_NVDLA_RBK_D_DATAIN_SIZE_1_r),
    .l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r(l2d_NVDLA_RBK_D_DAIN_ADDR_HIGH_r),
    .l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r(l2d_NVDLA_RBK_D_DAIN_ADDR_LOW_r),
    .l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r(l2d_NVDLA_RBK_D_DAIN_LINE_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r(l2d_NVDLA_RBK_D_DAIN_SURF_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r(l2d_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r(l2d_NVDLA_RBK_D_DAOUT_RAM_TYPE_r),
    .l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r(l2d_NVDLA_RBK_D_DATAOUT_SIZE_1_r),
    .l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r(l2d_NVDLA_RBK_D_DAOUT_ADDR_HIGH_r),
    .l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r(l2d_NVDLA_RBK_D_DAOUT_ADDR_LOW_r),
    .l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r(l2d_NVDLA_RBK_D_DAOUT_LINE_STRIDE_r),
    .l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r(l2d_NVDLA_RBK_D_CONTRACT_STRIDE_0_r),
    .l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r(l2d_NVDLA_RBK_D_CONTRACT_STRIDE_1_r),
    .l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r(l2d_NVDLA_RBK_D_DAOUT_SURF_STRIDE_r),
    .l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r(l2d_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_r),
    .l2d_NVDLA_RBK_D_DECONV_STRIDE_r(l2d_NVDLA_RBK_D_DECONV_STRIDE_r),
    .l2d_NVDLA_RBK_D_PERF_ENABLE_r(l2d_NVDLA_RBK_D_PERF_ENABLE_r),
    .l2d_NVDLA_RBK_D_PERF_READ_STALL_r(l2d_NVDLA_RBK_D_PERF_READ_STALL_r),
    .l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r(l2d_NVDLA_RBK_D_PERF_WRITE_STALL_r),
    .l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r(l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r),
    .l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r(l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r(l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r(l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r(l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r),
    .l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r(l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r),
    .l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r(l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r),
    .l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r(l2h_NVDLA_MCIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r),
    .l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r(l2h_NVDLA_MCIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r),
    .l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r(l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r),
    .l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r(l2h_NVDLA_MCIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r),
    .l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r(l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r(l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r),
    .l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r(l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r),
    .l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r(l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r(l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r(l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r(l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r(l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r(l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r(l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r),
    .l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r(l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r),
    .l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r(l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r),
    .l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r(l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r),
    .l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r(l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r),
    .l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r(l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r),
    .l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r(l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r),
    .l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r(l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r),
    .l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r(l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r),
    .l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r(l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r),
    .l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r(l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r),
    .l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r(l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r),
    .l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r(l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r),
    .l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r(l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r),
    .l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r(l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r),
    .l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r(l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r),
    .l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r(l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r(l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r(l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r(l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r(l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r(l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r(l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r(l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r),
    .l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r(l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r),
    .l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r(l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r),
    .l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r(l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r),
    .l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r(l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r),
    .l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r(l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r),
    .l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r(l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r),
    .l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r(l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r),
    .l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r(l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r),
    .l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r(l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r),
    .l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r(l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r),
    .l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r(l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r),
    .l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r(l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r),
    .l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r(l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r),
    .l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r(l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r),
    .l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r(l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r),
    .l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r(l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r),
    .l2h_NVDLA_CDMA_D_CYA_CYA_r(l2h_NVDLA_CDMA_D_CYA_CYA_r),
    .l2h_NVDLA_CSC_S_POINTER_PRODUCER_r(l2h_NVDLA_CSC_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CSC_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r(l2h_NVDLA_CSC_D_MISC_CFG_CONV_MODE_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r(l2h_NVDLA_CSC_D_MISC_CFG_IN_PRECISION_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r(l2h_NVDLA_CSC_D_MISC_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r(l2h_NVDLA_CSC_D_MISC_CFG_DATA_REUSE_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r(l2h_NVDLA_CSC_D_MISC_CFG_WEIGHT_REUSE_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r(l2h_NVDLA_CSC_D_MISC_CFG_SKIP_DATA_RLS_r),
    .l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r(l2h_NVDLA_CSC_D_MISC_CFG_SKIP_WEIGHT_RLS_r),
    .l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r(l2h_NVDLA_CSC_D_DATAIN_FORMAT_DATAIN_FORMAT_r),
    .l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r(l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r),
    .l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r(l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r),
    .l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r(l2h_NVDLA_CSC_D_DATAIN_SIZE_EXT_1_DATAIN_CHANNEL_EXT_r),
    .l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r(l2h_NVDLA_CSC_D_BATCH_NUMBER_BATCHES_r),
    .l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r(l2h_NVDLA_CSC_D_POST_Y_EXTENSION_Y_EXTENSION_r),
    .l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r(l2h_NVDLA_CSC_D_ENTRY_PER_SLICE_ENTRIES_r),
    .l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r(l2h_NVDLA_CSC_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r),
    .l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r(l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_WIDTH_EXT_r),
    .l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r(l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_WEIGHT_HEIGHT_EXT_r),
    .l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r(l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_CHANNEL_EXT_r),
    .l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r(l2h_NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_WEIGHT_KERNEL_r),
    .l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r(l2h_NVDLA_CSC_D_WEIGHT_BYTES_WEIGHT_BYTES_r),
    .l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r(l2h_NVDLA_CSC_D_WMB_BYTES_WMB_BYTES_r),
    .l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r(l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r),
    .l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r(l2h_NVDLA_CSC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r),
    .l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r(l2h_NVDLA_CSC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r),
    .l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r(l2h_NVDLA_CSC_D_ATOMICS_ATOMICS_r),
    .l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r(l2h_NVDLA_CSC_D_RELEASE_RLS_SLICES_r),
    .l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r(l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_X_STRIDE_EXT_r),
    .l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r(l2h_NVDLA_CSC_D_CONV_STRIDE_EXT_CONV_Y_STRIDE_EXT_r),
    .l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r(l2h_NVDLA_CSC_D_DILATION_EXT_X_DILATION_EXT_r),
    .l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r(l2h_NVDLA_CSC_D_DILATION_EXT_Y_DILATION_EXT_r),
    .l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r(l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_LEFT_r),
    .l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r(l2h_NVDLA_CSC_D_ZERO_PADDING_PAD_TOP_r),
    .l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r(l2h_NVDLA_CSC_D_ZERO_PADDING_VALUE_PAD_VALUE_r),
    .l2h_NVDLA_CSC_D_BANK_DATA_BANK_r(l2h_NVDLA_CSC_D_BANK_DATA_BANK_r),
    .l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r(l2h_NVDLA_CSC_D_BANK_WEIGHT_BANK_r),
    .l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r(l2h_NVDLA_CSC_D_PRA_CFG_PRA_TRUNCATE_r),
    .l2h_NVDLA_CSC_D_CYA_CYA_r(l2h_NVDLA_CSC_D_CYA_CYA_r),
    .l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r(l2h_NVDLA_CMAC_A_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CMAC_A_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r(l2h_NVDLA_CMAC_A_D_MISC_CFG_CONV_MODE_r),
    .l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r(l2h_NVDLA_CMAC_A_D_MISC_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r(l2h_NVDLA_CMAC_B_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CMAC_B_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r(l2h_NVDLA_CMAC_B_D_MISC_CFG_CONV_MODE_r),
    .l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r(l2h_NVDLA_CMAC_B_D_MISC_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_CACC_S_POINTER_PRODUCER_r(l2h_NVDLA_CACC_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CACC_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r(l2h_NVDLA_CACC_D_MISC_CFG_CONV_MODE_r),
    .l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r(l2h_NVDLA_CACC_D_MISC_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r(l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_WIDTH_r),
    .l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r(l2h_NVDLA_CACC_D_DATAOUT_SIZE_0_DATAOUT_HEIGHT_r),
    .l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r(l2h_NVDLA_CACC_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r),
    .l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r(l2h_NVDLA_CACC_D_DATAOUT_ADDR_DATAOUT_ADDR_r),
    .l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r(l2h_NVDLA_CACC_D_BATCH_NUMBER_BATCHES_r),
    .l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r(l2h_NVDLA_CACC_D_LINE_STRIDE_LINE_STRIDE_r),
    .l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r(l2h_NVDLA_CACC_D_SURF_STRIDE_SURF_STRIDE_r),
    .l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r(l2h_NVDLA_CACC_D_DATAOUT_MAP_LINE_PACKED_r),
    .l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r(l2h_NVDLA_CACC_D_DATAOUT_MAP_SURF_PACKED_r),
    .l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r(l2h_NVDLA_CACC_D_CLIP_CFG_CLIP_TRUNCATE_r),
    .l2h_NVDLA_CACC_D_CYA_CYA_r(l2h_NVDLA_CACC_D_CYA_CYA_r),
    .l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r(l2h_NVDLA_SDP_RDMA_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_SDP_RDMA_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r(l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r),
    .l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r(l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r),
    .l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r(l2h_NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r),
    .l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r(l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r),
    .l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r(l2h_NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r(l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DISABLE_r),
    .l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r(l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_USE_r),
    .l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r(l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_SIZE_r),
    .l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r(l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_DATA_MODE_r),
    .l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r(l2h_NVDLA_SDP_RDMA_D_BRDMA_CFG_BRDMA_RAM_TYPE_r),
    .l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r(l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_BS_BASE_ADDR_LOW_r),
    .l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r(l2h_NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_BS_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_BS_LINE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_BS_SURFACE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_BS_BATCH_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r(l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DISABLE_r),
    .l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r(l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_USE_r),
    .l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r(l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_SIZE_r),
    .l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r(l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_DATA_MODE_r),
    .l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r(l2h_NVDLA_SDP_RDMA_D_NRDMA_CFG_NRDMA_RAM_TYPE_r),
    .l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r(l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_BN_BASE_ADDR_LOW_r),
    .l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r(l2h_NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_BN_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_BN_LINE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_BN_SURFACE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_BN_BATCH_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r(l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DISABLE_r),
    .l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r(l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_USE_r),
    .l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r(l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_SIZE_r),
    .l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r(l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_DATA_MODE_r),
    .l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r(l2h_NVDLA_SDP_RDMA_D_ERDMA_CFG_ERDMA_RAM_TYPE_r),
    .l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r(l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_EW_BASE_ADDR_LOW_r),
    .l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r(l2h_NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_EW_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_EW_LINE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_EW_SURFACE_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r(l2h_NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_EW_BATCH_STRIDE_r),
    .l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r(l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_FLYING_MODE_r),
    .l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r(l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_WINOGRAD_r),
    .l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r(l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_IN_PRECISION_r),
    .l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r(l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r(l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_OUT_PRECISION_r),
    .l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r(l2h_NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_BATCH_NUMBER_r),
    .l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r(l2h_NVDLA_SDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r),
    .l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r(l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_DMA_EN_r),
    .l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r(l2h_NVDLA_SDP_RDMA_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r),
    .l2h_NVDLA_SDP_S_POINTER_PRODUCER_r(l2h_NVDLA_SDP_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r(l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ADDR_r),
    .l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r(l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r),
    .l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r(l2h_NVDLA_SDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r),
    .l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r(l2h_NVDLA_SDP_S_LUT_ACCESS_DATA_LUT_DATA_r),
    .l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r(l2h_NVDLA_SDP_S_LUT_CFG_LUT_LE_FUNCTION_r),
    .l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r(l2h_NVDLA_SDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r),
    .l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r(l2h_NVDLA_SDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r),
    .l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r(l2h_NVDLA_SDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r),
    .l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r(l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r),
    .l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r(l2h_NVDLA_SDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r),
    .l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r(l2h_NVDLA_SDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r),
    .l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r(l2h_NVDLA_SDP_S_LUT_LE_START_LUT_LE_START_r),
    .l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r(l2h_NVDLA_SDP_S_LUT_LE_END_LUT_LE_END_r),
    .l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r(l2h_NVDLA_SDP_S_LUT_LO_START_LUT_LO_START_r),
    .l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r(l2h_NVDLA_SDP_S_LUT_LO_END_LUT_LO_END_r),
    .l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r(l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r),
    .l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r(l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r),
    .l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r(l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r),
    .l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r(l2h_NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r),
    .l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r(l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r),
    .l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r(l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r),
    .l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r(l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r),
    .l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r(l2h_NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r),
    .l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_SDP_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r(l2h_NVDLA_SDP_D_DATA_CUBE_WIDTH_WIDTH_r),
    .l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r(l2h_NVDLA_SDP_D_DATA_CUBE_HEIGHT_HEIGHT_r),
    .l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r(l2h_NVDLA_SDP_D_DATA_CUBE_CHANNEL_CHANNEL_r),
    .l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r(l2h_NVDLA_SDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r),
    .l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r(l2h_NVDLA_SDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r(l2h_NVDLA_SDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r),
    .l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r(l2h_NVDLA_SDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r),
    .l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r(l2h_NVDLA_SDP_D_DP_BS_CFG_BS_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r(l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r(l2h_NVDLA_SDP_D_DP_BS_CFG_BS_ALU_ALGO_r),
    .l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r(l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r(l2h_NVDLA_SDP_D_DP_BS_CFG_BS_MUL_PRELU_r),
    .l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r(l2h_NVDLA_SDP_D_DP_BS_CFG_BS_RELU_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r(l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SRC_r),
    .l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r(l2h_NVDLA_SDP_D_DP_BS_ALU_CFG_BS_ALU_SHIFT_VALUE_r),
    .l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r(l2h_NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_BS_ALU_OPERAND_r),
    .l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r(l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SRC_r),
    .l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r(l2h_NVDLA_SDP_D_DP_BS_MUL_CFG_BS_MUL_SHIFT_VALUE_r),
    .l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r(l2h_NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_BS_MUL_OPERAND_r),
    .l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r(l2h_NVDLA_SDP_D_DP_BN_CFG_BN_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r(l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r(l2h_NVDLA_SDP_D_DP_BN_CFG_BN_ALU_ALGO_r),
    .l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r(l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r(l2h_NVDLA_SDP_D_DP_BN_CFG_BN_MUL_PRELU_r),
    .l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r(l2h_NVDLA_SDP_D_DP_BN_CFG_BN_RELU_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r(l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SRC_r),
    .l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r(l2h_NVDLA_SDP_D_DP_BN_ALU_CFG_BN_ALU_SHIFT_VALUE_r),
    .l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r(l2h_NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_BN_ALU_OPERAND_r),
    .l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r(l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SRC_r),
    .l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r(l2h_NVDLA_SDP_D_DP_BN_MUL_CFG_BN_MUL_SHIFT_VALUE_r),
    .l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r(l2h_NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_BN_MUL_OPERAND_r),
    .l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r(l2h_NVDLA_SDP_D_DP_EW_CFG_EW_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r(l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r(l2h_NVDLA_SDP_D_DP_EW_CFG_EW_ALU_ALGO_r),
    .l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r(l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r(l2h_NVDLA_SDP_D_DP_EW_CFG_EW_MUL_PRELU_r),
    .l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r(l2h_NVDLA_SDP_D_DP_EW_CFG_EW_LUT_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r(l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_SRC_r),
    .l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r(l2h_NVDLA_SDP_D_DP_EW_ALU_CFG_EW_ALU_CVT_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r(l2h_NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_EW_ALU_OPERAND_r),
    .l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r(l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_EW_ALU_CVT_OFFSET_r),
    .l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r(l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_EW_ALU_CVT_SCALE_r),
    .l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r(l2h_NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_EW_ALU_CVT_TRUNCATE_r),
    .l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r(l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_SRC_r),
    .l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r(l2h_NVDLA_SDP_D_DP_EW_MUL_CFG_EW_MUL_CVT_BYPASS_r),
    .l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r(l2h_NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_EW_MUL_OPERAND_r),
    .l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r(l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_EW_MUL_CVT_OFFSET_r),
    .l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r(l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_EW_MUL_CVT_SCALE_r),
    .l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r(l2h_NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_EW_MUL_CVT_TRUNCATE_r),
    .l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r(l2h_NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_EW_TRUNCATE_r),
    .l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r(l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_FLYING_MODE_r),
    .l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r(l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_OUTPUT_DST_r),
    .l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r(l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_WINOGRAD_r),
    .l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r(l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_NAN_TO_ZERO_r),
    .l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r(l2h_NVDLA_SDP_D_FEATURE_MODE_CFG_BATCH_NUMBER_r),
    .l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r(l2h_NVDLA_SDP_D_DST_DMA_CFG_DST_RAM_TYPE_r),
    .l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r(l2h_NVDLA_SDP_D_DST_BATCH_STRIDE_DST_BATCH_STRIDE_r),
    .l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r(l2h_NVDLA_SDP_D_DATA_FORMAT_PROC_PRECISION_r),
    .l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r(l2h_NVDLA_SDP_D_DATA_FORMAT_OUT_PRECISION_r),
    .l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r(l2h_NVDLA_SDP_D_CVT_OFFSET_CVT_OFFSET_r),
    .l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r(l2h_NVDLA_SDP_D_CVT_SCALE_CVT_SCALE_r),
    .l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r(l2h_NVDLA_SDP_D_CVT_SHIFT_CVT_SHIFT_r),
    .l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r(l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_DMA_EN_r),
    .l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r(l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_LUT_EN_r),
    .l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r(l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_SAT_EN_r),
    .l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r(l2h_NVDLA_SDP_D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_r),
    .l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r(l2h_NVDLA_PDP_RDMA_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_PDP_RDMA_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r(l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r),
    .l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r(l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r),
    .l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r(l2h_NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r),
    .l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r(l2h_NVDLA_PDP_RDMA_D_FLYING_MODE_FLYING_MODE_r),
    .l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r(l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r),
    .l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r(l2h_NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r(l2h_NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r),
    .l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r(l2h_NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r),
    .l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r(l2h_NVDLA_PDP_RDMA_D_SRC_RAM_CFG_SRC_RAM_TYPE_r),
    .l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r(l2h_NVDLA_PDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r),
    .l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r(l2h_NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_SPLIT_NUM_r),
    .l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r(l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r),
    .l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r(l2h_NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r),
    .l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r(l2h_NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_PAD_WIDTH_r),
    .l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r(l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r),
    .l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r(l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r),
    .l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r(l2h_NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r),
    .l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r(l2h_NVDLA_PDP_RDMA_D_PERF_ENABLE_DMA_EN_r),
    .l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r(l2h_NVDLA_PDP_RDMA_D_CYA_CYA_r),
    .l2h_NVDLA_PDP_S_POINTER_PRODUCER_r(l2h_NVDLA_PDP_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_PDP_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r(l2h_NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_CUBE_IN_WIDTH_r),
    .l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r(l2h_NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_CUBE_IN_HEIGHT_r),
    .l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r(l2h_NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_CUBE_IN_CHANNEL_r),
    .l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r(l2h_NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_CUBE_OUT_WIDTH_r),
    .l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r(l2h_NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_CUBE_OUT_HEIGHT_r),
    .l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r(l2h_NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_CUBE_OUT_CHANNEL_r),
    .l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r(l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_POOLING_METHOD_r),
    .l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r(l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_FLYING_MODE_r),
    .l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r(l2h_NVDLA_PDP_D_OPERATION_MODE_CFG_SPLIT_NUM_r),
    .l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r(l2h_NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r),
    .l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r(l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_FIRST_r),
    .l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r(l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_LAST_r),
    .l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r(l2h_NVDLA_PDP_D_PARTIAL_WIDTH_IN_PARTIAL_WIDTH_IN_MID_r),
    .l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r(l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_FIRST_r),
    .l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r(l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_LAST_r),
    .l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r(l2h_NVDLA_PDP_D_PARTIAL_WIDTH_OUT_PARTIAL_WIDTH_OUT_MID_r),
    .l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r(l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_WIDTH_r),
    .l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r(l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_r),
    .l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r(l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_WIDTH_r),
    .l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r(l2h_NVDLA_PDP_D_POOLING_KERNEL_CFG_KERNEL_STRIDE_HEIGHT_r),
    .l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r(l2h_NVDLA_PDP_D_RECIP_KERNEL_WIDTH_RECIP_KERNEL_WIDTH_r),
    .l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r(l2h_NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_RECIP_KERNEL_HEIGHT_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r(l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_LEFT_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r(l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_TOP_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r(l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_RIGHT_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r(l2h_NVDLA_PDP_D_POOLING_PADDING_CFG_PAD_BOTTOM_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_PAD_VALUE_1X_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_PAD_VALUE_2X_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_PAD_VALUE_3X_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_PAD_VALUE_4X_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_PAD_VALUE_5X_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_PAD_VALUE_6X_r),
    .l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r(l2h_NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_PAD_VALUE_7X_r),
    .l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r(l2h_NVDLA_PDP_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r),
    .l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r(l2h_NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r(l2h_NVDLA_PDP_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r),
    .l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r(l2h_NVDLA_PDP_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r),
    .l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r(l2h_NVDLA_PDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r),
    .l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r(l2h_NVDLA_PDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r(l2h_NVDLA_PDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r),
    .l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r(l2h_NVDLA_PDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r),
    .l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r(l2h_NVDLA_PDP_D_DST_RAM_CFG_DST_RAM_TYPE_r),
    .l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r(l2h_NVDLA_PDP_D_DATA_FORMAT_INPUT_DATA_r),
    .l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r(l2h_NVDLA_PDP_D_PERF_ENABLE_DMA_EN_r),
    .l2h_NVDLA_PDP_D_CYA_CYA_r(l2h_NVDLA_PDP_D_CYA_CYA_r),
    .l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r(l2h_NVDLA_CDP_RDMA_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CDP_RDMA_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r(l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_WIDTH_r),
    .l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r(l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_HEIGHT_r),
    .l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r(l2h_NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_CHANNEL_r),
    .l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r(l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_SRC_BASE_ADDR_LOW_r),
    .l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r(l2h_NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_SRC_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r(l2h_NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_SRC_LINE_STRIDE_r),
    .l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r(l2h_NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_SRC_SURFACE_STRIDE_r),
    .l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r(l2h_NVDLA_CDP_RDMA_D_SRC_DMA_CFG_SRC_RAM_TYPE_r),
    .l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r(l2h_NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_SRC_COMPRESSION_EN_r),
    .l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r(l2h_NVDLA_CDP_RDMA_D_OPERATION_MODE_OPERATION_MODE_r),
    .l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r(l2h_NVDLA_CDP_RDMA_D_DATA_FORMAT_INPUT_DATA_r),
    .l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r(l2h_NVDLA_CDP_RDMA_D_PERF_ENABLE_DMA_EN_r),
    .l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r(l2h_NVDLA_CDP_RDMA_D_CYA_CYA_r),
    .l2h_NVDLA_CDP_S_POINTER_PRODUCER_r(l2h_NVDLA_CDP_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r(l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ADDR_r),
    .l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r(l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_TABLE_ID_r),
    .l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r(l2h_NVDLA_CDP_S_LUT_ACCESS_CFG_LUT_ACCESS_TYPE_r),
    .l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r(l2h_NVDLA_CDP_S_LUT_ACCESS_DATA_LUT_DATA_r),
    .l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r(l2h_NVDLA_CDP_S_LUT_CFG_LUT_LE_FUNCTION_r),
    .l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r(l2h_NVDLA_CDP_S_LUT_CFG_LUT_UFLOW_PRIORITY_r),
    .l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r(l2h_NVDLA_CDP_S_LUT_CFG_LUT_OFLOW_PRIORITY_r),
    .l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r(l2h_NVDLA_CDP_S_LUT_CFG_LUT_HYBRID_PRIORITY_r),
    .l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r(l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_OFFSET_r),
    .l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r(l2h_NVDLA_CDP_S_LUT_INFO_LUT_LE_INDEX_SELECT_r),
    .l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r(l2h_NVDLA_CDP_S_LUT_INFO_LUT_LO_INDEX_SELECT_r),
    .l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r(l2h_NVDLA_CDP_S_LUT_LE_START_LOW_LUT_LE_START_LOW_r),
    .l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r(l2h_NVDLA_CDP_S_LUT_LE_START_HIGH_LUT_LE_START_HIGH_r),
    .l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r(l2h_NVDLA_CDP_S_LUT_LE_END_LOW_LUT_LE_END_LOW_r),
    .l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r(l2h_NVDLA_CDP_S_LUT_LE_END_HIGH_LUT_LE_END_HIGH_r),
    .l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r(l2h_NVDLA_CDP_S_LUT_LO_START_LOW_LUT_LO_START_LOW_r),
    .l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r(l2h_NVDLA_CDP_S_LUT_LO_START_HIGH_LUT_LO_START_HIGH_r),
    .l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r(l2h_NVDLA_CDP_S_LUT_LO_END_LOW_LUT_LO_END_LOW_r),
    .l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r(l2h_NVDLA_CDP_S_LUT_LO_END_HIGH_LUT_LO_END_HIGH_r),
    .l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r(l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_UFLOW_SCALE_r),
    .l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r(l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_LUT_LE_SLOPE_OFLOW_SCALE_r),
    .l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r(l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_UFLOW_SHIFT_r),
    .l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r(l2h_NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_LUT_LE_SLOPE_OFLOW_SHIFT_r),
    .l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r(l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_UFLOW_SCALE_r),
    .l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r(l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_LUT_LO_SLOPE_OFLOW_SCALE_r),
    .l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r(l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_UFLOW_SHIFT_r),
    .l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r(l2h_NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_LUT_LO_SLOPE_OFLOW_SHIFT_r),
    .l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CDP_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r(l2h_NVDLA_CDP_D_FUNC_BYPASS_SQSUM_BYPASS_r),
    .l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r(l2h_NVDLA_CDP_D_FUNC_BYPASS_MUL_BYPASS_r),
    .l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r(l2h_NVDLA_CDP_D_DST_BASE_ADDR_LOW_DST_BASE_ADDR_LOW_r),
    .l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r(l2h_NVDLA_CDP_D_DST_BASE_ADDR_HIGH_DST_BASE_ADDR_HIGH_r),
    .l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r(l2h_NVDLA_CDP_D_DST_LINE_STRIDE_DST_LINE_STRIDE_r),
    .l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r(l2h_NVDLA_CDP_D_DST_SURFACE_STRIDE_DST_SURFACE_STRIDE_r),
    .l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r(l2h_NVDLA_CDP_D_DST_DMA_CFG_DST_RAM_TYPE_r),
    .l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r(l2h_NVDLA_CDP_D_DST_COMPRESSION_EN_DST_COMPRESSION_EN_r),
    .l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r(l2h_NVDLA_CDP_D_DATA_FORMAT_INPUT_DATA_TYPE_r),
    .l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r(l2h_NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r),
    .l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r(l2h_NVDLA_CDP_D_LRN_CFG_NORMALZ_LEN_r),
    .l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r(l2h_NVDLA_CDP_D_DATIN_OFFSET_DATIN_OFFSET_r),
    .l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r(l2h_NVDLA_CDP_D_DATIN_SCALE_DATIN_SCALE_r),
    .l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r(l2h_NVDLA_CDP_D_DATIN_SHIFTER_DATIN_SHIFTER_r),
    .l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r(l2h_NVDLA_CDP_D_DATOUT_OFFSET_DATOUT_OFFSET_r),
    .l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r(l2h_NVDLA_CDP_D_DATOUT_SCALE_DATOUT_SCALE_r),
    .l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r(l2h_NVDLA_CDP_D_DATOUT_SHIFTER_DATOUT_SHIFTER_r),
    .l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r(l2h_NVDLA_CDP_D_PERF_ENABLE_DMA_EN_r),
    .l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r(l2h_NVDLA_CDP_D_PERF_ENABLE_LUT_EN_r),
    .l2h_NVDLA_CDP_D_CYA_CYA_r(l2h_NVDLA_CDP_D_CYA_CYA_r),
    .l2h_NVDLA_GEC_FEATURE_NUM_ERR_r(l2h_NVDLA_GEC_FEATURE_NUM_ERR_r),
    .l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r(l2h_NVDLA_GEC_FEATURE_NUM_ERR_SLICES_r),
    .l2h_NVDLA_GEC_SWRESET_SWRST_r(l2h_NVDLA_GEC_SWRESET_SWRST_r),
    .l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r(l2h_NVDLA_GEC_MISSIONERR_INDEX_IDX_r),
    .l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r(l2h_NVDLA_GEC_CORRECTABLE_THRESHOLD_COUNT_r),
    .l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r(l2h_NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_VALUE_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR31_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR30_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR29_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR28_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR27_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR26_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR25_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR24_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR23_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR22_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR21_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR20_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR19_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR18_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR17_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR16_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR15_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR14_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR13_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR12_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR11_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR10_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR9_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR8_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR7_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR6_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR5_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR4_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR3_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR2_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR1_r),
    .l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r(l2h_NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_ERR0_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR62_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR61_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR60_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR59_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR58_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR57_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR56_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR55_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR54_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR53_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR52_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR51_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR50_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR49_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR48_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR47_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR46_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR45_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR44_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR43_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR42_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR41_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR40_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR39_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR38_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR37_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR36_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR35_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR34_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR33_r),
    .l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r(l2h_NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_ERR32_r),
    .l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r(l2h_NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_ERR64_r),
    .l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r(l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR67_r),
    .l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r(l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR66_r),
    .l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r(l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR65_r),
    .l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r(l2h_NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_ERR64_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_BDMA_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_SDP_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_PDP_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_0_RD_WEIGHT_CDP_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_B_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_N_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_SDP_E_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_1_RD_WEIGHT_CDMA_DAT_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_CDMA_WT_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RBK_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_1_r),
    .l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r(l2h_NVDLA_CVIF_CFG_RD_WEIGHT_2_RD_WEIGHT_RSV_0_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_BDMA_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_SDP_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_PDP_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_0_WR_WEIGHT_CDP_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RBK_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_2_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_1_r),
    .l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r(l2h_NVDLA_CVIF_CFG_WR_WEIGHT_1_WR_WEIGHT_RSV_0_r),
    .l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r(l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_RD_OS_CNT_r),
    .l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r(l2h_NVDLA_CVIF_CFG_OUTSTANDING_CNT_WR_OS_CNT_r),
    .l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r(l2h_NVDLA_BDMA_CFG_SRC_ADDR_LOW_V32_r),
    .l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r(l2h_NVDLA_BDMA_CFG_SRC_ADDR_HIGH_V8_r),
    .l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r(l2h_NVDLA_BDMA_CFG_DST_ADDR_LOW_V32_r),
    .l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r(l2h_NVDLA_BDMA_CFG_DST_ADDR_HIGH_V8_r),
    .l2h_NVDLA_BDMA_CFG_LINE_SIZE_r(l2h_NVDLA_BDMA_CFG_LINE_SIZE_r),
    .l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r(l2h_NVDLA_BDMA_CFG_CMD_SRC_RAM_TYPE_r),
    .l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r(l2h_NVDLA_BDMA_CFG_CMD_DST_RAM_TYPE_r),
    .l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r(l2h_NVDLA_BDMA_CFG_LINE_REPEAT_NUMBER_r),
    .l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r(l2h_NVDLA_BDMA_CFG_SRC_LINE_STRIDE_r),
    .l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r(l2h_NVDLA_BDMA_CFG_DST_LINE_STRIDE_r),
    .l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r(l2h_NVDLA_BDMA_CFG_SURF_REPEAT_NUMBER_r),
    .l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r(l2h_NVDLA_BDMA_CFG_SRC_SURF_STRIDE_r),
    .l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r(l2h_NVDLA_BDMA_CFG_DST_SURF_STRIDE_r),
    .l2h_NVDLA_BDMA_CFG_OP_EN_r(l2h_NVDLA_BDMA_CFG_OP_EN_r),
    .l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r(l2h_NVDLA_BDMA_CFG_LAUNCH0_GRP0_LAUNCH_r),
    .l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r(l2h_NVDLA_BDMA_CFG_LAUNCH1_GRP1_LAUNCH_r),
    .l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r(l2h_NVDLA_BDMA_CFG_STATUS_STALL_COUNT_EN_r),
    .l2h_NVDLA_RBK_S_POINTER_PRODUCER_r(l2h_NVDLA_RBK_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_RBK_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r(l2h_NVDLA_RBK_D_MISC_CFG_RUBIK_MODE_r),
    .l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r(l2h_NVDLA_RBK_D_MISC_CFG_IN_PRECISION_r),
    .l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r(l2h_NVDLA_RBK_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r),
    .l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r(l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_WIDTH_r),
    .l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r(l2h_NVDLA_RBK_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r),
    .l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r(l2h_NVDLA_RBK_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r),
    .l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r(l2h_NVDLA_RBK_D_DAIN_ADDR_HIGH_DAIN_ADDR_HIGH_r),
    .l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r(l2h_NVDLA_RBK_D_DAIN_ADDR_LOW_DAIN_ADDR_LOW_r),
    .l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r(l2h_NVDLA_RBK_D_DAIN_LINE_STRIDE_DAIN_LINE_STRIDE_r),
    .l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r(l2h_NVDLA_RBK_D_DAIN_SURF_STRIDE_DAIN_SURF_STRIDE_r),
    .l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r(l2h_NVDLA_RBK_D_DAIN_PLANAR_STRIDE_DAIN_PLANAR_STRIDE_r),
    .l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r(l2h_NVDLA_RBK_D_DAOUT_RAM_TYPE_DATAOUT_RAM_TYPE_r),
    .l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r(l2h_NVDLA_RBK_D_DATAOUT_SIZE_1_DATAOUT_CHANNEL_r),
    .l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r(l2h_NVDLA_RBK_D_DAOUT_ADDR_HIGH_DAOUT_ADDR_HIGH_r),
    .l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r(l2h_NVDLA_RBK_D_DAOUT_ADDR_LOW_DAOUT_ADDR_LOW_r),
    .l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r(l2h_NVDLA_RBK_D_DAOUT_LINE_STRIDE_DAOUT_LINE_STRIDE_r),
    .l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r(l2h_NVDLA_RBK_D_CONTRACT_STRIDE_0_CONTRACT_STRIDE_0_r),
    .l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r(l2h_NVDLA_RBK_D_CONTRACT_STRIDE_1_CONTRACT_STRIDE_1_r),
    .l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r(l2h_NVDLA_RBK_D_DAOUT_SURF_STRIDE_DAOUT_SURF_STRIDE_r),
    .l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r(l2h_NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_DAOUT_PLANAR_STRIDE_r),
    .l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r(l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_X_STRIDE_r),
    .l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r(l2h_NVDLA_RBK_D_DECONV_STRIDE_DECONV_Y_STRIDE_r),
    .l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r(l2h_NVDLA_RBK_D_PERF_ENABLE_PERF_EN_r) );
    
endmodule

