read -sv run_verilog_mid/adder_32b_14_68_4a672ff772fecdf94f6da144b547d50c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_68_4a672ff772fecdf94f6da144b547d50c_yosys.v
