Analysis & Synthesis report for pipemania-fpga-game
Sun May 12 06:58:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TOP|GAME_CTRL:game_ctrl_i|present_st
 10. State Machine - |TOP|WTR_CTRL:wtr_ctrl_i|present_state
 11. State Machine - |TOP|KURZOR_CTRL:kurzor_ctrl_i|present_st
 12. State Machine - |TOP|PS2:ps2_i|PS2_RX:ps2_rx_1|present_st
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated
 20. Source assignments for CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated
 21. Source assignments for CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated
 22. Source assignments for altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4
 23. Parameter Settings for User Entity Instance: Top-level Entity: |TOP
 24. Parameter Settings for User Entity Instance: RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i
 25. Parameter Settings for User Entity Instance: BRAM_SYNC_TDP:bram_i
 26. Parameter Settings for User Entity Instance: WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit
 27. Parameter Settings for Inferred Entity Instance: BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0
 28. Parameter Settings for Inferred Entity Instance: CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0
 29. Parameter Settings for Inferred Entity Instance: CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0
 30. Parameter Settings for Inferred Entity Instance: altshift_taps:pix_x1_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. altshift_taps Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit"
 34. Port Connectivity Checks: "BRAM_SYNC_TDP:bram_i"
 35. Port Connectivity Checks: "KURZOR_CTRL:kurzor_ctrl_i"
 36. Port Connectivity Checks: "DEBOUNCER:ASYNC_RST_debouncer_i"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 12 06:58:44 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pipemania-fpga-game                         ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,312                                       ;
;     Total combinational functions  ; 1,198                                       ;
;     Dedicated logic registers      ; 481                                         ;
; Total registers                    ; 481                                         ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 60,988                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; EP4CE6E22C8        ;                     ;
; Top-level entity name                                            ; TOP                ; pipemania-fpga-game ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                              ; Library ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../source/top.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd                                                     ;         ;
; ../source/comp/video/vga_sync.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd                                     ;         ;
; ../source/comp/video/cell_generator.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd                               ;         ;
; ../source/comp/video/cell_ctrl.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd                                    ;         ;
; ../source/comp/sound/muzika.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd                                       ;         ;
; ../source/comp/memory/mem_hub.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd                                     ;         ;
; ../source/comp/memory/bram_sync_tdp.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd                               ;         ;
; ../source/comp/memory/bram_rom_screen.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd                             ;         ;
; ../source/comp/memory/bram_rom_cell.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd                               ;         ;
; ../source/comp/game/wtr_ctrl.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd                                      ;         ;
; ../source/comp/game/wtr_clk.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd                                       ;         ;
; ../source/comp/game/random_decoder_fifo.vhd                ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd                           ;         ;
; ../source/comp/game/random.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random.vhd                                        ;         ;
; ../source/comp/game/kurzor_ctrl.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd                                   ;         ;
; ../source/comp/game/game_ctrl.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd                                     ;         ;
; ../source/comp/control/ps2_rx.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd                                     ;         ;
; ../source/comp/control/ps2.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd                                        ;         ;
; ../source/comp/control/kb_code.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd                                    ;         ;
; ../source/comp/base/rising_edge_detector.vhd               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd                          ;         ;
; ../source/comp/base/reset_sync.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd                                    ;         ;
; ../source/comp/base/falling_edge_detector.vhd              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd                         ;         ;
; ../source/comp/base/debouncer.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd                                     ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                     ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                              ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                        ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                     ;         ;
; aglobal181.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                     ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                      ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                         ;         ;
; altram.inc                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                         ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                       ;         ;
; db/altsyncram_9bs1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf                                     ;         ;
; db/pipemania-fpga-game.ram0_bram_sync_tdp_98a7584f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/pipemania-fpga-game.ram0_bram_sync_tdp_98a7584f.hdl.mif ;         ;
; db/altsyncram_ic01.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_ic01.tdf                                     ;         ;
; db/altsyncram_qa01.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_qa01.tdf                                     ;         ;
; altshift_taps.tdf                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                  ;         ;
; lpm_counter.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                    ;         ;
; lpm_compare.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                    ;         ;
; lpm_constant.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                   ;         ;
; db/shift_taps_76m.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/shift_taps_76m.tdf                                      ;         ;
; db/altsyncram_pk31.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_pk31.tdf                                     ;         ;
; db/add_sub_24e.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/add_sub_24e.tdf                                         ;         ;
; db/cntr_6pf.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/cntr_6pf.tdf                                            ;         ;
; db/cmpr_ogc.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/cmpr_ogc.tdf                                            ;         ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,312     ;
;                                             ;           ;
; Total combinational functions               ; 1198      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 480       ;
;     -- 3 input functions                    ; 377       ;
;     -- <=2 input functions                  ; 341       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 815       ;
;     -- arithmetic mode                      ; 383       ;
;                                             ;           ;
; Total registers                             ; 481       ;
;     -- Dedicated logic registers            ; 481       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 25        ;
; Total memory bits                           ; 60988     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 572       ;
; Total fan-out                               ; 6410      ;
; Average fan-out                             ; 3.52      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name           ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |TOP                                                     ; 1198 (4)            ; 481 (8)                   ; 60988       ; 0            ; 0       ; 0         ; 25   ; 0            ; |TOP                                                                                                                ; TOP                   ; work         ;
;    |BRAM_SYNC_TDP:bram_i|                                ; 0 (0)               ; 0 (0)                     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|BRAM_SYNC_TDP:bram_i                                                                                           ; BRAM_SYNC_TDP         ; work         ;
;       |altsyncram:ram_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0                                                                      ; altsyncram            ; work         ;
;          |altsyncram_9bs1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated                                       ; altsyncram_9bs1       ; work         ;
;    |CELL_CTRL:cell_ctrl_i|                               ; 70 (70)             ; 46 (46)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_CTRL:cell_ctrl_i                                                                                          ; CELL_CTRL             ; work         ;
;       |BRAM_ROM_SCREEN:rom_screen_i|                     ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i                                                             ; BRAM_ROM_SCREEN       ; work         ;
;          |altsyncram:Mux8_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0                                       ; altsyncram            ; work         ;
;             |altsyncram_ic01:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated        ; altsyncram_ic01       ; work         ;
;    |CELL_GENERATOR:cell_generator_i|                     ; 479 (479)           ; 56 (56)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_GENERATOR:cell_generator_i                                                                                ; CELL_GENERATOR        ; work         ;
;       |BRAM_ROM_CELL:rom_cell_i|                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i                                                       ; BRAM_ROM_CELL         ; work         ;
;          |altsyncram:Mux31_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0                                ; altsyncram            ; work         ;
;             |altsyncram_qa01:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated ; altsyncram_qa01       ; work         ;
;    |DEBOUNCER:ASYNC_RST_debouncer_i|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DEBOUNCER:ASYNC_RST_debouncer_i                                                                                ; DEBOUNCER             ; work         ;
;    |GAME_CTRL:game_ctrl_i|                               ; 60 (60)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|GAME_CTRL:game_ctrl_i                                                                                          ; GAME_CTRL             ; work         ;
;    |KURZOR_CTRL:kurzor_ctrl_i|                           ; 86 (86)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|KURZOR_CTRL:kurzor_ctrl_i                                                                                      ; KURZOR_CTRL           ; work         ;
;    |MEM_HUB:mem_hub_i|                                   ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|MEM_HUB:mem_hub_i                                                                                              ; MEM_HUB               ; work         ;
;    |PS2:ps2_i|                                           ; 53 (9)              ; 71 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i                                                                                                      ; PS2                   ; work         ;
;       |DEBOUNCER:ps2_debouncer_i|                        ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|DEBOUNCER:ps2_debouncer_i                                                                            ; DEBOUNCER             ; work         ;
;       |KB_CODE:kb_code_1|                                ; 20 (20)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|KB_CODE:kb_code_1                                                                                    ; KB_CODE               ; work         ;
;       |PS2_RX:ps2_rx_1|                                  ; 18 (17)             ; 27 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|PS2_RX:ps2_rx_1                                                                                      ; PS2_RX                ; work         ;
;          |FALLING_EDGE_DETECTOR:falling_edge_detector_i| ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|PS2_RX:ps2_rx_1|FALLING_EDGE_DETECTOR:falling_edge_detector_i                                        ; FALLING_EDGE_DETECTOR ; work         ;
;       |RISING_EDGE_DETECTOR:rised1|                      ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|RISING_EDGE_DETECTOR:rised1                                                                          ; RISING_EDGE_DETECTOR  ; work         ;
;       |RISING_EDGE_DETECTOR:rised2|                      ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|RISING_EDGE_DETECTOR:rised2                                                                          ; RISING_EDGE_DETECTOR  ; work         ;
;       |RISING_EDGE_DETECTOR:rised3|                      ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|RISING_EDGE_DETECTOR:rised3                                                                          ; RISING_EDGE_DETECTOR  ; work         ;
;       |RISING_EDGE_DETECTOR:rised4|                      ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|RISING_EDGE_DETECTOR:rised4                                                                          ; RISING_EDGE_DETECTOR  ; work         ;
;       |RISING_EDGE_DETECTOR:rised5|                      ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PS2:ps2_i|RISING_EDGE_DETECTOR:rised5                                                                          ; RISING_EDGE_DETECTOR  ; work         ;
;    |RANDOM_DECODER_FIFO:random_decoder_fifo_i|           ; 39 (34)             ; 49 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RANDOM_DECODER_FIFO:random_decoder_fifo_i                                                                      ; RANDOM_DECODER_FIFO   ; work         ;
;       |RANDOM_GENERATOR:random_generator_i|              ; 5 (5)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i                                  ; RANDOM_GENERATOR      ; work         ;
;    |RESET_SYNC:reset_sync_i|                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RESET_SYNC:reset_sync_i                                                                                        ; RESET_SYNC            ; work         ;
;    |VGA_SYNC:vga_sync_i|                                 ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|VGA_SYNC:vga_sync_i                                                                                            ; VGA_SYNC              ; work         ;
;    |WTR_CTRL:wtr_ctrl_i|                                 ; 296 (261)           ; 149 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|WTR_CTRL:wtr_ctrl_i                                                                                            ; WTR_CTRL              ; work         ;
;       |WTR_CLK:wtr_clk_unit|                             ; 35 (35)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit                                                                       ; WTR_CLK               ; work         ;
;    |altshift_taps:pix_x1_rtl_0|                          ; 7 (0)               ; 4 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|altshift_taps:pix_x1_rtl_0                                                                                     ; altshift_taps         ; work         ;
;       |shift_taps_76m:auto_generated|                    ; 7 (2)               ; 4 (2)                     ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated                                                       ; shift_taps_76m        ; work         ;
;          |altsyncram_pk31:altsyncram4|                   ; 0 (0)               ; 0 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4                           ; altsyncram_pk31       ; work         ;
;          |cntr_6pf:cntr1|                                ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1                                        ; cntr_6pf              ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------+
; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ALTSYNCRAM                                       ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif ;
; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 9            ; --           ; --           ; 36864 ; pipemania-fpga-game.TOP0.rtl.mif                           ;
; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384 ; pipemania-fpga-game.TOP1.rtl.mif                           ;
; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 3            ; 20           ; 3            ; 20           ; 60    ; None                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|GAME_CTRL:game_ctrl_i|present_st                                                                                                                                                                                     ;
+----------------------+--------------------+-------------------+-------------------+----------------------+-------------------+----------------------+-------------------+----------------------+-------------------+----------------------+
; Name                 ; present_st.lose_sc ; present_st.win_sc ; present_st.level4 ; present_st.level4_sc ; present_st.level3 ; present_st.level3_sc ; present_st.level2 ; present_st.level2_sc ; present_st.level1 ; present_st.level1_sc ;
+----------------------+--------------------+-------------------+-------------------+----------------------+-------------------+----------------------+-------------------+----------------------+-------------------+----------------------+
; present_st.level1_sc ; 0                  ; 0                 ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 0                    ;
; present_st.level1    ; 0                  ; 0                 ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 0                    ; 1                 ; 1                    ;
; present_st.level2_sc ; 0                  ; 0                 ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 1                    ; 0                 ; 1                    ;
; present_st.level2    ; 0                  ; 0                 ; 0                 ; 0                    ; 0                 ; 0                    ; 1                 ; 0                    ; 0                 ; 1                    ;
; present_st.level3_sc ; 0                  ; 0                 ; 0                 ; 0                    ; 0                 ; 1                    ; 0                 ; 0                    ; 0                 ; 1                    ;
; present_st.level3    ; 0                  ; 0                 ; 0                 ; 0                    ; 1                 ; 0                    ; 0                 ; 0                    ; 0                 ; 1                    ;
; present_st.level4_sc ; 0                  ; 0                 ; 0                 ; 1                    ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 1                    ;
; present_st.level4    ; 0                  ; 0                 ; 1                 ; 0                    ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 1                    ;
; present_st.win_sc    ; 0                  ; 1                 ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 1                    ;
; present_st.lose_sc   ; 1                  ; 0                 ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 0                    ; 0                 ; 1                    ;
+----------------------+--------------------+-------------------+-------------------+----------------------+-------------------+----------------------+-------------------+----------------------+-------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|WTR_CTRL:wtr_ctrl_i|present_state                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; present_state.m19 ; present_state.m18 ; present_state.m17 ; present_state.m16 ; present_state.m13 ; present_state.m12 ; present_state.m11 ; present_state.m10 ; present_state.m9 ; present_state.m8 ; present_state.m7 ; present_state.m1 ; present_state.m6 ; present_state.m5 ; present_state.m4 ; present_state.m3 ; present_state.m2 ; present_state.m0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; present_state.m0  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; present_state.m2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; present_state.m3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; present_state.m4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; present_state.m5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m11 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m12 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m13 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m16 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m17 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m18 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.m19 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|KURZOR_CTRL:kurzor_ctrl_i|present_st                                                                                                                                                                   ;
+---------------------------+---------------------+---------------------+---------------------+------------------------+------------------------+-----------------------+---------------------------+-------------------------+
; Name                      ; present_st.lvl4_gen ; present_st.lvl3_gen ; present_st.lvl2_gen ; present_st.wait_on_key ; present_st.pipe_insert ; present_st.data_check ; present_st.read_cell_data ; present_st.reset_memory ;
+---------------------------+---------------------+---------------------+---------------------+------------------------+------------------------+-----------------------+---------------------------+-------------------------+
; present_st.reset_memory   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                     ; 0                         ; 0                       ;
; present_st.read_cell_data ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                     ; 1                         ; 1                       ;
; present_st.data_check     ; 0                   ; 0                   ; 0                   ; 0                      ; 0                      ; 1                     ; 0                         ; 1                       ;
; present_st.pipe_insert    ; 0                   ; 0                   ; 0                   ; 0                      ; 1                      ; 0                     ; 0                         ; 1                       ;
; present_st.wait_on_key    ; 0                   ; 0                   ; 0                   ; 1                      ; 0                      ; 0                     ; 0                         ; 1                       ;
; present_st.lvl2_gen       ; 0                   ; 0                   ; 1                   ; 0                      ; 0                      ; 0                     ; 0                         ; 1                       ;
; present_st.lvl3_gen       ; 0                   ; 1                   ; 0                   ; 0                      ; 0                      ; 0                     ; 0                         ; 1                       ;
; present_st.lvl4_gen       ; 1                   ; 0                   ; 0                   ; 0                      ; 0                      ; 0                     ; 0                         ; 1                       ;
+---------------------------+---------------------+---------------------+---------------------+------------------------+------------------------+-----------------------+---------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |TOP|PS2:ps2_i|PS2_RX:ps2_rx_1|present_st            ;
+-----------------+-----------------+----------------+-----------------+
; Name            ; present_st.load ; present_st.dps ; present_st.idle ;
+-----------------+-----------------+----------------+-----------------+
; present_st.idle ; 0               ; 0              ; 0               ;
; present_st.dps  ; 0               ; 1              ; 1               ;
; present_st.load ; 1               ; 0              ; 1               ;
+-----------------+-----------------+----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[3] ; Merged with RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2] ;
; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[3] ; Merged with RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2] ;
; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[3] ; Merged with RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2] ;
; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[3] ; Merged with RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2] ;
; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[3] ; Merged with RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2] ;
; WTR_CTRL:wtr_ctrl_i|s_cell_out[30]                     ; Lost fanout                                                        ;
; WTR_CTRL:wtr_ctrl_i|s_cell_in[30]                      ; Lost fanout                                                        ;
; WTR_CTRL:wtr_ctrl_i|s_cell_out[31]                     ; Lost fanout                                                        ;
; WTR_CTRL:wtr_ctrl_i|s_cell_in[31]                      ; Lost fanout                                                        ;
; Total Number of Removed Registers = 9                  ;                                                                    ;
+--------------------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+------------------------------------+--------------------+----------------------------------------+
; Register name                      ; Reason for Removal ; Registers Removed due to This Register ;
+------------------------------------+--------------------+----------------------------------------+
; WTR_CTRL:wtr_ctrl_i|s_cell_out[30] ; Lost Fanouts       ; WTR_CTRL:wtr_ctrl_i|s_cell_in[30]      ;
; WTR_CTRL:wtr_ctrl_i|s_cell_out[31] ; Lost Fanouts       ; WTR_CTRL:wtr_ctrl_i|s_cell_in[31]      ;
+------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 481   ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 179   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 217   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; RESET_SYNC:reset_sync_i|reset_reg      ; 278     ;
; RESET_SYNC:reset_sync_i|meta_reg       ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                 ;
+--------------------------------------------------------------------------+----------------------------------------------------------------------+------------+
; Register Name                                                            ; Megafunction                                                         ; Type       ;
+--------------------------------------------------------------------------+----------------------------------------------------------------------+------------+
; BRAM_SYNC_TDP:bram_i|DATAOUT_A[0..31]                                    ; BRAM_SYNC_TDP:bram_i|ram_rtl_0                                       ; RAM        ;
; BRAM_SYNC_TDP:bram_i|DATAOUT_B[0..5,10..29]                              ; BRAM_SYNC_TDP:bram_i|ram_rtl_0                                       ; RAM        ;
; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|ROM_DOUT[0..8]        ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|Mux8_rtl_0        ; ROM        ;
; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|ROM_DOUT[0..31] ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|Mux31_rtl_0 ; ROM        ;
; CELL_GENERATOR:cell_generator_i|pix_x[0..9]                              ; pix_x1_rtl_0                                                         ; SHIFT_TAPS ;
; pix_x2[0..9]                                                             ; pix_x1_rtl_0                                                         ; SHIFT_TAPS ;
; pix_x1[0..9]                                                             ; pix_x1_rtl_0                                                         ; SHIFT_TAPS ;
; CELL_GENERATOR:cell_generator_i|pix_y[0..9]                              ; pix_x1_rtl_0                                                         ; SHIFT_TAPS ;
; pix_y2[0..9]                                                             ; pix_x1_rtl_0                                                         ; SHIFT_TAPS ;
; pix_y1[0..9]                                                             ; pix_x1_rtl_0                                                         ; SHIFT_TAPS ;
+--------------------------------------------------------------------------+----------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP|WTR_CTRL:wtr_ctrl_i|adr_xn_2[2]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP|WTR_CTRL:wtr_ctrl_i|s_cell_in[15]                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP|WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[1]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[1]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP|PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[7]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |TOP|RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[11] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |TOP|GAME_CTRL:game_ctrl_i|water_speed_counter[15]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP|PS2:ps2_i|KB_CODE:kb_code_1|KEY_CODE[1]                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[3]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP|GAME_CTRL:game_ctrl_i|water_in_progress[6]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |TOP|WTR_CTRL:wtr_ctrl_i|adr_x[2]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |TOP|WTR_CTRL:wtr_ctrl_i|adr_y[1]                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP|CELL_GENERATOR:cell_generator_i|RGB[0]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |TOP|WTR_CTRL:wtr_ctrl_i|present_state                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP|WTR_CTRL:wtr_ctrl_i|present_state                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |TOP|MEM_HUB:mem_hub_i|DIN[17]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP|MEM_HUB:mem_hub_i|DIN[3]                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TOP|CELL_GENERATOR:cell_generator_i|Mux0                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TOP|CELL_GENERATOR:cell_generator_i|Mux6                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|MEM_HUB:mem_hub_i|DIN[1]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|MEM_HUB:mem_hub_i|ADDR[0]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP|CELL_GENERATOR:cell_generator_i|roura_water_lenght_h[3]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP|CELL_GENERATOR:cell_generator_i|roura_water_lenght_v[2]            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TOP|WTR_CTRL:wtr_ctrl_i|Selector39                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TOP|WTR_CTRL:wtr_ctrl_i|Selector31                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |TOP|CELL_GENERATOR:cell_generator_i|rom_addr[6]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TOP|CELL_GENERATOR:cell_generator_i|rom_addr[8]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TOP ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SOUND_ENABLE   ; false ; Enumerated                                 ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i ;
+-------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------+
; number_of_options ; 10    ; Signed Integer                                                                                 ;
; flip_flops        ; 4     ; Signed Integer                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BRAM_SYNC_TDP:bram_i ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 32    ; Signed Integer                           ;
; addr_width     ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; flip_flops     ; 26    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0                       ;
+------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                      ; Type           ;
+------------------------------------+------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ; Untyped        ;
; WIDTH_A                            ; 32                                                         ; Untyped        ;
; WIDTHAD_A                          ; 9                                                          ; Untyped        ;
; NUMWORDS_A                         ; 512                                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WIDTH_B                            ; 32                                                         ; Untyped        ;
; WIDTHAD_B                          ; 9                                                          ; Untyped        ;
; NUMWORDS_B                         ; 512                                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; INIT_FILE                          ; db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9bs1                                            ; Untyped        ;
+------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0 ;
+------------------------------------+----------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                              ;
+------------------------------------+----------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                           ;
; WIDTH_A                            ; 9                                ; Untyped                                           ;
; WIDTHAD_A                          ; 12                               ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                             ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                           ;
; WIDTH_B                            ; 1                                ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                           ;
; INIT_FILE                          ; pipemania-fpga-game.TOP0.rtl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ic01                  ; Untyped                                           ;
+------------------------------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0 ;
+------------------------------------+----------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                     ;
+------------------------------------+----------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                  ;
; WIDTH_A                            ; 32                               ; Untyped                                                  ;
; WIDTHAD_A                          ; 9                                ; Untyped                                                  ;
; NUMWORDS_A                         ; 512                              ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                  ;
; WIDTH_B                            ; 1                                ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                  ;
; INIT_FILE                          ; pipemania-fpga-game.TOP1.rtl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qa01                  ; Untyped                                                  ;
+------------------------------------+----------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:pix_x1_rtl_0 ;
+----------------+----------------+-------------------------------------------+
; Parameter Name ; Value          ; Type                                      ;
+----------------+----------------+-------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                   ;
; WIDTH          ; 20             ; Untyped                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                   ;
; CBXI_PARAMETER ; shift_taps_76m ; Untyped                                   ;
+----------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                               ;
; Entity Instance                           ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 32                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0        ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 9                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance     ;
+----------------------------+----------------------------+
; Name                       ; Value                      ;
+----------------------------+----------------------------+
; Number of entity instances ; 1                          ;
; Entity Instance            ; altshift_taps:pix_x1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                          ;
;     -- TAP_DISTANCE        ; 3                          ;
;     -- WIDTH               ; 20                         ;
+----------------------------+----------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit" ;
+--------------------+-------+----------+------------------------------+
; Port               ; Type  ; Severity ; Details                      ;
+--------------------+-------+----------+------------------------------+
; clock_defi[21..20] ; Input ; Info     ; Stuck at VCC                 ;
; clock_defi[18..12] ; Input ; Info     ; Stuck at VCC                 ;
; clock_defi[10..7]  ; Input ; Info     ; Stuck at VCC                 ;
; clock_defi[25..22] ; Input ; Info     ; Stuck at GND                 ;
; clock_defi[6..3]   ; Input ; Info     ; Stuck at GND                 ;
; clock_defi[1..0]   ; Input ; Info     ; Stuck at GND                 ;
; clock_defi[19]     ; Input ; Info     ; Stuck at GND                 ;
; clock_defi[11]     ; Input ; Info     ; Stuck at GND                 ;
; clock_defi[2]      ; Input ; Info     ; Stuck at VCC                 ;
+--------------------+-------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BRAM_SYNC_TDP:bram_i"                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_a[8]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_b              ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_b[8]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain_b          ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout_b[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataout_b[9..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KURZOR_CTRL:kurzor_ctrl_i"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cant_place ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; can_place  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "DEBOUNCER:ASYNC_RST_debouncer_i" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ff         ; 481                         ;
;     CLR               ; 38                          ;
;     CLR SCLR          ; 29                          ;
;     CLR SLD           ; 12                          ;
;     ENA               ; 105                         ;
;     ENA CLR           ; 92                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 12                          ;
;     SCLR              ; 70                          ;
;     plain             ; 115                         ;
; cycloneiii_lcell_comb ; 1198                        ;
;     arith             ; 383                         ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 200                         ;
;     normal            ; 815                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 177                         ;
;         4 data inputs ; 480                         ;
; cycloneiii_ram_block  ; 91                          ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 4.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 12 06:58:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipemania-fpga-game -c pipemania-fpga-game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/top.vhd
    Info (12022): Found design unit 1: TOP-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 37
    Info (12023): Found entity 1: TOP File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd Line: 26
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/vga_sync.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd
    Info (12022): Found design unit 1: CELL_GENERATOR-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd Line: 40
    Info (12023): Found entity 1: CELL_GENERATOR File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd
    Info (12022): Found design unit 1: CELL_CTRL-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd Line: 38
    Info (12023): Found entity 1: CELL_CTRL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd
    Info (12022): Found design unit 1: MUZIKA-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd Line: 27
    Info (12023): Found entity 1: MUZIKA File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/sound/muzika.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd
    Info (12022): Found design unit 1: MEM_HUB-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd Line: 39
    Info (12023): Found entity 1: MEM_HUB File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd
    Info (12022): Found design unit 1: BRAM_SYNC_TDP-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd Line: 36
    Info (12023): Found entity 1: BRAM_SYNC_TDP File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_sync_tdp.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd
    Info (12022): Found design unit 1: BRAM_ROM_SCREEN-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd Line: 22
    Info (12023): Found entity 1: BRAM_ROM_SCREEN File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_screen.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd
    Info (12022): Found design unit 1: BRAM_ROM_CELL-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd Line: 22
    Info (12023): Found entity 1: BRAM_ROM_CELL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/bram_rom_cell.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd
    Info (12022): Found design unit 1: WTR_CTRL-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd Line: 31
    Info (12023): Found entity 1: WTR_CTRL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd
    Info (12022): Found design unit 1: WTR_CLK-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd Line: 27
    Info (12023): Found entity 1: WTR_CLK File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_clk.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd
    Info (12022): Found design unit 1: RANDOM_DECODER_FIFO-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd Line: 28
    Info (12023): Found entity 1: RANDOM_DECODER_FIFO File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/random.vhd
    Info (12022): Found design unit 1: RANDOM_GENERATOR-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random.vhd Line: 28
    Info (12023): Found entity 1: RANDOM_GENERATOR File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd
    Info (12022): Found design unit 1: KURZOR_CTRL-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd Line: 40
    Info (12023): Found entity 1: KURZOR_CTRL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/kurzor_ctrl.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd
    Info (12022): Found design unit 1: GAME_CTRL-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd Line: 32
    Info (12023): Found entity 1: GAME_CTRL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/game_ctrl.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd
    Info (12022): Found design unit 1: PS2_RX-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd Line: 25
    Info (12023): Found entity 1: PS2_RX File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/ps2.vhd
    Info (12022): Found design unit 1: PS2-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd Line: 24
    Info (12023): Found entity 1: PS2 File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd
    Info (12022): Found design unit 1: KB_CODE-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd Line: 20
    Info (12023): Found entity 1: KB_CODE File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/kb_code.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd
    Info (12022): Found design unit 1: RISING_EDGE_DETECTOR-Behavioral File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd Line: 21
    Info (12023): Found entity 1: RISING_EDGE_DETECTOR File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/rising_edge_detector.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd
    Info (12022): Found design unit 1: RESET_SYNC-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd Line: 21
    Info (12023): Found entity 1: RESET_SYNC File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd
    Info (12022): Found design unit 1: FALLING_EDGE_DETECTOR-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd Line: 21
    Info (12023): Found entity 1: FALLING_EDGE_DETECTOR File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/falling_edge_detector.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/multicomp/multicomp_on_cyclone iv vga card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd
    Info (12022): Found design unit 1: DEBOUNCER-FULL File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd Line: 22
    Info (12023): Found entity 1: DEBOUNCER File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/debouncer.vhd Line: 13
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(120): object "sound_place_pipe" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at top.vhd(121): object "sound_cant_place" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 121
Info (12128): Elaborating entity "DEBOUNCER" for hierarchy "DEBOUNCER:ASYNC_RST_debouncer_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 154
Info (12128): Elaborating entity "RESET_SYNC" for hierarchy "RESET_SYNC:reset_sync_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 162
Info (12128): Elaborating entity "PS2" for hierarchy "PS2:ps2_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 173
Info (12128): Elaborating entity "PS2_RX" for hierarchy "PS2:ps2_i|PS2_RX:ps2_rx_1" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd Line: 53
Info (12128): Elaborating entity "FALLING_EDGE_DETECTOR" for hierarchy "PS2:ps2_i|PS2_RX:ps2_rx_1|FALLING_EDGE_DETECTOR:falling_edge_detector_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2_rx.vhd Line: 45
Info (12128): Elaborating entity "KB_CODE" for hierarchy "PS2:ps2_i|KB_CODE:kb_code_1" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd Line: 64
Info (12128): Elaborating entity "RISING_EDGE_DETECTOR" for hierarchy "PS2:ps2_i|RISING_EDGE_DETECTOR:rised1" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/control/ps2.vhd Line: 91
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:vga_sync_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 191
Info (12128): Elaborating entity "CELL_CTRL" for hierarchy "CELL_CTRL:cell_ctrl_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 201
Info (12128): Elaborating entity "BRAM_ROM_SCREEN" for hierarchy "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_ctrl.vhd Line: 372
Info (12128): Elaborating entity "CELL_GENERATOR" for hierarchy "CELL_GENERATOR:cell_generator_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 226
Info (12128): Elaborating entity "BRAM_ROM_CELL" for hierarchy "CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/video/cell_generator.vhd Line: 179
Info (12128): Elaborating entity "KURZOR_CTRL" for hierarchy "KURZOR_CTRL:kurzor_ctrl_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 277
Info (12128): Elaborating entity "RANDOM_DECODER_FIFO" for hierarchy "RANDOM_DECODER_FIFO:random_decoder_fifo_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 301
Info (12128): Elaborating entity "RANDOM_GENERATOR" for hierarchy "RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/random_decoder_fifo.vhd Line: 154
Info (12128): Elaborating entity "BRAM_SYNC_TDP" for hierarchy "BRAM_SYNC_TDP:bram_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 319
Info (12128): Elaborating entity "MEM_HUB" for hierarchy "MEM_HUB:mem_hub_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 339
Warning (10036): Verilog HDL or VHDL warning at mem_hub.vhd(43): object "last_ack_a" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at mem_hub.vhd(44): object "last_ack_b" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/memory/mem_hub.vhd Line: 44
Info (12128): Elaborating entity "WTR_CTRL" for hierarchy "WTR_CTRL:wtr_ctrl_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 366
Info (12128): Elaborating entity "WTR_CLK" for hierarchy "WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/game/wtr_ctrl.vhd Line: 88
Info (12128): Elaborating entity "GAME_CTRL" for hierarchy "GAME_CTRL:game_ctrl_i" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 420
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "BRAM_SYNC_TDP:bram_i|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to pipemania-fpga-game.TOP0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|Mux31_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to pipemania-fpga-game.TOP1.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pix_x1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 20
Info (12130): Elaborated megafunction instantiation "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9bs1.tdf
    Info (12023): Found entity 1: altsyncram_9bs1 File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "pipemania-fpga-game.TOP0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ic01.tdf
    Info (12023): Found entity 1: altsyncram_ic01 File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_ic01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0"
Info (12133): Instantiated megafunction "CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "pipemania-fpga-game.TOP1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa01.tdf
    Info (12023): Found entity 1: altsyncram_qa01 File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_qa01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "altshift_taps:pix_x1_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:pix_x1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_76m.tdf
    Info (12023): Found entity 1: shift_taps_76m File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/shift_taps_76m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pk31.tdf
    Info (12023): Found entity 1: altsyncram_pk31 File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_pk31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/cmpr_ogc.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a30" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf Line: 1059
        Warning (14320): Synthesized away node "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a31" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf Line: 1093
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/comp/base/reset_sync.vhd Line: 30
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SOUND" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/source/top.vhd Line: 30
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ALTSYNCRAM" File: C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/pipemania-fpga-game-master/quartus/db/altsyncram_9bs1.tdf Line: 209
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1448 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 1332 logic cells
    Info (21064): Implemented 91 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Sun May 12 06:58:44 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:37


