{"Source Block": ["oh/common/hdl/oh_par2ser.v@63:74@HdlStmAssign", "        \n   //output data is valid while count>0\n   assign access_out = |count[CW-1:0];\n   \n   //wait until valid data is finished\n   assign wait_out  = access_out |\n\t\t      wait_in;\n   \n   //##########################\n   //# SHIFT REGISTER\n   //##########################\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[68, "   assign wait_out  = access_out |\n"]], "Add": [[68, "   assign wait_out  = busy |\n"]]}}