
PR_Odometry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000441c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  0800452c  0800452c  0000552c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800492c  0800492c  0000605c  2**0
                  CONTENTS
  4 .ARM          00000000  0800492c  0800492c  0000605c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800492c  0800492c  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800492c  0800492c  0000592c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004934  08004934  00005934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004938  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  2000005c  08004994  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08004994  00006364  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eedc  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000239d  00000000  00000000  00014f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d00  00000000  00000000  00017300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a22  00000000  00000000  00018000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b3f3  00000000  00000000  00018a22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa8a  00000000  00000000  00033e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fca8  00000000  00000000  0004389f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3547  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bfc  00000000  00000000  000d358c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d7188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000005c 	.word	0x2000005c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004514 	.word	0x08004514

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000060 	.word	0x20000060
 800014c:	08004514 	.word	0x08004514

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2f>:
 800093c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000940:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000944:	bf24      	itt	cs
 8000946:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800094a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800094e:	d90d      	bls.n	800096c <__aeabi_d2f+0x30>
 8000950:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000954:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000958:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800095c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000960:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000964:	bf08      	it	eq
 8000966:	f020 0001 	biceq.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000970:	d121      	bne.n	80009b6 <__aeabi_d2f+0x7a>
 8000972:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000976:	bfbc      	itt	lt
 8000978:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800097c:	4770      	bxlt	lr
 800097e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000982:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000986:	f1c2 0218 	rsb	r2, r2, #24
 800098a:	f1c2 0c20 	rsb	ip, r2, #32
 800098e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000992:	fa20 f002 	lsr.w	r0, r0, r2
 8000996:	bf18      	it	ne
 8000998:	f040 0001 	orrne.w	r0, r0, #1
 800099c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009a8:	ea40 000c 	orr.w	r0, r0, ip
 80009ac:	fa23 f302 	lsr.w	r3, r3, r2
 80009b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009b4:	e7cc      	b.n	8000950 <__aeabi_d2f+0x14>
 80009b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ba:	d107      	bne.n	80009cc <__aeabi_d2f+0x90>
 80009bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009c0:	bf1e      	ittt	ne
 80009c2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009c6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009ca:	4770      	bxne	lr
 80009cc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_frsub>:
 80009dc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009e0:	e002      	b.n	80009e8 <__addsf3>
 80009e2:	bf00      	nop

080009e4 <__aeabi_fsub>:
 80009e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009e8 <__addsf3>:
 80009e8:	0042      	lsls	r2, r0, #1
 80009ea:	bf1f      	itttt	ne
 80009ec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009f0:	ea92 0f03 	teqne	r2, r3
 80009f4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009f8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009fc:	d06a      	beq.n	8000ad4 <__addsf3+0xec>
 80009fe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a02:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a06:	bfc1      	itttt	gt
 8000a08:	18d2      	addgt	r2, r2, r3
 8000a0a:	4041      	eorgt	r1, r0
 8000a0c:	4048      	eorgt	r0, r1
 8000a0e:	4041      	eorgt	r1, r0
 8000a10:	bfb8      	it	lt
 8000a12:	425b      	neglt	r3, r3
 8000a14:	2b19      	cmp	r3, #25
 8000a16:	bf88      	it	hi
 8000a18:	4770      	bxhi	lr
 8000a1a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a22:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a2e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a32:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a36:	bf18      	it	ne
 8000a38:	4249      	negne	r1, r1
 8000a3a:	ea92 0f03 	teq	r2, r3
 8000a3e:	d03f      	beq.n	8000ac0 <__addsf3+0xd8>
 8000a40:	f1a2 0201 	sub.w	r2, r2, #1
 8000a44:	fa41 fc03 	asr.w	ip, r1, r3
 8000a48:	eb10 000c 	adds.w	r0, r0, ip
 8000a4c:	f1c3 0320 	rsb	r3, r3, #32
 8000a50:	fa01 f103 	lsl.w	r1, r1, r3
 8000a54:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a58:	d502      	bpl.n	8000a60 <__addsf3+0x78>
 8000a5a:	4249      	negs	r1, r1
 8000a5c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a60:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a64:	d313      	bcc.n	8000a8e <__addsf3+0xa6>
 8000a66:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a6a:	d306      	bcc.n	8000a7a <__addsf3+0x92>
 8000a6c:	0840      	lsrs	r0, r0, #1
 8000a6e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a72:	f102 0201 	add.w	r2, r2, #1
 8000a76:	2afe      	cmp	r2, #254	@ 0xfe
 8000a78:	d251      	bcs.n	8000b1e <__addsf3+0x136>
 8000a7a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a82:	bf08      	it	eq
 8000a84:	f020 0001 	biceq.w	r0, r0, #1
 8000a88:	ea40 0003 	orr.w	r0, r0, r3
 8000a8c:	4770      	bx	lr
 8000a8e:	0049      	lsls	r1, r1, #1
 8000a90:	eb40 0000 	adc.w	r0, r0, r0
 8000a94:	3a01      	subs	r2, #1
 8000a96:	bf28      	it	cs
 8000a98:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a9c:	d2ed      	bcs.n	8000a7a <__addsf3+0x92>
 8000a9e:	fab0 fc80 	clz	ip, r0
 8000aa2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aa6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aaa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000aae:	bfaa      	itet	ge
 8000ab0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ab4:	4252      	neglt	r2, r2
 8000ab6:	4318      	orrge	r0, r3
 8000ab8:	bfbc      	itt	lt
 8000aba:	40d0      	lsrlt	r0, r2
 8000abc:	4318      	orrlt	r0, r3
 8000abe:	4770      	bx	lr
 8000ac0:	f092 0f00 	teq	r2, #0
 8000ac4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ac8:	bf06      	itte	eq
 8000aca:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ace:	3201      	addeq	r2, #1
 8000ad0:	3b01      	subne	r3, #1
 8000ad2:	e7b5      	b.n	8000a40 <__addsf3+0x58>
 8000ad4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ad8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000adc:	bf18      	it	ne
 8000ade:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae2:	d021      	beq.n	8000b28 <__addsf3+0x140>
 8000ae4:	ea92 0f03 	teq	r2, r3
 8000ae8:	d004      	beq.n	8000af4 <__addsf3+0x10c>
 8000aea:	f092 0f00 	teq	r2, #0
 8000aee:	bf08      	it	eq
 8000af0:	4608      	moveq	r0, r1
 8000af2:	4770      	bx	lr
 8000af4:	ea90 0f01 	teq	r0, r1
 8000af8:	bf1c      	itt	ne
 8000afa:	2000      	movne	r0, #0
 8000afc:	4770      	bxne	lr
 8000afe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b02:	d104      	bne.n	8000b0e <__addsf3+0x126>
 8000b04:	0040      	lsls	r0, r0, #1
 8000b06:	bf28      	it	cs
 8000b08:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b0c:	4770      	bx	lr
 8000b0e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b12:	bf3c      	itt	cc
 8000b14:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bxcc	lr
 8000b1a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b1e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b22:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b26:	4770      	bx	lr
 8000b28:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b2c:	bf16      	itet	ne
 8000b2e:	4608      	movne	r0, r1
 8000b30:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b34:	4601      	movne	r1, r0
 8000b36:	0242      	lsls	r2, r0, #9
 8000b38:	bf06      	itte	eq
 8000b3a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b3e:	ea90 0f01 	teqeq	r0, r1
 8000b42:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_ui2f>:
 8000b48:	f04f 0300 	mov.w	r3, #0
 8000b4c:	e004      	b.n	8000b58 <__aeabi_i2f+0x8>
 8000b4e:	bf00      	nop

08000b50 <__aeabi_i2f>:
 8000b50:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b54:	bf48      	it	mi
 8000b56:	4240      	negmi	r0, r0
 8000b58:	ea5f 0c00 	movs.w	ip, r0
 8000b5c:	bf08      	it	eq
 8000b5e:	4770      	bxeq	lr
 8000b60:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b64:	4601      	mov	r1, r0
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	e01c      	b.n	8000ba6 <__aeabi_l2f+0x2a>

08000b6c <__aeabi_ul2f>:
 8000b6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b70:	bf08      	it	eq
 8000b72:	4770      	bxeq	lr
 8000b74:	f04f 0300 	mov.w	r3, #0
 8000b78:	e00a      	b.n	8000b90 <__aeabi_l2f+0x14>
 8000b7a:	bf00      	nop

08000b7c <__aeabi_l2f>:
 8000b7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b80:	bf08      	it	eq
 8000b82:	4770      	bxeq	lr
 8000b84:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b88:	d502      	bpl.n	8000b90 <__aeabi_l2f+0x14>
 8000b8a:	4240      	negs	r0, r0
 8000b8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b90:	ea5f 0c01 	movs.w	ip, r1
 8000b94:	bf02      	ittt	eq
 8000b96:	4684      	moveq	ip, r0
 8000b98:	4601      	moveq	r1, r0
 8000b9a:	2000      	moveq	r0, #0
 8000b9c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ba6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000baa:	fabc f28c 	clz	r2, ip
 8000bae:	3a08      	subs	r2, #8
 8000bb0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bb4:	db10      	blt.n	8000bd8 <__aeabi_l2f+0x5c>
 8000bb6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bba:	4463      	add	r3, ip
 8000bbc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bc0:	f1c2 0220 	rsb	r2, r2, #32
 8000bc4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000bc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000bcc:	eb43 0002 	adc.w	r0, r3, r2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f102 0220 	add.w	r2, r2, #32
 8000bdc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000be0:	f1c2 0220 	rsb	r2, r2, #32
 8000be4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000be8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bec:	eb43 0002 	adc.w	r0, r3, r2
 8000bf0:	bf08      	it	eq
 8000bf2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_fmul>:
 8000bf8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bfc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c00:	bf1e      	ittt	ne
 8000c02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c06:	ea92 0f0c 	teqne	r2, ip
 8000c0a:	ea93 0f0c 	teqne	r3, ip
 8000c0e:	d06f      	beq.n	8000cf0 <__aeabi_fmul+0xf8>
 8000c10:	441a      	add	r2, r3
 8000c12:	ea80 0c01 	eor.w	ip, r0, r1
 8000c16:	0240      	lsls	r0, r0, #9
 8000c18:	bf18      	it	ne
 8000c1a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c1e:	d01e      	beq.n	8000c5e <__aeabi_fmul+0x66>
 8000c20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c24:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c28:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c2c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c30:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c34:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c38:	bf3e      	ittt	cc
 8000c3a:	0049      	lslcc	r1, r1, #1
 8000c3c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c40:	005b      	lslcc	r3, r3, #1
 8000c42:	ea40 0001 	orr.w	r0, r0, r1
 8000c46:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c4a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c4c:	d81d      	bhi.n	8000c8a <__aeabi_fmul+0x92>
 8000c4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c56:	bf08      	it	eq
 8000c58:	f020 0001 	biceq.w	r0, r0, #1
 8000c5c:	4770      	bx	lr
 8000c5e:	f090 0f00 	teq	r0, #0
 8000c62:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c66:	bf08      	it	eq
 8000c68:	0249      	lsleq	r1, r1, #9
 8000c6a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c6e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c72:	3a7f      	subs	r2, #127	@ 0x7f
 8000c74:	bfc2      	ittt	gt
 8000c76:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c7a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c7e:	4770      	bxgt	lr
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	dc5d      	bgt.n	8000d48 <__aeabi_fmul+0x150>
 8000c8c:	f112 0f19 	cmn.w	r2, #25
 8000c90:	bfdc      	itt	le
 8000c92:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c96:	4770      	bxle	lr
 8000c98:	f1c2 0200 	rsb	r2, r2, #0
 8000c9c:	0041      	lsls	r1, r0, #1
 8000c9e:	fa21 f102 	lsr.w	r1, r1, r2
 8000ca2:	f1c2 0220 	rsb	r2, r2, #32
 8000ca6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000caa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cae:	f140 0000 	adc.w	r0, r0, #0
 8000cb2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cb6:	bf08      	it	eq
 8000cb8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cbc:	4770      	bx	lr
 8000cbe:	f092 0f00 	teq	r2, #0
 8000cc2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000cc6:	bf02      	ittt	eq
 8000cc8:	0040      	lsleq	r0, r0, #1
 8000cca:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000cce:	3a01      	subeq	r2, #1
 8000cd0:	d0f9      	beq.n	8000cc6 <__aeabi_fmul+0xce>
 8000cd2:	ea40 000c 	orr.w	r0, r0, ip
 8000cd6:	f093 0f00 	teq	r3, #0
 8000cda:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cde:	bf02      	ittt	eq
 8000ce0:	0049      	lsleq	r1, r1, #1
 8000ce2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ce6:	3b01      	subeq	r3, #1
 8000ce8:	d0f9      	beq.n	8000cde <__aeabi_fmul+0xe6>
 8000cea:	ea41 010c 	orr.w	r1, r1, ip
 8000cee:	e78f      	b.n	8000c10 <__aeabi_fmul+0x18>
 8000cf0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cf4:	ea92 0f0c 	teq	r2, ip
 8000cf8:	bf18      	it	ne
 8000cfa:	ea93 0f0c 	teqne	r3, ip
 8000cfe:	d00a      	beq.n	8000d16 <__aeabi_fmul+0x11e>
 8000d00:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d04:	bf18      	it	ne
 8000d06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d0a:	d1d8      	bne.n	8000cbe <__aeabi_fmul+0xc6>
 8000d0c:	ea80 0001 	eor.w	r0, r0, r1
 8000d10:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d14:	4770      	bx	lr
 8000d16:	f090 0f00 	teq	r0, #0
 8000d1a:	bf17      	itett	ne
 8000d1c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d20:	4608      	moveq	r0, r1
 8000d22:	f091 0f00 	teqne	r1, #0
 8000d26:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d2a:	d014      	beq.n	8000d56 <__aeabi_fmul+0x15e>
 8000d2c:	ea92 0f0c 	teq	r2, ip
 8000d30:	d101      	bne.n	8000d36 <__aeabi_fmul+0x13e>
 8000d32:	0242      	lsls	r2, r0, #9
 8000d34:	d10f      	bne.n	8000d56 <__aeabi_fmul+0x15e>
 8000d36:	ea93 0f0c 	teq	r3, ip
 8000d3a:	d103      	bne.n	8000d44 <__aeabi_fmul+0x14c>
 8000d3c:	024b      	lsls	r3, r1, #9
 8000d3e:	bf18      	it	ne
 8000d40:	4608      	movne	r0, r1
 8000d42:	d108      	bne.n	8000d56 <__aeabi_fmul+0x15e>
 8000d44:	ea80 0001 	eor.w	r0, r0, r1
 8000d48:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d54:	4770      	bx	lr
 8000d56:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d5a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d5e:	4770      	bx	lr

08000d60 <__aeabi_fdiv>:
 8000d60:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d64:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d68:	bf1e      	ittt	ne
 8000d6a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d6e:	ea92 0f0c 	teqne	r2, ip
 8000d72:	ea93 0f0c 	teqne	r3, ip
 8000d76:	d069      	beq.n	8000e4c <__aeabi_fdiv+0xec>
 8000d78:	eba2 0203 	sub.w	r2, r2, r3
 8000d7c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d80:	0249      	lsls	r1, r1, #9
 8000d82:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d86:	d037      	beq.n	8000df8 <__aeabi_fdiv+0x98>
 8000d88:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d8c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d90:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	bf38      	it	cc
 8000d9c:	005b      	lslcc	r3, r3, #1
 8000d9e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000da2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000da6:	428b      	cmp	r3, r1
 8000da8:	bf24      	itt	cs
 8000daa:	1a5b      	subcs	r3, r3, r1
 8000dac:	ea40 000c 	orrcs.w	r0, r0, ip
 8000db0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000db4:	bf24      	itt	cs
 8000db6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dbe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000dc2:	bf24      	itt	cs
 8000dc4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000dc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000dcc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000dd0:	bf24      	itt	cs
 8000dd2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000dd6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dda:	011b      	lsls	r3, r3, #4
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000de2:	d1e0      	bne.n	8000da6 <__aeabi_fdiv+0x46>
 8000de4:	2afd      	cmp	r2, #253	@ 0xfd
 8000de6:	f63f af50 	bhi.w	8000c8a <__aeabi_fmul+0x92>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df0:	bf08      	it	eq
 8000df2:	f020 0001 	biceq.w	r0, r0, #1
 8000df6:	4770      	bx	lr
 8000df8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dfc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e00:	327f      	adds	r2, #127	@ 0x7f
 8000e02:	bfc2      	ittt	gt
 8000e04:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e08:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0c:	4770      	bxgt	lr
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e12:	f04f 0300 	mov.w	r3, #0
 8000e16:	3a01      	subs	r2, #1
 8000e18:	e737      	b.n	8000c8a <__aeabi_fmul+0x92>
 8000e1a:	f092 0f00 	teq	r2, #0
 8000e1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0040      	lsleq	r0, r0, #1
 8000e26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e2a:	3a01      	subeq	r2, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fdiv+0xc2>
 8000e2e:	ea40 000c 	orr.w	r0, r0, ip
 8000e32:	f093 0f00 	teq	r3, #0
 8000e36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e3a:	bf02      	ittt	eq
 8000e3c:	0049      	lsleq	r1, r1, #1
 8000e3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e42:	3b01      	subeq	r3, #1
 8000e44:	d0f9      	beq.n	8000e3a <__aeabi_fdiv+0xda>
 8000e46:	ea41 010c 	orr.w	r1, r1, ip
 8000e4a:	e795      	b.n	8000d78 <__aeabi_fdiv+0x18>
 8000e4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e50:	ea92 0f0c 	teq	r2, ip
 8000e54:	d108      	bne.n	8000e68 <__aeabi_fdiv+0x108>
 8000e56:	0242      	lsls	r2, r0, #9
 8000e58:	f47f af7d 	bne.w	8000d56 <__aeabi_fmul+0x15e>
 8000e5c:	ea93 0f0c 	teq	r3, ip
 8000e60:	f47f af70 	bne.w	8000d44 <__aeabi_fmul+0x14c>
 8000e64:	4608      	mov	r0, r1
 8000e66:	e776      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e68:	ea93 0f0c 	teq	r3, ip
 8000e6c:	d104      	bne.n	8000e78 <__aeabi_fdiv+0x118>
 8000e6e:	024b      	lsls	r3, r1, #9
 8000e70:	f43f af4c 	beq.w	8000d0c <__aeabi_fmul+0x114>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e76e      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e78:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e7c:	bf18      	it	ne
 8000e7e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e82:	d1ca      	bne.n	8000e1a <__aeabi_fdiv+0xba>
 8000e84:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e88:	f47f af5c 	bne.w	8000d44 <__aeabi_fmul+0x14c>
 8000e8c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e90:	f47f af3c 	bne.w	8000d0c <__aeabi_fmul+0x114>
 8000e94:	e75f      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e96:	bf00      	nop

08000e98 <__gesf2>:
 8000e98:	f04f 3cff 	mov.w	ip, #4294967295
 8000e9c:	e006      	b.n	8000eac <__cmpsf2+0x4>
 8000e9e:	bf00      	nop

08000ea0 <__lesf2>:
 8000ea0:	f04f 0c01 	mov.w	ip, #1
 8000ea4:	e002      	b.n	8000eac <__cmpsf2+0x4>
 8000ea6:	bf00      	nop

08000ea8 <__cmpsf2>:
 8000ea8:	f04f 0c01 	mov.w	ip, #1
 8000eac:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000eb0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000eb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000eb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ebc:	bf18      	it	ne
 8000ebe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ec2:	d011      	beq.n	8000ee8 <__cmpsf2+0x40>
 8000ec4:	b001      	add	sp, #4
 8000ec6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000eca:	bf18      	it	ne
 8000ecc:	ea90 0f01 	teqne	r0, r1
 8000ed0:	bf58      	it	pl
 8000ed2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ed6:	bf88      	it	hi
 8000ed8:	17c8      	asrhi	r0, r1, #31
 8000eda:	bf38      	it	cc
 8000edc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ee0:	bf18      	it	ne
 8000ee2:	f040 0001 	orrne.w	r0, r0, #1
 8000ee6:	4770      	bx	lr
 8000ee8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eec:	d102      	bne.n	8000ef4 <__cmpsf2+0x4c>
 8000eee:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ef2:	d105      	bne.n	8000f00 <__cmpsf2+0x58>
 8000ef4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ef8:	d1e4      	bne.n	8000ec4 <__cmpsf2+0x1c>
 8000efa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000efe:	d0e1      	beq.n	8000ec4 <__cmpsf2+0x1c>
 8000f00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop

08000f08 <__aeabi_cfrcmple>:
 8000f08:	4684      	mov	ip, r0
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	4661      	mov	r1, ip
 8000f0e:	e7ff      	b.n	8000f10 <__aeabi_cfcmpeq>

08000f10 <__aeabi_cfcmpeq>:
 8000f10:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f12:	f7ff ffc9 	bl	8000ea8 <__cmpsf2>
 8000f16:	2800      	cmp	r0, #0
 8000f18:	bf48      	it	mi
 8000f1a:	f110 0f00 	cmnmi.w	r0, #0
 8000f1e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f20 <__aeabi_fcmpeq>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff fff4 	bl	8000f10 <__aeabi_cfcmpeq>
 8000f28:	bf0c      	ite	eq
 8000f2a:	2001      	moveq	r0, #1
 8000f2c:	2000      	movne	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_fcmplt>:
 8000f34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f38:	f7ff ffea 	bl	8000f10 <__aeabi_cfcmpeq>
 8000f3c:	bf34      	ite	cc
 8000f3e:	2001      	movcc	r0, #1
 8000f40:	2000      	movcs	r0, #0
 8000f42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f46:	bf00      	nop

08000f48 <__aeabi_fcmple>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff ffe0 	bl	8000f10 <__aeabi_cfcmpeq>
 8000f50:	bf94      	ite	ls
 8000f52:	2001      	movls	r0, #1
 8000f54:	2000      	movhi	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_fcmpge>:
 8000f5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f60:	f7ff ffd2 	bl	8000f08 <__aeabi_cfrcmple>
 8000f64:	bf94      	ite	ls
 8000f66:	2001      	movls	r0, #1
 8000f68:	2000      	movhi	r0, #0
 8000f6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f6e:	bf00      	nop

08000f70 <__aeabi_fcmpgt>:
 8000f70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f74:	f7ff ffc8 	bl	8000f08 <__aeabi_cfrcmple>
 8000f78:	bf34      	ite	cc
 8000f7a:	2001      	movcc	r0, #1
 8000f7c:	2000      	movcs	r0, #0
 8000f7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f82:	bf00      	nop

08000f84 <__aeabi_f2iz>:
 8000f84:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f88:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f8c:	d30f      	bcc.n	8000fae <__aeabi_f2iz+0x2a>
 8000f8e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f92:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f96:	d90d      	bls.n	8000fb4 <__aeabi_f2iz+0x30>
 8000f98:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fa0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fa4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fa8:	bf18      	it	ne
 8000faa:	4240      	negne	r0, r0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr
 8000fb4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fb8:	d101      	bne.n	8000fbe <__aeabi_f2iz+0x3a>
 8000fba:	0242      	lsls	r2, r0, #9
 8000fbc:	d105      	bne.n	8000fca <__aeabi_f2iz+0x46>
 8000fbe:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000fc2:	bf08      	it	eq
 8000fc4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fc8:	4770      	bx	lr
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	4770      	bx	lr

08000fd0 <_ZN5GY_25C1ER20__UART_HandleTypeDef>:
 *  Created on: Dec 8, 2024
 *      Author: Hetvi
 */
#include "GY_25.h"

GY_25::GY_25(UART_HandleTypeDef& huart) : huart(huart) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	22aa      	movs	r2, #170	@ 0xaa
 8000fde:	709a      	strb	r2, [r3, #2]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2255      	movs	r2, #85	@ 0x55
 8000fe4:	70da      	strb	r2, [r3, #3]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	61da      	str	r2, [r3, #28]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	621a      	str	r2, [r3, #32]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	631a      	str	r2, [r3, #48]	@ 0x30
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f04f 0200 	mov.w	r2, #0
 8001018:	639a      	str	r2, [r3, #56]	@ 0x38
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	641a      	str	r2, [r3, #64]	@ 0x40
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a09      	ldr	r2, [pc, #36]	@ (8001050 <_ZN5GY_25C1ER20__UART_HandleTypeDef+0x80>)
 800102c:	8812      	ldrh	r2, [r2, #0]
 800102e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  this->counts_per_revolution = 65536;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001038:	619a      	str	r2, [r3, #24]
  this->count_per_reset = 65536;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001040:	615a      	str	r2, [r3, #20]
}
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	0800452c 	.word	0x0800452c
 8001054:	00000000 	.word	0x00000000

08001058 <_ZN5GY_2513update_countsEv>:
GY_25::GY_25(UART_HandleTypeDef& huart, uint32_t counts_per_revolution, uint32_t count_per_reset) : huart(huart) {
  this->counts_per_revolution = counts_per_revolution;
  this->count_per_reset = count_per_reset;
}

void GY_25::update_counts() {
 8001058:	b580      	push	{r7, lr}
 800105a:	b088      	sub	sp, #32
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
//    channel.write(query_mode, sizeof(query_mode));
//    channel.readBytes(received_data, 8);
	HAL_UART_Transmit(&huart, query_mode, 2, HAL_MAX_DELAY);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	2202      	movs	r2, #2
 8001070:	f002 f9a0 	bl	80033b4 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart, received_data, 8, 200);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	1d19      	adds	r1, r3, #4
 800107c:	23c8      	movs	r3, #200	@ 0xc8
 800107e:	2208      	movs	r2, #8
 8001080:	f002 fa23 	bl	80034ca <HAL_UART_Receive>

    for (uint8_t i = 0; i < 8; i++) {
 8001084:	2300      	movs	r3, #0
 8001086:	77fb      	strb	r3, [r7, #31]
 8001088:	e032      	b.n	80010f0 <_ZN5GY_2513update_countsEv+0x98>
        if (received_data[i] == startbit && received_data[(i + 7) % 8] == stopbit) {
 800108a:	7ffb      	ldrb	r3, [r7, #31]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	4413      	add	r3, r2
 8001090:	791a      	ldrb	r2, [r3, #4]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	789b      	ldrb	r3, [r3, #2]
 8001096:	429a      	cmp	r2, r3
 8001098:	d127      	bne.n	80010ea <_ZN5GY_2513update_countsEv+0x92>
 800109a:	7ffb      	ldrb	r3, [r7, #31]
 800109c:	3307      	adds	r3, #7
 800109e:	425a      	negs	r2, r3
 80010a0:	f003 0307 	and.w	r3, r3, #7
 80010a4:	f002 0207 	and.w	r2, r2, #7
 80010a8:	bf58      	it	pl
 80010aa:	4253      	negpl	r3, r2
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	4413      	add	r3, r2
 80010b0:	791a      	ldrb	r2, [r3, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	78db      	ldrb	r3, [r3, #3]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d117      	bne.n	80010ea <_ZN5GY_2513update_countsEv+0x92>
            for (uint8_t j = 0; j < 8; j++) {
 80010ba:	2300      	movs	r3, #0
 80010bc:	77bb      	strb	r3, [r7, #30]
 80010be:	e010      	b.n	80010e2 <_ZN5GY_2513update_countsEv+0x8a>
                ordered_data[j] = received_data[(i + j) % 8];
 80010c0:	7ffa      	ldrb	r2, [r7, #31]
 80010c2:	7fbb      	ldrb	r3, [r7, #30]
 80010c4:	4413      	add	r3, r2
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	f003 0207 	and.w	r2, r3, #7
 80010cc:	7fbb      	ldrb	r3, [r7, #30]
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	440a      	add	r2, r1
 80010d2:	7911      	ldrb	r1, [r2, #4]
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	4413      	add	r3, r2
 80010d8:	460a      	mov	r2, r1
 80010da:	731a      	strb	r2, [r3, #12]
            for (uint8_t j = 0; j < 8; j++) {
 80010dc:	7fbb      	ldrb	r3, [r7, #30]
 80010de:	3301      	adds	r3, #1
 80010e0:	77bb      	strb	r3, [r7, #30]
 80010e2:	7fbb      	ldrb	r3, [r7, #30]
 80010e4:	2b07      	cmp	r3, #7
 80010e6:	d9eb      	bls.n	80010c0 <_ZN5GY_2513update_countsEv+0x68>
            }
            break;
 80010e8:	e005      	b.n	80010f6 <_ZN5GY_2513update_countsEv+0x9e>
    for (uint8_t i = 0; i < 8; i++) {
 80010ea:	7ffb      	ldrb	r3, [r7, #31]
 80010ec:	3301      	adds	r3, #1
 80010ee:	77fb      	strb	r3, [r7, #31]
 80010f0:	7ffb      	ldrb	r3, [r7, #31]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	d9c9      	bls.n	800108a <_ZN5GY_2513update_countsEv+0x32>
        }
    }

    int last_x_angle_count = x_angle_count;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	61bb      	str	r3, [r7, #24]
    x_angle_count = ( (ordered_data[1] << 8) | ordered_data[2] );
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	7b5b      	ldrb	r3, [r3, #13]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	7b92      	ldrb	r2, [r2, #14]
 8001106:	431a      	orrs	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	61da      	str	r2, [r3, #28]
    int last_y_angle_count = y_angle_count;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001110:	617b      	str	r3, [r7, #20]
    y_angle_count = ( (ordered_data[3] << 8) | ordered_data[4] );
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7bdb      	ldrb	r3, [r3, #15]
 8001116:	021b      	lsls	r3, r3, #8
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	7c12      	ldrb	r2, [r2, #16]
 800111c:	431a      	orrs	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	625a      	str	r2, [r3, #36]	@ 0x24
    int last_z_angle_count = z_angle_count;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001126:	613b      	str	r3, [r7, #16]
    z_angle_count = ( (ordered_data[5] << 8) | ordered_data[6] );
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	7c5b      	ldrb	r3, [r3, #17]
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	7c92      	ldrb	r2, [r2, #18]
 8001132:	431a      	orrs	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	62da      	str	r2, [r3, #44]	@ 0x2c

    int upper_threshold = 0.8 * this->count_per_reset;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff f949 	bl	80003d4 <__aeabi_ui2d>
 8001142:	a33d      	add	r3, pc, #244	@ (adr r3, 8001238 <_ZN5GY_2513update_countsEv+0x1e0>)
 8001144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001148:	f7ff f9be 	bl	80004c8 <__aeabi_dmul>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff fbca 	bl	80008ec <__aeabi_d2iz>
 8001158:	4603      	mov	r3, r0
 800115a:	60fb      	str	r3, [r7, #12]
    int lower_threshold = 0.2 * this->count_per_reset;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f937 	bl	80003d4 <__aeabi_ui2d>
 8001166:	a336      	add	r3, pc, #216	@ (adr r3, 8001240 <_ZN5GY_2513update_countsEv+0x1e8>)
 8001168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116c:	f7ff f9ac 	bl	80004c8 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4610      	mov	r0, r2
 8001176:	4619      	mov	r1, r3
 8001178:	f7ff fbb8 	bl	80008ec <__aeabi_d2iz>
 800117c:	4603      	mov	r3, r0
 800117e:	60bb      	str	r3, [r7, #8]

    if (last_x_angle_count > upper_threshold && x_angle_count < lower_threshold){
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	429a      	cmp	r2, r3
 8001186:	dd0a      	ble.n	800119e <_ZN5GY_2513update_countsEv+0x146>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	69db      	ldr	r3, [r3, #28]
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	429a      	cmp	r2, r3
 8001190:	dd05      	ble.n	800119e <_ZN5GY_2513update_countsEv+0x146>
      x_angle_reset_count += 1;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6a1b      	ldr	r3, [r3, #32]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	621a      	str	r2, [r3, #32]
 800119c:	e00d      	b.n	80011ba <_ZN5GY_2513update_countsEv+0x162>
    }
    else if (x_angle_count > upper_threshold && last_x_angle_count < lower_threshold){
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	69db      	ldr	r3, [r3, #28]
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	da08      	bge.n	80011ba <_ZN5GY_2513update_countsEv+0x162>
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	da04      	bge.n	80011ba <_ZN5GY_2513update_countsEv+0x162>
      x_angle_reset_count -= 1;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	1e5a      	subs	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	621a      	str	r2, [r3, #32]
    }

    if (last_y_angle_count > upper_threshold && y_angle_count < lower_threshold) y_angle_reset_count += 1;
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	429a      	cmp	r2, r3
 80011c0:	dd0a      	ble.n	80011d8 <_ZN5GY_2513update_countsEv+0x180>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	dd05      	ble.n	80011d8 <_ZN5GY_2513update_countsEv+0x180>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011d0:	1c5a      	adds	r2, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80011d6:	e00d      	b.n	80011f4 <_ZN5GY_2513update_countsEv+0x19c>
    else if (y_angle_count > upper_threshold && last_y_angle_count < lower_threshold) y_angle_reset_count -= 1;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011dc:	68fa      	ldr	r2, [r7, #12]
 80011de:	429a      	cmp	r2, r3
 80011e0:	da08      	bge.n	80011f4 <_ZN5GY_2513update_countsEv+0x19c>
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	da04      	bge.n	80011f4 <_ZN5GY_2513update_countsEv+0x19c>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ee:	1e5a      	subs	r2, r3, #1
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (last_z_angle_count > upper_threshold && z_angle_count < lower_threshold) z_angle_reset_count += 1;
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	dd0a      	ble.n	8001212 <_ZN5GY_2513update_countsEv+0x1ba>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001200:	68ba      	ldr	r2, [r7, #8]
 8001202:	429a      	cmp	r2, r3
 8001204:	dd05      	ble.n	8001212 <_ZN5GY_2513update_countsEv+0x1ba>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	1c5a      	adds	r2, r3, #1
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	631a      	str	r2, [r3, #48]	@ 0x30
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
}
 8001210:	e00d      	b.n	800122e <_ZN5GY_2513update_countsEv+0x1d6>
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	429a      	cmp	r2, r3
 800121a:	da08      	bge.n	800122e <_ZN5GY_2513update_countsEv+0x1d6>
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	429a      	cmp	r2, r3
 8001222:	da04      	bge.n	800122e <_ZN5GY_2513update_countsEv+0x1d6>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001228:	1e5a      	subs	r2, r3, #1
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800122e:	bf00      	nop
 8001230:	3720      	adds	r7, #32
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	9999999a 	.word	0x9999999a
 800123c:	3fe99999 	.word	0x3fe99999
 8001240:	9999999a 	.word	0x9999999a
 8001244:	3fc99999 	.word	0x3fc99999

08001248 <_ZN5GY_2513update_anglesEv>:

void GY_25::update_angles() {
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b087      	sub	sp, #28
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  int total_x_count = this->get_x_revolution_counts();
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f000 f857 	bl	8001304 <_ZN5GY_2523get_x_revolution_countsEv>
 8001256:	6178      	str	r0, [r7, #20]
  int total_y_count = this->get_y_revolution_counts();
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 f865 	bl	8001328 <_ZN5GY_2523get_y_revolution_countsEv>
 800125e:	6138      	str	r0, [r7, #16]
  int total_z_count = this->get_z_revolution_counts();
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 f873 	bl	800134c <_ZN5GY_2523get_z_revolution_countsEv>
 8001266:	60f8      	str	r0, [r7, #12]

  this->x_angle = (float) total_x_count * 360 / counts_per_revolution;
 8001268:	6978      	ldr	r0, [r7, #20]
 800126a:	f7ff fc71 	bl	8000b50 <__aeabi_i2f>
 800126e:	4603      	mov	r3, r0
 8001270:	4923      	ldr	r1, [pc, #140]	@ (8001300 <_ZN5GY_2513update_anglesEv+0xb8>)
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fcc0 	bl	8000bf8 <__aeabi_fmul>
 8001278:	4603      	mov	r3, r0
 800127a:	461c      	mov	r4, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fc61 	bl	8000b48 <__aeabi_ui2f>
 8001286:	4603      	mov	r3, r0
 8001288:	4619      	mov	r1, r3
 800128a:	4620      	mov	r0, r4
 800128c:	f7ff fd68 	bl	8000d60 <__aeabi_fdiv>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	635a      	str	r2, [r3, #52]	@ 0x34
  this->y_angle = (float) total_y_count * 360 / counts_per_revolution;
 8001298:	6938      	ldr	r0, [r7, #16]
 800129a:	f7ff fc59 	bl	8000b50 <__aeabi_i2f>
 800129e:	4603      	mov	r3, r0
 80012a0:	4917      	ldr	r1, [pc, #92]	@ (8001300 <_ZN5GY_2513update_anglesEv+0xb8>)
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fca8 	bl	8000bf8 <__aeabi_fmul>
 80012a8:	4603      	mov	r3, r0
 80012aa:	461c      	mov	r4, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fc49 	bl	8000b48 <__aeabi_ui2f>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4619      	mov	r1, r3
 80012ba:	4620      	mov	r0, r4
 80012bc:	f7ff fd50 	bl	8000d60 <__aeabi_fdiv>
 80012c0:	4603      	mov	r3, r0
 80012c2:	461a      	mov	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	639a      	str	r2, [r3, #56]	@ 0x38
  this->z_angle = (float) total_z_count * 360 / counts_per_revolution;
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7ff fc41 	bl	8000b50 <__aeabi_i2f>
 80012ce:	4603      	mov	r3, r0
 80012d0:	490b      	ldr	r1, [pc, #44]	@ (8001300 <_ZN5GY_2513update_anglesEv+0xb8>)
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fc90 	bl	8000bf8 <__aeabi_fmul>
 80012d8:	4603      	mov	r3, r0
 80012da:	461c      	mov	r4, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fc31 	bl	8000b48 <__aeabi_ui2f>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4619      	mov	r1, r3
 80012ea:	4620      	mov	r0, r4
 80012ec:	f7ff fd38 	bl	8000d60 <__aeabi_fdiv>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461a      	mov	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80012f8:	bf00      	nop
 80012fa:	371c      	adds	r7, #28
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd90      	pop	{r4, r7, pc}
 8001300:	43b40000 	.word	0x43b40000

08001304 <_ZN5GY_2523get_x_revolution_countsEv>:

int GY_25::get_x_revolution_counts() {
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * x_angle_reset_count) + x_angle_count;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	699b      	ldr	r3, [r3, #24]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	6a12      	ldr	r2, [r2, #32]
 8001314:	fb02 f303 	mul.w	r3, r2, r3
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	69d2      	ldr	r2, [r2, #28]
 800131c:	4413      	add	r3, r2
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <_ZN5GY_2523get_y_revolution_countsEv>:

int GY_25::get_y_revolution_counts() {
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * y_angle_reset_count) + y_angle_count;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001338:	fb02 f303 	mul.w	r3, r2, r3
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001340:	4413      	add	r3, r2
}
 8001342:	4618      	mov	r0, r3
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <_ZN5GY_2523get_z_revolution_countsEv>:

int GY_25::get_z_revolution_counts() {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * z_angle_reset_count) + z_angle_count;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001364:	4413      	add	r3, r2
}
 8001366:	4618      	mov	r0, r3
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr

08001370 <_Z12convert_unitfhh>:
 *      Author: Hetvi
 */
#include "encoder.h"

// return the value in different unitss
float convert_unit(float distance, uint8_t current_unit, uint8_t desired_unit){
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	70fb      	strb	r3, [r7, #3]
 800137c:	4613      	mov	r3, r2
 800137e:	70bb      	strb	r3, [r7, #2]
	// converting current unit to meters
	float distance_in_meters;
	switch (current_unit) {
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	3b01      	subs	r3, #1
 8001384:	2b0b      	cmp	r3, #11
 8001386:	d866      	bhi.n	8001456 <_Z12convert_unitfhh+0xe6>
 8001388:	a201      	add	r2, pc, #4	@ (adr r2, 8001390 <_Z12convert_unitfhh+0x20>)
 800138a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138e:	bf00      	nop
 8001390:	080013c1 	.word	0x080013c1
 8001394:	080013cf 	.word	0x080013cf
 8001398:	080013dd 	.word	0x080013dd
 800139c:	080013e3 	.word	0x080013e3
 80013a0:	08001457 	.word	0x08001457
 80013a4:	08001457 	.word	0x08001457
 80013a8:	08001457 	.word	0x08001457
 80013ac:	08001457 	.word	0x08001457
 80013b0:	08001457 	.word	0x08001457
 80013b4:	080013f1 	.word	0x080013f1
 80013b8:	08001413 	.word	0x08001413
 80013bc:	08001435 	.word	0x08001435
		case ENCODER_UNITS.MM:
			distance_in_meters = distance / 1000;
 80013c0:	4961      	ldr	r1, [pc, #388]	@ (8001548 <_Z12convert_unitfhh+0x1d8>)
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff fccc 	bl	8000d60 <__aeabi_fdiv>
 80013c8:	4603      	mov	r3, r0
 80013ca:	60fb      	str	r3, [r7, #12]
			break;
 80013cc:	e043      	b.n	8001456 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.CM:
			distance_in_meters = distance / 100;
 80013ce:	495f      	ldr	r1, [pc, #380]	@ (800154c <_Z12convert_unitfhh+0x1dc>)
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fcc5 	bl	8000d60 <__aeabi_fdiv>
 80013d6:	4603      	mov	r3, r0
 80013d8:	60fb      	str	r3, [r7, #12]
			break;
 80013da:	e03c      	b.n	8001456 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.M:
			distance_in_meters = distance;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	60fb      	str	r3, [r7, #12]
			break;
 80013e0:	e039      	b.n	8001456 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.KM:
			distance_in_meters = distance * 1000;
 80013e2:	4959      	ldr	r1, [pc, #356]	@ (8001548 <_Z12convert_unitfhh+0x1d8>)
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff fc07 	bl	8000bf8 <__aeabi_fmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	60fb      	str	r3, [r7, #12]
			break;
 80013ee:	e032      	b.n	8001456 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.IN:
			distance_in_meters = distance / 39.3701;
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff f811 	bl	8000418 <__aeabi_f2d>
 80013f6:	a34e      	add	r3, pc, #312	@ (adr r3, 8001530 <_Z12convert_unitfhh+0x1c0>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff f98e 	bl	800071c <__aeabi_ddiv>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fa98 	bl	800093c <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	60fb      	str	r3, [r7, #12]
			break;
 8001410:	e021      	b.n	8001456 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.FT:
			distance_in_meters = distance / 3.28084;
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff f800 	bl	8000418 <__aeabi_f2d>
 8001418:	a347      	add	r3, pc, #284	@ (adr r3, 8001538 <_Z12convert_unitfhh+0x1c8>)
 800141a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141e:	f7ff f97d 	bl	800071c <__aeabi_ddiv>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	4610      	mov	r0, r2
 8001428:	4619      	mov	r1, r3
 800142a:	f7ff fa87 	bl	800093c <__aeabi_d2f>
 800142e:	4603      	mov	r3, r0
 8001430:	60fb      	str	r3, [r7, #12]
			break;
 8001432:	e010      	b.n	8001456 <_Z12convert_unitfhh+0xe6>
		case ENCODER_UNITS.YD:
			distance_in_meters = distance / 1.09361;
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7fe ffef 	bl	8000418 <__aeabi_f2d>
 800143a:	a341      	add	r3, pc, #260	@ (adr r3, 8001540 <_Z12convert_unitfhh+0x1d0>)
 800143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001440:	f7ff f96c 	bl	800071c <__aeabi_ddiv>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	4610      	mov	r0, r2
 800144a:	4619      	mov	r1, r3
 800144c:	f7ff fa76 	bl	800093c <__aeabi_d2f>
 8001450:	4603      	mov	r3, r0
 8001452:	60fb      	str	r3, [r7, #12]
			break;
 8001454:	bf00      	nop
	}
	// converting to desired unit
    switch (desired_unit) {
 8001456:	78bb      	ldrb	r3, [r7, #2]
 8001458:	3b01      	subs	r3, #1
 800145a:	2b0b      	cmp	r3, #11
 800145c:	d85e      	bhi.n	800151c <_Z12convert_unitfhh+0x1ac>
 800145e:	a201      	add	r2, pc, #4	@ (adr r2, 8001464 <_Z12convert_unitfhh+0xf4>)
 8001460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001464:	08001495 	.word	0x08001495
 8001468:	080014a1 	.word	0x080014a1
 800146c:	080014ad 	.word	0x080014ad
 8001470:	080014b1 	.word	0x080014b1
 8001474:	0800151d 	.word	0x0800151d
 8001478:	0800151d 	.word	0x0800151d
 800147c:	0800151d 	.word	0x0800151d
 8001480:	0800151d 	.word	0x0800151d
 8001484:	0800151d 	.word	0x0800151d
 8001488:	080014bd 	.word	0x080014bd
 800148c:	080014dd 	.word	0x080014dd
 8001490:	080014fd 	.word	0x080014fd
        case ENCODER_UNITS.MM:
            return distance_in_meters * 1000;
 8001494:	492c      	ldr	r1, [pc, #176]	@ (8001548 <_Z12convert_unitfhh+0x1d8>)
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7ff fbae 	bl	8000bf8 <__aeabi_fmul>
 800149c:	4603      	mov	r3, r0
 800149e:	e040      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
        	break;
        case ENCODER_UNITS.CM:
            return distance_in_meters * 100;
 80014a0:	492a      	ldr	r1, [pc, #168]	@ (800154c <_Z12convert_unitfhh+0x1dc>)
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f7ff fba8 	bl	8000bf8 <__aeabi_fmul>
 80014a8:	4603      	mov	r3, r0
 80014aa:	e03a      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.M:
			return distance_in_meters;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	e038      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.KM:
            return distance_in_meters / 1000;
 80014b0:	4925      	ldr	r1, [pc, #148]	@ (8001548 <_Z12convert_unitfhh+0x1d8>)
 80014b2:	68f8      	ldr	r0, [r7, #12]
 80014b4:	f7ff fc54 	bl	8000d60 <__aeabi_fdiv>
 80014b8:	4603      	mov	r3, r0
 80014ba:	e032      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.IN:
            return distance_in_meters * 39.3701;
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f7fe ffab 	bl	8000418 <__aeabi_f2d>
 80014c2:	a31b      	add	r3, pc, #108	@ (adr r3, 8001530 <_Z12convert_unitfhh+0x1c0>)
 80014c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c8:	f7fe fffe 	bl	80004c8 <__aeabi_dmul>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4610      	mov	r0, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	f7ff fa32 	bl	800093c <__aeabi_d2f>
 80014d8:	4603      	mov	r3, r0
 80014da:	e022      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.FT:
            return distance_in_meters * 3.28084;
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f7fe ff9b 	bl	8000418 <__aeabi_f2d>
 80014e2:	a315      	add	r3, pc, #84	@ (adr r3, 8001538 <_Z12convert_unitfhh+0x1c8>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f7fe ffee 	bl	80004c8 <__aeabi_dmul>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	f7ff fa22 	bl	800093c <__aeabi_d2f>
 80014f8:	4603      	mov	r3, r0
 80014fa:	e012      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
			break;
        case ENCODER_UNITS.YD:
            return distance_in_meters * 1.09361;
 80014fc:	68f8      	ldr	r0, [r7, #12]
 80014fe:	f7fe ff8b 	bl	8000418 <__aeabi_f2d>
 8001502:	a30f      	add	r3, pc, #60	@ (adr r3, 8001540 <_Z12convert_unitfhh+0x1d0>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7fe ffde 	bl	80004c8 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	f7ff fa12 	bl	800093c <__aeabi_d2f>
 8001518:	4603      	mov	r3, r0
 800151a:	e002      	b.n	8001522 <_Z12convert_unitfhh+0x1b2>
			break;
    }
    exit(1);
 800151c:	2001      	movs	r0, #1
 800151e:	f002 ffb5 	bl	800448c <exit>
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	f3af 8000 	nop.w
 8001530:	6fd21ff3 	.word	0x6fd21ff3
 8001534:	4043af5f 	.word	0x4043af5f
 8001538:	0abb44e5 	.word	0x0abb44e5
 800153c:	400a3f29 	.word	0x400a3f29
 8001540:	330941c8 	.word	0x330941c8
 8001544:	3ff17f6d 	.word	0x3ff17f6d
 8001548:	447a0000 	.word	0x447a0000
 800154c:	42c80000 	.word	0x42c80000

08001550 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>:

Encoder::Encoder(TIM_HandleTypeDef* timer_handle, int pulses_per_revolution, float diameter, uint8_t diameter_unit) {
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	603b      	str	r3, [r7, #0]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2200      	movs	r2, #0
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
	this->timer_handle = timer_handle;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	61da      	str	r2, [r3, #28]
	this->counts_per_revolution = pulses_per_revolution*4;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	009a      	lsls	r2, r3, #2
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	611a      	str	r2, [r3, #16]
	this->diameter_in_meter = convert_unit(diameter, diameter_unit, ENCODER_UNITS.METER);
 8001584:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001588:	2203      	movs	r2, #3
 800158a:	4619      	mov	r1, r3
 800158c:	6838      	ldr	r0, [r7, #0]
 800158e:	f7ff feef 	bl	8001370 <_Z12convert_unitfhh>
 8001592:	4602      	mov	r2, r0
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	621a      	str	r2, [r3, #32]
	this->meters_per_revolution = M_PI * this->diameter_in_meter;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe ff3b 	bl	8000418 <__aeabi_f2d>
 80015a2:	a311      	add	r3, pc, #68	@ (adr r3, 80015e8 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh+0x98>)
 80015a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a8:	f7fe ff8e 	bl	80004c8 <__aeabi_dmul>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f7ff f9c2 	bl	800093c <__aeabi_d2f>
 80015b8:	4602      	mov	r2, r0
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	615a      	str	r2, [r3, #20]
	this->meters_per_count = meters_per_revolution / counts_per_revolution;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	695c      	ldr	r4, [r3, #20]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fac2 	bl	8000b50 <__aeabi_i2f>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4619      	mov	r1, r3
 80015d0:	4620      	mov	r0, r4
 80015d2:	f7ff fbc5 	bl	8000d60 <__aeabi_fdiv>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	619a      	str	r2, [r3, #24]
}
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4618      	mov	r0, r3
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd90      	pop	{r4, r7, pc}
 80015e8:	54442d18 	.word	0x54442d18
 80015ec:	400921fb 	.word	0x400921fb

080015f0 <_ZN7Encoder4initEv>:

void Encoder::init() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(timer_handle, TIM_CHANNEL_ALL);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69db      	ldr	r3, [r3, #28]
 80015fc:	213c      	movs	r1, #60	@ 0x3c
 80015fe:	4618      	mov	r0, r3
 8001600:	f001 fd0a 	bl	8003018 <HAL_TIM_Encoder_Start>
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <_ZN7Encoder5resetEv>:

void Encoder::reset() {
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
	this->offset_count = this->offset_count + this->getTotalCount();
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681c      	ldr	r4, [r3, #0]
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f000 f8ac 	bl	8001776 <_ZNK7Encoder13getTotalCountEv>
 800161e:	4603      	mov	r3, r0
 8001620:	18e2      	adds	r2, r4, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	601a      	str	r2, [r3, #0]
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
	...

08001630 <_ZN7Encoder6updateEv>:

void Encoder::update() {
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	this->last_count = current_count;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	605a      	str	r2, [r3, #4]
	this->current_count = this->timer_handle->Instance->CNT;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69db      	ldr	r3, [r3, #28]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	461a      	mov	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	609a      	str	r2, [r3, #8]

	float upper_threshold = 0.8 * this->counts_per_revolution;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe fece 	bl	80003f4 <__aeabi_i2d>
 8001658:	a331      	add	r3, pc, #196	@ (adr r3, 8001720 <_ZN7Encoder6updateEv+0xf0>)
 800165a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165e:	f7fe ff33 	bl	80004c8 <__aeabi_dmul>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	4610      	mov	r0, r2
 8001668:	4619      	mov	r1, r3
 800166a:	f7ff f967 	bl	800093c <__aeabi_d2f>
 800166e:	4603      	mov	r3, r0
 8001670:	60fb      	str	r3, [r7, #12]
	float lower_threshold = 0.2 * this->counts_per_revolution;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	4618      	mov	r0, r3
 8001678:	f7fe febc 	bl	80003f4 <__aeabi_i2d>
 800167c:	a32a      	add	r3, pc, #168	@ (adr r3, 8001728 <_ZN7Encoder6updateEv+0xf8>)
 800167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001682:	f7fe ff21 	bl	80004c8 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f7ff f955 	bl	800093c <__aeabi_d2f>
 8001692:	4603      	mov	r3, r0
 8001694:	60bb      	str	r3, [r7, #8]

	if (last_count < lower_threshold && current_count > upper_threshold) {
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fa58 	bl	8000b50 <__aeabi_i2f>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4619      	mov	r1, r3
 80016a4:	68b8      	ldr	r0, [r7, #8]
 80016a6:	f7ff fc63 	bl	8000f70 <__aeabi_fcmpgt>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d011      	beq.n	80016d4 <_ZN7Encoder6updateEv+0xa4>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fa4b 	bl	8000b50 <__aeabi_i2f>
 80016ba:	4603      	mov	r3, r0
 80016bc:	4619      	mov	r1, r3
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	f7ff fc38 	bl	8000f34 <__aeabi_fcmplt>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d004      	beq.n	80016d4 <_ZN7Encoder6updateEv+0xa4>
		this->revolution_count -= 1;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	1e5a      	subs	r2, r3, #1
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	60da      	str	r2, [r3, #12]
	}
	if (current_count < lower_threshold && last_count > upper_threshold) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fa39 	bl	8000b50 <__aeabi_i2f>
 80016de:	4603      	mov	r3, r0
 80016e0:	4619      	mov	r1, r3
 80016e2:	68b8      	ldr	r0, [r7, #8]
 80016e4:	f7ff fc44 	bl	8000f70 <__aeabi_fcmpgt>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d100      	bne.n	80016f0 <_ZN7Encoder6updateEv+0xc0>
		this->revolution_count += 1;
	}
}
 80016ee:	e012      	b.n	8001716 <_ZN7Encoder6updateEv+0xe6>
	if (current_count < lower_threshold && last_count > upper_threshold) {
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fa2b 	bl	8000b50 <__aeabi_i2f>
 80016fa:	4603      	mov	r3, r0
 80016fc:	4619      	mov	r1, r3
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f7ff fc18 	bl	8000f34 <__aeabi_fcmplt>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d100      	bne.n	800170c <_ZN7Encoder6updateEv+0xdc>
}
 800170a:	e004      	b.n	8001716 <_ZN7Encoder6updateEv+0xe6>
		this->revolution_count += 1;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	1c5a      	adds	r2, r3, #1
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	60da      	str	r2, [r3, #12]
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	9999999a 	.word	0x9999999a
 8001724:	3fe99999 	.word	0x3fe99999
 8001728:	9999999a 	.word	0x9999999a
 800172c:	3fc99999 	.word	0x3fc99999

08001730 <_ZNK7Encoder11getDistanceEh>:

float Encoder::getDistance(uint8_t unit) const {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	70fb      	strb	r3, [r7, #3]
	return convert_unit((this->getTotalCount() - offset_count) * meters_per_count, ENCODER_UNITS.METER, unit);
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f000 f81a 	bl	8001776 <_ZNK7Encoder13getTotalCountEv>
 8001742:	4602      	mov	r2, r0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fa00 	bl	8000b50 <__aeabi_i2f>
 8001750:	4602      	mov	r2, r0
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f7ff fa4d 	bl	8000bf8 <__aeabi_fmul>
 800175e:	4603      	mov	r3, r0
 8001760:	4618      	mov	r0, r3
 8001762:	78fb      	ldrb	r3, [r7, #3]
 8001764:	461a      	mov	r2, r3
 8001766:	2103      	movs	r1, #3
 8001768:	f7ff fe02 	bl	8001370 <_Z12convert_unitfhh>
 800176c:	4603      	mov	r3, r0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <_ZNK7Encoder13getTotalCountEv>:

int Encoder::getRevolutionCount() const {
    return this->revolution_count;
}

int Encoder::getTotalCount() const {
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
	return (this->current_count + (this->revolution_count * this->counts_per_revolution) - this->offset_count);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689a      	ldr	r2, [r3, #8]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	6909      	ldr	r1, [r1, #16]
 800178a:	fb01 f303 	mul.w	r3, r1, r3
 800178e:	441a      	add	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	1ad3      	subs	r3, r2, r3
}
 8001796:	4618      	mov	r0, r3
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a4:	f000 fcbc 	bl	8002120 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a8:	f000 f860 	bl	800186c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ac:	f000 f99c 	bl	8001ae8 <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 80017b0:	f000 f8ac 	bl	800190c <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 80017b4:	f000 f90c 	bl	80019d0 <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 80017b8:	f000 f968 	bl	8001a8c <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */

  encoder_x.init();
 80017bc:	4820      	ldr	r0, [pc, #128]	@ (8001840 <main+0xa0>)
 80017be:	f7ff ff17 	bl	80015f0 <_ZN7Encoder4initEv>
  encoder_y.init();
 80017c2:	4820      	ldr	r0, [pc, #128]	@ (8001844 <main+0xa4>)
 80017c4:	f7ff ff14 	bl	80015f0 <_ZN7Encoder4initEv>
  robotOdometry.init();
 80017c8:	481f      	ldr	r0, [pc, #124]	@ (8001848 <main+0xa8>)
 80017ca:	f000 fa35 	bl	8001c38 <_ZN8Odometry4initEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	imu.update_counts();
 80017ce:	481f      	ldr	r0, [pc, #124]	@ (800184c <main+0xac>)
 80017d0:	f7ff fc42 	bl	8001058 <_ZN5GY_2513update_countsEv>
	imu.update_angles();
 80017d4:	481d      	ldr	r0, [pc, #116]	@ (800184c <main+0xac>)
 80017d6:	f7ff fd37 	bl	8001248 <_ZN5GY_2513update_anglesEv>

//    uint32_t current_time = HAL_GetTick();
//	 float delta_t = (current_time - prev_time) / 1000.0f; // Convert ms to seconds
//    prev_time = current_time;

	encoder_x.update();
 80017da:	4819      	ldr	r0, [pc, #100]	@ (8001840 <main+0xa0>)
 80017dc:	f7ff ff28 	bl	8001630 <_ZN7Encoder6updateEv>
    encoder_y.update();
 80017e0:	4818      	ldr	r0, [pc, #96]	@ (8001844 <main+0xa4>)
 80017e2:	f7ff ff25 	bl	8001630 <_ZN7Encoder6updateEv>

    robotOdometry.update();
 80017e6:	4818      	ldr	r0, [pc, #96]	@ (8001848 <main+0xa8>)
 80017e8:	f000 fa58 	bl	8001c9c <_ZN8Odometry6updateEv>

    distanceX = encoder_x.getDistance(ENCODER_UNITS.MILLIMETER);
 80017ec:	2101      	movs	r1, #1
 80017ee:	4814      	ldr	r0, [pc, #80]	@ (8001840 <main+0xa0>)
 80017f0:	f7ff ff9e 	bl	8001730 <_ZNK7Encoder11getDistanceEh>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a16      	ldr	r2, [pc, #88]	@ (8001850 <main+0xb0>)
 80017f8:	6013      	str	r3, [r2, #0]
    distanceY = encoder_y.getDistance(ENCODER_UNITS.MILLIMETER);
 80017fa:	2101      	movs	r1, #1
 80017fc:	4811      	ldr	r0, [pc, #68]	@ (8001844 <main+0xa4>)
 80017fe:	f7ff ff97 	bl	8001730 <_ZNK7Encoder11getDistanceEh>
 8001802:	4603      	mov	r3, r0
 8001804:	4a13      	ldr	r2, [pc, #76]	@ (8001854 <main+0xb4>)
 8001806:	6013      	str	r3, [r2, #0]

    count1 = encoder_x.getTotalCount();
 8001808:	480d      	ldr	r0, [pc, #52]	@ (8001840 <main+0xa0>)
 800180a:	f7ff ffb4 	bl	8001776 <_ZNK7Encoder13getTotalCountEv>
 800180e:	4603      	mov	r3, r0
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff f99d 	bl	8000b50 <__aeabi_i2f>
 8001816:	4603      	mov	r3, r0
 8001818:	4a0f      	ldr	r2, [pc, #60]	@ (8001858 <main+0xb8>)
 800181a:	6013      	str	r3, [r2, #0]
    count2 = encoder_y.getTotalCount();
 800181c:	4809      	ldr	r0, [pc, #36]	@ (8001844 <main+0xa4>)
 800181e:	f7ff ffaa 	bl	8001776 <_ZNK7Encoder13getTotalCountEv>
 8001822:	4603      	mov	r3, r0
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff f993 	bl	8000b50 <__aeabi_i2f>
 800182a:	4603      	mov	r3, r0
 800182c:	4a0b      	ldr	r2, [pc, #44]	@ (800185c <main+0xbc>)
 800182e:	6013      	str	r3, [r2, #0]

    robotOdometry.getValue(x_value, y_value, theta_value);
 8001830:	4b0b      	ldr	r3, [pc, #44]	@ (8001860 <main+0xc0>)
 8001832:	4a0c      	ldr	r2, [pc, #48]	@ (8001864 <main+0xc4>)
 8001834:	490c      	ldr	r1, [pc, #48]	@ (8001868 <main+0xc8>)
 8001836:	4804      	ldr	r0, [pc, #16]	@ (8001848 <main+0xa8>)
 8001838:	f000 fafe 	bl	8001e38 <_ZN8Odometry8getValueERfS0_S0_>
	imu.update_counts();
 800183c:	bf00      	nop
 800183e:	e7c6      	b.n	80017ce <main+0x2e>
 8001840:	200001a4 	.word	0x200001a4
 8001844:	200001c8 	.word	0x200001c8
 8001848:	200001ec 	.word	0x200001ec
 800184c:	2000015c 	.word	0x2000015c
 8001850:	20000214 	.word	0x20000214
 8001854:	20000218 	.word	0x20000218
 8001858:	2000021c 	.word	0x2000021c
 800185c:	20000220 	.word	0x20000220
 8001860:	20000158 	.word	0x20000158
 8001864:	20000154 	.word	0x20000154
 8001868:	20000150 	.word	0x20000150

0800186c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b090      	sub	sp, #64	@ 0x40
 8001870:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001872:	f107 0318 	add.w	r3, r7, #24
 8001876:	2228      	movs	r2, #40	@ 0x28
 8001878:	2100      	movs	r1, #0
 800187a:	4618      	mov	r0, r3
 800187c:	f002 fe18 	bl	80044b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800188e:	2301      	movs	r3, #1
 8001890:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001892:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001896:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001898:	2300      	movs	r3, #0
 800189a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800189c:	2301      	movs	r3, #1
 800189e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a0:	2302      	movs	r3, #2
 80018a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018aa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80018ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b0:	f107 0318 	add.w	r3, r7, #24
 80018b4:	4618      	mov	r0, r3
 80018b6:	f000 fefd 	bl	80026b4 <HAL_RCC_OscConfig>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	bf14      	ite	ne
 80018c0:	2301      	movne	r3, #1
 80018c2:	2300      	moveq	r3, #0
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80018ca:	f000 f92f 	bl	8001b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ce:	230f      	movs	r3, #15
 80018d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d2:	2302      	movs	r3, #2
 80018d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018e4:	1d3b      	adds	r3, r7, #4
 80018e6:	2102      	movs	r1, #2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 f965 	bl	8002bb8 <HAL_RCC_ClockConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	bf14      	ite	ne
 80018f4:	2301      	movne	r3, #1
 80018f6:	2300      	moveq	r3, #0
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80018fe:	f000 f915 	bl	8001b2c <Error_Handler>
  }
}
 8001902:	bf00      	nop
 8001904:	3740      	adds	r7, #64	@ 0x40
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08c      	sub	sp, #48	@ 0x30
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	2224      	movs	r2, #36	@ 0x24
 8001918:	2100      	movs	r1, #0
 800191a:	4618      	mov	r0, r3
 800191c:	f002 fdc8 	bl	80044b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001928:	4b27      	ldr	r3, [pc, #156]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800192a:	4a28      	ldr	r2, [pc, #160]	@ (80019cc <_ZL12MX_TIM1_Initv+0xc0>)
 800192c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800192e:	4b26      	ldr	r3, [pc, #152]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001934:	4b24      	ldr	r3, [pc, #144]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400;
 800193a:	4b23      	ldr	r3, [pc, #140]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800193c:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001940:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001942:	4b21      	ldr	r3, [pc, #132]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001944:	2200      	movs	r2, #0
 8001946:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 800194a:	2200      	movs	r2, #0
 800194c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800194e:	4b1e      	ldr	r3, [pc, #120]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001950:	2280      	movs	r2, #128	@ 0x80
 8001952:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001954:	2303      	movs	r3, #3
 8001956:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001958:	2300      	movs	r3, #0
 800195a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800195c:	2301      	movs	r3, #1
 800195e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001960:	2300      	movs	r3, #0
 8001962:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001968:	2300      	movs	r3, #0
 800196a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800196c:	2301      	movs	r3, #1
 800196e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001970:	2300      	movs	r3, #0
 8001972:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	4619      	mov	r1, r3
 800197e:	4812      	ldr	r0, [pc, #72]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001980:	f001 faa8 	bl	8002ed4 <HAL_TIM_Encoder_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	bf14      	ite	ne
 800198a:	2301      	movne	r3, #1
 800198c:	2300      	moveq	r3, #0
 800198e:	b2db      	uxtb	r3, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <_ZL12MX_TIM1_Initv+0x8c>
  {
    Error_Handler();
 8001994:	f000 f8ca 	bl	8001b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001998:	2300      	movs	r3, #0
 800199a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019a0:	1d3b      	adds	r3, r7, #4
 80019a2:	4619      	mov	r1, r3
 80019a4:	4808      	ldr	r0, [pc, #32]	@ (80019c8 <_ZL12MX_TIM1_Initv+0xbc>)
 80019a6:	f001 fc57 	bl	8003258 <HAL_TIMEx_MasterConfigSynchronization>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	bf14      	ite	ne
 80019b0:	2301      	movne	r3, #1
 80019b2:	2300      	moveq	r3, #0
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <_ZL12MX_TIM1_Initv+0xb2>
  {
    Error_Handler();
 80019ba:	f000 f8b7 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019be:	bf00      	nop
 80019c0:	3730      	adds	r7, #48	@ 0x30
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000078 	.word	0x20000078
 80019cc:	40012c00 	.word	0x40012c00

080019d0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08c      	sub	sp, #48	@ 0x30
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019d6:	f107 030c 	add.w	r3, r7, #12
 80019da:	2224      	movs	r2, #36	@ 0x24
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f002 fd66 	bl	80044b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ec:	4b25      	ldr	r3, [pc, #148]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 80019ee:	4a26      	ldr	r2, [pc, #152]	@ (8001a88 <_ZL12MX_TIM3_Initv+0xb8>)
 80019f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019f2:	4b24      	ldr	r3, [pc, #144]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f8:	4b22      	ldr	r3, [pc, #136]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2400;
 80019fe:	4b21      	ldr	r3, [pc, #132]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 8001a00:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001a04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a06:	4b1f      	ldr	r3, [pc, #124]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a12:	2303      	movs	r3, #3
 8001a14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a26:	2300      	movs	r3, #0
 8001a28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4811      	ldr	r0, [pc, #68]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 8001a3e:	f001 fa49 	bl	8002ed4 <HAL_TIM_Encoder_Init>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	bf14      	ite	ne
 8001a48:	2301      	movne	r3, #1
 8001a4a:	2300      	moveq	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8001a52:	f000 f86b 	bl	8001b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	4619      	mov	r1, r3
 8001a62:	4808      	ldr	r0, [pc, #32]	@ (8001a84 <_ZL12MX_TIM3_Initv+0xb4>)
 8001a64:	f001 fbf8 	bl	8003258 <HAL_TIMEx_MasterConfigSynchronization>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	bf14      	ite	ne
 8001a6e:	2301      	movne	r3, #1
 8001a70:	2300      	moveq	r3, #0
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 8001a78:	f000 f858 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a7c:	bf00      	nop
 8001a7e:	3730      	adds	r7, #48	@ 0x30
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200000c0 	.word	0x200000c0
 8001a88:	40000400 	.word	0x40000400

08001a8c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a90:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a92:	4a14      	ldr	r2, [pc, #80]	@ (8001ae4 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001a94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a96:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ab2:	220c      	movs	r2, #12
 8001ab4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ac2:	4807      	ldr	r0, [pc, #28]	@ (8001ae0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ac4:	f001 fc26 	bl	8003314 <HAL_UART_Init>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	bf14      	ite	ne
 8001ace:	2301      	movne	r3, #1
 8001ad0:	2300      	moveq	r3, #0
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001ad8:	f000 f828 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000108 	.word	0x20000108
 8001ae4:	40004400 	.word	0x40004400

08001ae8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aee:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <_ZL12MX_GPIO_Initv+0x40>)
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	4a0d      	ldr	r2, [pc, #52]	@ (8001b28 <_ZL12MX_GPIO_Initv+0x40>)
 8001af4:	f043 0320 	orr.w	r3, r3, #32
 8001af8:	6193      	str	r3, [r2, #24]
 8001afa:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <_ZL12MX_GPIO_Initv+0x40>)
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	f003 0320 	and.w	r3, r3, #32
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b06:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <_ZL12MX_GPIO_Initv+0x40>)
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	4a07      	ldr	r2, [pc, #28]	@ (8001b28 <_ZL12MX_GPIO_Initv+0x40>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6193      	str	r3, [r2, #24]
 8001b12:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <_ZL12MX_GPIO_Initv+0x40>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	603b      	str	r3, [r7, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr
 8001b28:	40021000 	.word	0x40021000

08001b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b30:	b672      	cpsid	i
}
 8001b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <Error_Handler+0x8>

08001b38 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af02      	add	r7, sp, #8
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d124      	bne.n	8001b92 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d11f      	bne.n	8001b92 <_Z41__static_initialization_and_destruction_0ii+0x5a>
GY_25 imu(huart2);
 8001b52:	4912      	ldr	r1, [pc, #72]	@ (8001b9c <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001b54:	4812      	ldr	r0, [pc, #72]	@ (8001ba0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001b56:	f7ff fa3b 	bl	8000fd0 <_ZN5GY_25C1ER20__UART_HandleTypeDef>
Encoder encoder_x(&htim1, 600, 58.0, ENCODER_UNITS.MILLIMETER);
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001b60:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001b64:	4910      	ldr	r1, [pc, #64]	@ (8001ba8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001b66:	4811      	ldr	r0, [pc, #68]	@ (8001bac <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8001b68:	f7ff fcf2 	bl	8001550 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
Encoder encoder_y(&htim3, 600, 58.0, ENCODER_UNITS.MILLIMETER);
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001b72:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001b76:	490e      	ldr	r1, [pc, #56]	@ (8001bb0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8001b78:	480e      	ldr	r0, [pc, #56]	@ (8001bb4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8001b7a:	f7ff fce9 	bl	8001550 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
Odometry robotOdometry(encoder_x, encoder_y, imu, 125.0, 125.0);
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8001b80:	9301      	str	r3, [sp, #4]
 8001b82:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001b88:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8001b8a:	4908      	ldr	r1, [pc, #32]	@ (8001bac <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8001b8c:	480b      	ldr	r0, [pc, #44]	@ (8001bbc <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8001b8e:	f000 f837 	bl	8001c00 <_ZN8OdometryC1ER7EncoderS1_R5GY_25ff>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000108 	.word	0x20000108
 8001ba0:	2000015c 	.word	0x2000015c
 8001ba4:	42680000 	.word	0x42680000
 8001ba8:	20000078 	.word	0x20000078
 8001bac:	200001a4 	.word	0x200001a4
 8001bb0:	200000c0 	.word	0x200000c0
 8001bb4:	200001c8 	.word	0x200001c8
 8001bb8:	42fa0000 	.word	0x42fa0000
 8001bbc:	200001ec 	.word	0x200001ec

08001bc0 <_GLOBAL__sub_I_htim1>:
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001bc8:	2001      	movs	r0, #1
 8001bca:	f7ff ffb5 	bl	8001b38 <_Z41__static_initialization_and_destruction_0ii>
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f001 fe57 	bl	800388c <cosf>
 8001bde:	4603      	mov	r3, r0
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f001 fe83 	bl	80038fc <sinf>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_ZN8OdometryC1ER7EncoderS1_R5GY_25ff>:
#include "encoder.h"
#include "GY_25.h"
#include "math.h"
#define PI 3.14159265358979323846f

Odometry::Odometry(Encoder& x_encoder, Encoder& y_encoder, GY_25& imu, float x_offset, float y_offset)
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
 8001c0c:	603b      	str	r3, [r7, #0]
    : x_encoder(x_encoder), y_encoder(y_encoder),imu(imu), x_offset(x_offset), y_offset(y_offset) {
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	619a      	str	r2, [r3, #24]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	69fa      	ldr	r2, [r7, #28]
 8001c2a:	61da      	str	r2, [r3, #28]

}
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <_ZN8Odometry4initEv>:

void Odometry::init() {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	x_encoder.reset();
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fce1 	bl	800160c <_ZN7Encoder5resetEv>
	y_encoder.reset();
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fcdc 	bl	800160c <_ZN7Encoder5resetEv>
    x = 0.0f;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
    y = 0.0f;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	611a      	str	r2, [r3, #16]
    theta = 0.0f;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	615a      	str	r2, [r3, #20]
    prev_x_ticks = 0;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	621a      	str	r2, [r3, #32]
    prev_y_ticks = 0;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_ZN8Odometry13getYawFromIMUEv>:

float Odometry::getYawFromIMU(){
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	return imu.x_angle;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <_ZN8Odometry6updateEv>:


void Odometry::update() {
 8001c9c:	b590      	push	{r4, r7, lr}
 8001c9e:	b08d      	sub	sp, #52	@ 0x34
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]

    float current_x_ticks = x_encoder.getTotalCount();
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fd64 	bl	8001776 <_ZNK7Encoder13getTotalCountEv>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe ff4d 	bl	8000b50 <__aeabi_i2f>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float current_y_ticks = y_encoder.getTotalCount();
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff fd59 	bl	8001776 <_ZNK7Encoder13getTotalCountEv>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe ff42 	bl	8000b50 <__aeabi_i2f>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	62bb      	str	r3, [r7, #40]	@ 0x28

    float delta_x_ticks = current_x_ticks - prev_x_ticks;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001cd8:	f7fe fe84 	bl	80009e4 <__aeabi_fsub>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	627b      	str	r3, [r7, #36]	@ 0x24
    float delta_y_ticks = current_y_ticks - prev_y_ticks;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ce8:	f7fe fe7c 	bl	80009e4 <__aeabi_fsub>
 8001cec:	4603      	mov	r3, r0
 8001cee:	623b      	str	r3, [r7, #32]

    prev_x_ticks = current_x_ticks;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cf4:	621a      	str	r2, [r3, #32]
    prev_y_ticks = current_y_ticks;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cfa:	625a      	str	r2, [r3, #36]	@ 0x24

    float new_theta = getYawFromIMU();
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff ffc1 	bl	8001c84 <_ZN8Odometry13getYawFromIMUEv>
 8001d02:	61f8      	str	r0, [r7, #28]
    float delta_theta = new_theta - theta;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	695b      	ldr	r3, [r3, #20]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	69f8      	ldr	r0, [r7, #28]
 8001d0c:	f7fe fe6a 	bl	80009e4 <__aeabi_fsub>
 8001d10:	4603      	mov	r3, r0
 8001d12:	61bb      	str	r3, [r7, #24]

    theta = new_theta;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69fa      	ldr	r2, [r7, #28]
 8001d18:	615a      	str	r2, [r3, #20]

    float rad_per_tick = (2 * PI * x_encoder.diameter_in_meter / 2) / 2400;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	4943      	ldr	r1, [pc, #268]	@ (8001e30 <_ZN8Odometry6updateEv+0x194>)
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7fe ff68 	bl	8000bf8 <__aeabi_fmul>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff f816 	bl	8000d60 <__aeabi_fdiv>
 8001d34:	4603      	mov	r3, r0
 8001d36:	493f      	ldr	r1, [pc, #252]	@ (8001e34 <_ZN8Odometry6updateEv+0x198>)
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff f811 	bl	8000d60 <__aeabi_fdiv>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	617b      	str	r3, [r7, #20]

    float delta_x = delta_x_ticks * (rad_per_tick - x_offset * delta_theta);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	69b9      	ldr	r1, [r7, #24]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe ff55 	bl	8000bf8 <__aeabi_fmul>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	4619      	mov	r1, r3
 8001d52:	6978      	ldr	r0, [r7, #20]
 8001d54:	f7fe fe46 	bl	80009e4 <__aeabi_fsub>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d5e:	f7fe ff4b 	bl	8000bf8 <__aeabi_fmul>
 8001d62:	4603      	mov	r3, r0
 8001d64:	613b      	str	r3, [r7, #16]
    float delta_y = delta_y_ticks * (rad_per_tick + y_offset * delta_theta);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69db      	ldr	r3, [r3, #28]
 8001d6a:	69b9      	ldr	r1, [r7, #24]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe ff43 	bl	8000bf8 <__aeabi_fmul>
 8001d72:	4603      	mov	r3, r0
 8001d74:	6979      	ldr	r1, [r7, #20]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fe36 	bl	80009e8 <__addsf3>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	4619      	mov	r1, r3
 8001d80:	6a38      	ldr	r0, [r7, #32]
 8001d82:	f7fe ff39 	bl	8000bf8 <__aeabi_fmul>
 8001d86:	4603      	mov	r3, r0
 8001d88:	60fb      	str	r3, [r7, #12]

    x += (delta_x * cos(theta)) - (delta_y * sin(theta));
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff ff1e 	bl	8001bd0 <_ZSt3cosf>
 8001d94:	4603      	mov	r3, r0
 8001d96:	6939      	ldr	r1, [r7, #16]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe ff2d 	bl	8000bf8 <__aeabi_fmul>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	461c      	mov	r4, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff ff1e 	bl	8001be8 <_ZSt3sinf>
 8001dac:	4603      	mov	r3, r0
 8001dae:	68f9      	ldr	r1, [r7, #12]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe ff21 	bl	8000bf8 <__aeabi_fmul>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4619      	mov	r1, r3
 8001dba:	4620      	mov	r0, r4
 8001dbc:	f7fe fe12 	bl	80009e4 <__aeabi_fsub>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4610      	mov	r0, r2
 8001dcc:	f7fe fe0c 	bl	80009e8 <__addsf3>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	60da      	str	r2, [r3, #12]
    y += (delta_x * sin(theta)) + (delta_y * cos(theta));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff ff03 	bl	8001be8 <_ZSt3sinf>
 8001de2:	4603      	mov	r3, r0
 8001de4:	6939      	ldr	r1, [r7, #16]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe ff06 	bl	8000bf8 <__aeabi_fmul>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461c      	mov	r4, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	695b      	ldr	r3, [r3, #20]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff feeb 	bl	8001bd0 <_ZSt3cosf>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	68f9      	ldr	r1, [r7, #12]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe fefa 	bl	8000bf8 <__aeabi_fmul>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4619      	mov	r1, r3
 8001e08:	4620      	mov	r0, r4
 8001e0a:	f7fe fded 	bl	80009e8 <__addsf3>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	461a      	mov	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f7fe fde5 	bl	80009e8 <__addsf3>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	611a      	str	r2, [r3, #16]
}
 8001e26:	bf00      	nop
 8001e28:	3734      	adds	r7, #52	@ 0x34
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd90      	pop	{r4, r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40c90fdb 	.word	0x40c90fdb
 8001e34:	45160000 	.word	0x45160000

08001e38 <_ZN8Odometry8getValueERfS0_S0_>:

void Odometry::getValue(float& x_value, float& y_value, float& theta_value) {
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	603b      	str	r3, [r7, #0]
    x_value = x;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	601a      	str	r2, [r3, #0]
    y_value = y;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	691a      	ldr	r2, [r3, #16]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	601a      	str	r2, [r3, #0]
    theta_value = theta;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	695a      	ldr	r2, [r3, #20]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	601a      	str	r2, [r3, #0]
}
 8001e5e:	bf00      	nop
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	4a14      	ldr	r2, [pc, #80]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	6193      	str	r3, [r2, #24]
 8001e7a:	4b12      	ldr	r3, [pc, #72]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	61d3      	str	r3, [r2, #28]
 8001e92:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <HAL_MspInit+0x60>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	4a04      	ldr	r2, [pc, #16]	@ (8001ec8 <HAL_MspInit+0x60>)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	40010000 	.word	0x40010000

08001ecc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	@ 0x28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 0318 	add.w	r3, r7, #24
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a2b      	ldr	r2, [pc, #172]	@ (8001f94 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d125      	bne.n	8001f38 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eec:	4b2a      	ldr	r3, [pc, #168]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4a29      	ldr	r2, [pc, #164]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001ef2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ef6:	6193      	str	r3, [r2, #24]
 8001ef8:	4b27      	ldr	r3, [pc, #156]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b24      	ldr	r3, [pc, #144]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	4a23      	ldr	r2, [pc, #140]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f0a:	f043 0304 	orr.w	r3, r3, #4
 8001f0e:	6193      	str	r3, [r2, #24]
 8001f10:	4b21      	ldr	r3, [pc, #132]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	f003 0304 	and.w	r3, r3, #4
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f1c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2a:	f107 0318 	add.w	r3, r7, #24
 8001f2e:	4619      	mov	r1, r3
 8001f30:	481a      	ldr	r0, [pc, #104]	@ (8001f9c <HAL_TIM_Encoder_MspInit+0xd0>)
 8001f32:	f000 fa3b 	bl	80023ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f36:	e028      	b.n	8001f8a <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM3)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a18      	ldr	r2, [pc, #96]	@ (8001fa0 <HAL_TIM_Encoder_MspInit+0xd4>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d123      	bne.n	8001f8a <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	4a14      	ldr	r2, [pc, #80]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	61d3      	str	r3, [r2, #28]
 8001f4e:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	6193      	str	r3, [r2, #24]
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f72:	23c0      	movs	r3, #192	@ 0xc0
 8001f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7e:	f107 0318 	add.w	r3, r7, #24
 8001f82:	4619      	mov	r1, r3
 8001f84:	4805      	ldr	r0, [pc, #20]	@ (8001f9c <HAL_TIM_Encoder_MspInit+0xd0>)
 8001f86:	f000 fa11 	bl	80023ac <HAL_GPIO_Init>
}
 8001f8a:	bf00      	nop
 8001f8c:	3728      	adds	r7, #40	@ 0x28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40012c00 	.word	0x40012c00
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40010800 	.word	0x40010800
 8001fa0:	40000400 	.word	0x40000400

08001fa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a1b      	ldr	r2, [pc, #108]	@ (800202c <HAL_UART_MspInit+0x88>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d12f      	bne.n	8002024 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002030 <HAL_UART_MspInit+0x8c>)
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	4a19      	ldr	r2, [pc, #100]	@ (8002030 <HAL_UART_MspInit+0x8c>)
 8001fca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fce:	61d3      	str	r3, [r2, #28]
 8001fd0:	4b17      	ldr	r3, [pc, #92]	@ (8002030 <HAL_UART_MspInit+0x8c>)
 8001fd2:	69db      	ldr	r3, [r3, #28]
 8001fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fdc:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <HAL_UART_MspInit+0x8c>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	4a13      	ldr	r2, [pc, #76]	@ (8002030 <HAL_UART_MspInit+0x8c>)
 8001fe2:	f043 0304 	orr.w	r3, r3, #4
 8001fe6:	6193      	str	r3, [r2, #24]
 8001fe8:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <HAL_UART_MspInit+0x8c>)
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	60bb      	str	r3, [r7, #8]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ff4:	2304      	movs	r3, #4
 8001ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002000:	f107 0310 	add.w	r3, r7, #16
 8002004:	4619      	mov	r1, r3
 8002006:	480b      	ldr	r0, [pc, #44]	@ (8002034 <HAL_UART_MspInit+0x90>)
 8002008:	f000 f9d0 	bl	80023ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800200c:	2308      	movs	r3, #8
 800200e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 0310 	add.w	r3, r7, #16
 800201c:	4619      	mov	r1, r3
 800201e:	4805      	ldr	r0, [pc, #20]	@ (8002034 <HAL_UART_MspInit+0x90>)
 8002020:	f000 f9c4 	bl	80023ac <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002024:	bf00      	nop
 8002026:	3720      	adds	r7, #32
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40004400 	.word	0x40004400
 8002030:	40021000 	.word	0x40021000
 8002034:	40010800 	.word	0x40010800

08002038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <NMI_Handler+0x4>

08002040 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <HardFault_Handler+0x4>

08002048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <MemManage_Handler+0x4>

08002050 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <BusFault_Handler+0x4>

08002058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <UsageFault_Handler+0x4>

08002060 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr

0800206c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr

08002078 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr

08002084 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002088:	f000 f890 	bl	80021ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800208c:	bf00      	nop
 800208e:	bd80      	pop	{r7, pc}

08002090 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800209a:	f002 fa11 	bl	80044c0 <__errno>
 800209e:	4603      	mov	r3, r0
 80020a0:	2216      	movs	r2, #22
 80020a2:	601a      	str	r2, [r3, #0]
  return -1;
 80020a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <_exit>:

void _exit (int status)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020b8:	f04f 31ff 	mov.w	r1, #4294967295
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff ffe7 	bl	8002090 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020c2:	bf00      	nop
 80020c4:	e7fd      	b.n	80020c2 <_exit+0x12>

080020c6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020c6:	b480      	push	{r7}
 80020c8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020ca:	bf00      	nop
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
	...

080020d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020d4:	f7ff fff7 	bl	80020c6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020d8:	480b      	ldr	r0, [pc, #44]	@ (8002108 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020da:	490c      	ldr	r1, [pc, #48]	@ (800210c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002110 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e0:	e002      	b.n	80020e8 <LoopCopyDataInit>

080020e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020e6:	3304      	adds	r3, #4

080020e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020ec:	d3f9      	bcc.n	80020e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ee:	4a09      	ldr	r2, [pc, #36]	@ (8002114 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020f0:	4c09      	ldr	r4, [pc, #36]	@ (8002118 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f4:	e001      	b.n	80020fa <LoopFillZerobss>

080020f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f8:	3204      	adds	r2, #4

080020fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020fc:	d3fb      	bcc.n	80020f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020fe:	f002 f9e5 	bl	80044cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002102:	f7ff fb4d 	bl	80017a0 <main>
  bx lr
 8002106:	4770      	bx	lr
  ldr r0, =_sdata
 8002108:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800210c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002110:	08004938 	.word	0x08004938
  ldr r2, =_sbss
 8002114:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002118:	20000364 	.word	0x20000364

0800211c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800211c:	e7fe      	b.n	800211c <ADC1_2_IRQHandler>
	...

08002120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <HAL_Init+0x28>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a07      	ldr	r2, [pc, #28]	@ (8002148 <HAL_Init+0x28>)
 800212a:	f043 0310 	orr.w	r3, r3, #16
 800212e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002130:	2003      	movs	r0, #3
 8002132:	f000 f907 	bl	8002344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002136:	200f      	movs	r0, #15
 8002138:	f000 f808 	bl	800214c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800213c:	f7ff fe94 	bl	8001e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40022000 	.word	0x40022000

0800214c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002154:	4b12      	ldr	r3, [pc, #72]	@ (80021a0 <HAL_InitTick+0x54>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <HAL_InitTick+0x58>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	4619      	mov	r1, r3
 800215e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002162:	fbb3 f3f1 	udiv	r3, r3, r1
 8002166:	fbb2 f3f3 	udiv	r3, r2, r3
 800216a:	4618      	mov	r0, r3
 800216c:	f000 f911 	bl	8002392 <HAL_SYSTICK_Config>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e00e      	b.n	8002198 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b0f      	cmp	r3, #15
 800217e:	d80a      	bhi.n	8002196 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002180:	2200      	movs	r2, #0
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	f04f 30ff 	mov.w	r0, #4294967295
 8002188:	f000 f8e7 	bl	800235a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800218c:	4a06      	ldr	r2, [pc, #24]	@ (80021a8 <HAL_InitTick+0x5c>)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002192:	2300      	movs	r3, #0
 8002194:	e000      	b.n	8002198 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000000 	.word	0x20000000
 80021a4:	20000008 	.word	0x20000008
 80021a8:	20000004 	.word	0x20000004

080021ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_IncTick+0x1c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <HAL_IncTick+0x20>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4413      	add	r3, r2
 80021bc:	4a03      	ldr	r2, [pc, #12]	@ (80021cc <HAL_IncTick+0x20>)
 80021be:	6013      	str	r3, [r2, #0]
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	20000008 	.word	0x20000008
 80021cc:	20000224 	.word	0x20000224

080021d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return uwTick;
 80021d4:	4b02      	ldr	r3, [pc, #8]	@ (80021e0 <HAL_GetTick+0x10>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	20000224 	.word	0x20000224

080021e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002200:	4013      	ands	r3, r2
 8002202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800220c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002216:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	60d3      	str	r3, [r2, #12]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002230:	4b04      	ldr	r3, [pc, #16]	@ (8002244 <__NVIC_GetPriorityGrouping+0x18>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	0a1b      	lsrs	r3, r3, #8
 8002236:	f003 0307 	and.w	r3, r3, #7
}
 800223a:	4618      	mov	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	db0a      	blt.n	8002272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	b2da      	uxtb	r2, r3
 8002260:	490c      	ldr	r1, [pc, #48]	@ (8002294 <__NVIC_SetPriority+0x4c>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	0112      	lsls	r2, r2, #4
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	440b      	add	r3, r1
 800226c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002270:	e00a      	b.n	8002288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4908      	ldr	r1, [pc, #32]	@ (8002298 <__NVIC_SetPriority+0x50>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	3b04      	subs	r3, #4
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	440b      	add	r3, r1
 8002286:	761a      	strb	r2, [r3, #24]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	bc80      	pop	{r7}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	@ 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f1c3 0307 	rsb	r3, r3, #7
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	bf28      	it	cs
 80022ba:	2304      	movcs	r3, #4
 80022bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3304      	adds	r3, #4
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d902      	bls.n	80022cc <NVIC_EncodePriority+0x30>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3b03      	subs	r3, #3
 80022ca:	e000      	b.n	80022ce <NVIC_EncodePriority+0x32>
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	f04f 32ff 	mov.w	r2, #4294967295
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43d9      	mvns	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	4313      	orrs	r3, r2
         );
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	@ 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3b01      	subs	r3, #1
 800230c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002310:	d301      	bcc.n	8002316 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002312:	2301      	movs	r3, #1
 8002314:	e00f      	b.n	8002336 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002316:	4a0a      	ldr	r2, [pc, #40]	@ (8002340 <SysTick_Config+0x40>)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3b01      	subs	r3, #1
 800231c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800231e:	210f      	movs	r1, #15
 8002320:	f04f 30ff 	mov.w	r0, #4294967295
 8002324:	f7ff ff90 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002328:	4b05      	ldr	r3, [pc, #20]	@ (8002340 <SysTick_Config+0x40>)
 800232a:	2200      	movs	r2, #0
 800232c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800232e:	4b04      	ldr	r3, [pc, #16]	@ (8002340 <SysTick_Config+0x40>)
 8002330:	2207      	movs	r2, #7
 8002332:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	e000e010 	.word	0xe000e010

08002344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff49 	bl	80021e4 <__NVIC_SetPriorityGrouping>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235a:	b580      	push	{r7, lr}
 800235c:	b086      	sub	sp, #24
 800235e:	af00      	add	r7, sp, #0
 8002360:	4603      	mov	r3, r0
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
 8002366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800236c:	f7ff ff5e 	bl	800222c <__NVIC_GetPriorityGrouping>
 8002370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	6978      	ldr	r0, [r7, #20]
 8002378:	f7ff ff90 	bl	800229c <NVIC_EncodePriority>
 800237c:	4602      	mov	r2, r0
 800237e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002382:	4611      	mov	r1, r2
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff5f 	bl	8002248 <__NVIC_SetPriority>
}
 800238a:	bf00      	nop
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b082      	sub	sp, #8
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff ffb0 	bl	8002300 <SysTick_Config>
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b08b      	sub	sp, #44	@ 0x2c
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023ba:	2300      	movs	r3, #0
 80023bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023be:	e169      	b.n	8002694 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023c0:	2201      	movs	r2, #1
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	69fa      	ldr	r2, [r7, #28]
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	429a      	cmp	r2, r3
 80023da:	f040 8158 	bne.w	800268e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	4a9a      	ldr	r2, [pc, #616]	@ (800264c <HAL_GPIO_Init+0x2a0>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d05e      	beq.n	80024a6 <HAL_GPIO_Init+0xfa>
 80023e8:	4a98      	ldr	r2, [pc, #608]	@ (800264c <HAL_GPIO_Init+0x2a0>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d875      	bhi.n	80024da <HAL_GPIO_Init+0x12e>
 80023ee:	4a98      	ldr	r2, [pc, #608]	@ (8002650 <HAL_GPIO_Init+0x2a4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d058      	beq.n	80024a6 <HAL_GPIO_Init+0xfa>
 80023f4:	4a96      	ldr	r2, [pc, #600]	@ (8002650 <HAL_GPIO_Init+0x2a4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d86f      	bhi.n	80024da <HAL_GPIO_Init+0x12e>
 80023fa:	4a96      	ldr	r2, [pc, #600]	@ (8002654 <HAL_GPIO_Init+0x2a8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d052      	beq.n	80024a6 <HAL_GPIO_Init+0xfa>
 8002400:	4a94      	ldr	r2, [pc, #592]	@ (8002654 <HAL_GPIO_Init+0x2a8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d869      	bhi.n	80024da <HAL_GPIO_Init+0x12e>
 8002406:	4a94      	ldr	r2, [pc, #592]	@ (8002658 <HAL_GPIO_Init+0x2ac>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d04c      	beq.n	80024a6 <HAL_GPIO_Init+0xfa>
 800240c:	4a92      	ldr	r2, [pc, #584]	@ (8002658 <HAL_GPIO_Init+0x2ac>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d863      	bhi.n	80024da <HAL_GPIO_Init+0x12e>
 8002412:	4a92      	ldr	r2, [pc, #584]	@ (800265c <HAL_GPIO_Init+0x2b0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d046      	beq.n	80024a6 <HAL_GPIO_Init+0xfa>
 8002418:	4a90      	ldr	r2, [pc, #576]	@ (800265c <HAL_GPIO_Init+0x2b0>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d85d      	bhi.n	80024da <HAL_GPIO_Init+0x12e>
 800241e:	2b12      	cmp	r3, #18
 8002420:	d82a      	bhi.n	8002478 <HAL_GPIO_Init+0xcc>
 8002422:	2b12      	cmp	r3, #18
 8002424:	d859      	bhi.n	80024da <HAL_GPIO_Init+0x12e>
 8002426:	a201      	add	r2, pc, #4	@ (adr r2, 800242c <HAL_GPIO_Init+0x80>)
 8002428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800242c:	080024a7 	.word	0x080024a7
 8002430:	08002481 	.word	0x08002481
 8002434:	08002493 	.word	0x08002493
 8002438:	080024d5 	.word	0x080024d5
 800243c:	080024db 	.word	0x080024db
 8002440:	080024db 	.word	0x080024db
 8002444:	080024db 	.word	0x080024db
 8002448:	080024db 	.word	0x080024db
 800244c:	080024db 	.word	0x080024db
 8002450:	080024db 	.word	0x080024db
 8002454:	080024db 	.word	0x080024db
 8002458:	080024db 	.word	0x080024db
 800245c:	080024db 	.word	0x080024db
 8002460:	080024db 	.word	0x080024db
 8002464:	080024db 	.word	0x080024db
 8002468:	080024db 	.word	0x080024db
 800246c:	080024db 	.word	0x080024db
 8002470:	08002489 	.word	0x08002489
 8002474:	0800249d 	.word	0x0800249d
 8002478:	4a79      	ldr	r2, [pc, #484]	@ (8002660 <HAL_GPIO_Init+0x2b4>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d013      	beq.n	80024a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800247e:	e02c      	b.n	80024da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	623b      	str	r3, [r7, #32]
          break;
 8002486:	e029      	b.n	80024dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	3304      	adds	r3, #4
 800248e:	623b      	str	r3, [r7, #32]
          break;
 8002490:	e024      	b.n	80024dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	3308      	adds	r3, #8
 8002498:	623b      	str	r3, [r7, #32]
          break;
 800249a:	e01f      	b.n	80024dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	330c      	adds	r3, #12
 80024a2:	623b      	str	r3, [r7, #32]
          break;
 80024a4:	e01a      	b.n	80024dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d102      	bne.n	80024b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024ae:	2304      	movs	r3, #4
 80024b0:	623b      	str	r3, [r7, #32]
          break;
 80024b2:	e013      	b.n	80024dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d105      	bne.n	80024c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024bc:	2308      	movs	r3, #8
 80024be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	69fa      	ldr	r2, [r7, #28]
 80024c4:	611a      	str	r2, [r3, #16]
          break;
 80024c6:	e009      	b.n	80024dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024c8:	2308      	movs	r3, #8
 80024ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69fa      	ldr	r2, [r7, #28]
 80024d0:	615a      	str	r2, [r3, #20]
          break;
 80024d2:	e003      	b.n	80024dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024d4:	2300      	movs	r3, #0
 80024d6:	623b      	str	r3, [r7, #32]
          break;
 80024d8:	e000      	b.n	80024dc <HAL_GPIO_Init+0x130>
          break;
 80024da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	2bff      	cmp	r3, #255	@ 0xff
 80024e0:	d801      	bhi.n	80024e6 <HAL_GPIO_Init+0x13a>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	e001      	b.n	80024ea <HAL_GPIO_Init+0x13e>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3304      	adds	r3, #4
 80024ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	2bff      	cmp	r3, #255	@ 0xff
 80024f0:	d802      	bhi.n	80024f8 <HAL_GPIO_Init+0x14c>
 80024f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	e002      	b.n	80024fe <HAL_GPIO_Init+0x152>
 80024f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fa:	3b08      	subs	r3, #8
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	210f      	movs	r1, #15
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	fa01 f303 	lsl.w	r3, r1, r3
 800250c:	43db      	mvns	r3, r3
 800250e:	401a      	ands	r2, r3
 8002510:	6a39      	ldr	r1, [r7, #32]
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	fa01 f303 	lsl.w	r3, r1, r3
 8002518:	431a      	orrs	r2, r3
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002526:	2b00      	cmp	r3, #0
 8002528:	f000 80b1 	beq.w	800268e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800252c:	4b4d      	ldr	r3, [pc, #308]	@ (8002664 <HAL_GPIO_Init+0x2b8>)
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	4a4c      	ldr	r2, [pc, #304]	@ (8002664 <HAL_GPIO_Init+0x2b8>)
 8002532:	f043 0301 	orr.w	r3, r3, #1
 8002536:	6193      	str	r3, [r2, #24]
 8002538:	4b4a      	ldr	r3, [pc, #296]	@ (8002664 <HAL_GPIO_Init+0x2b8>)
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002544:	4a48      	ldr	r2, [pc, #288]	@ (8002668 <HAL_GPIO_Init+0x2bc>)
 8002546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002548:	089b      	lsrs	r3, r3, #2
 800254a:	3302      	adds	r3, #2
 800254c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002550:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	f003 0303 	and.w	r3, r3, #3
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	220f      	movs	r2, #15
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	4013      	ands	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a40      	ldr	r2, [pc, #256]	@ (800266c <HAL_GPIO_Init+0x2c0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d013      	beq.n	8002598 <HAL_GPIO_Init+0x1ec>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a3f      	ldr	r2, [pc, #252]	@ (8002670 <HAL_GPIO_Init+0x2c4>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d00d      	beq.n	8002594 <HAL_GPIO_Init+0x1e8>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a3e      	ldr	r2, [pc, #248]	@ (8002674 <HAL_GPIO_Init+0x2c8>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d007      	beq.n	8002590 <HAL_GPIO_Init+0x1e4>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a3d      	ldr	r2, [pc, #244]	@ (8002678 <HAL_GPIO_Init+0x2cc>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d101      	bne.n	800258c <HAL_GPIO_Init+0x1e0>
 8002588:	2303      	movs	r3, #3
 800258a:	e006      	b.n	800259a <HAL_GPIO_Init+0x1ee>
 800258c:	2304      	movs	r3, #4
 800258e:	e004      	b.n	800259a <HAL_GPIO_Init+0x1ee>
 8002590:	2302      	movs	r3, #2
 8002592:	e002      	b.n	800259a <HAL_GPIO_Init+0x1ee>
 8002594:	2301      	movs	r3, #1
 8002596:	e000      	b.n	800259a <HAL_GPIO_Init+0x1ee>
 8002598:	2300      	movs	r3, #0
 800259a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800259c:	f002 0203 	and.w	r2, r2, #3
 80025a0:	0092      	lsls	r2, r2, #2
 80025a2:	4093      	lsls	r3, r2
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025aa:	492f      	ldr	r1, [pc, #188]	@ (8002668 <HAL_GPIO_Init+0x2bc>)
 80025ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ae:	089b      	lsrs	r3, r3, #2
 80025b0:	3302      	adds	r3, #2
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d006      	beq.n	80025d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025c4:	4b2d      	ldr	r3, [pc, #180]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	492c      	ldr	r1, [pc, #176]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	608b      	str	r3, [r1, #8]
 80025d0:	e006      	b.n	80025e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025d2:	4b2a      	ldr	r3, [pc, #168]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	43db      	mvns	r3, r3
 80025da:	4928      	ldr	r1, [pc, #160]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025dc:	4013      	ands	r3, r2
 80025de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d006      	beq.n	80025fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025ec:	4b23      	ldr	r3, [pc, #140]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	4922      	ldr	r1, [pc, #136]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60cb      	str	r3, [r1, #12]
 80025f8:	e006      	b.n	8002608 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025fa:	4b20      	ldr	r3, [pc, #128]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 80025fc:	68da      	ldr	r2, [r3, #12]
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	43db      	mvns	r3, r3
 8002602:	491e      	ldr	r1, [pc, #120]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 8002604:	4013      	ands	r3, r2
 8002606:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d006      	beq.n	8002622 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002614:	4b19      	ldr	r3, [pc, #100]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	4918      	ldr	r1, [pc, #96]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	4313      	orrs	r3, r2
 800261e:	604b      	str	r3, [r1, #4]
 8002620:	e006      	b.n	8002630 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002622:	4b16      	ldr	r3, [pc, #88]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	43db      	mvns	r3, r3
 800262a:	4914      	ldr	r1, [pc, #80]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 800262c:	4013      	ands	r3, r2
 800262e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d021      	beq.n	8002680 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800263c:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	490e      	ldr	r1, [pc, #56]	@ (800267c <HAL_GPIO_Init+0x2d0>)
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	4313      	orrs	r3, r2
 8002646:	600b      	str	r3, [r1, #0]
 8002648:	e021      	b.n	800268e <HAL_GPIO_Init+0x2e2>
 800264a:	bf00      	nop
 800264c:	10320000 	.word	0x10320000
 8002650:	10310000 	.word	0x10310000
 8002654:	10220000 	.word	0x10220000
 8002658:	10210000 	.word	0x10210000
 800265c:	10120000 	.word	0x10120000
 8002660:	10110000 	.word	0x10110000
 8002664:	40021000 	.word	0x40021000
 8002668:	40010000 	.word	0x40010000
 800266c:	40010800 	.word	0x40010800
 8002670:	40010c00 	.word	0x40010c00
 8002674:	40011000 	.word	0x40011000
 8002678:	40011400 	.word	0x40011400
 800267c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002680:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	43db      	mvns	r3, r3
 8002688:	4909      	ldr	r1, [pc, #36]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 800268a:	4013      	ands	r3, r2
 800268c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	3301      	adds	r3, #1
 8002692:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269a:	fa22 f303 	lsr.w	r3, r2, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f47f ae8e 	bne.w	80023c0 <HAL_GPIO_Init+0x14>
  }
}
 80026a4:	bf00      	nop
 80026a6:	bf00      	nop
 80026a8:	372c      	adds	r7, #44	@ 0x2c
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	40010400 	.word	0x40010400

080026b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e272      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f000 8087 	beq.w	80027e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026d4:	4b92      	ldr	r3, [pc, #584]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 030c 	and.w	r3, r3, #12
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d00c      	beq.n	80026fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026e0:	4b8f      	ldr	r3, [pc, #572]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 030c 	and.w	r3, r3, #12
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d112      	bne.n	8002712 <HAL_RCC_OscConfig+0x5e>
 80026ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026f8:	d10b      	bne.n	8002712 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026fa:	4b89      	ldr	r3, [pc, #548]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d06c      	beq.n	80027e0 <HAL_RCC_OscConfig+0x12c>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d168      	bne.n	80027e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e24c      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800271a:	d106      	bne.n	800272a <HAL_RCC_OscConfig+0x76>
 800271c:	4b80      	ldr	r3, [pc, #512]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a7f      	ldr	r2, [pc, #508]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	e02e      	b.n	8002788 <HAL_RCC_OscConfig+0xd4>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10c      	bne.n	800274c <HAL_RCC_OscConfig+0x98>
 8002732:	4b7b      	ldr	r3, [pc, #492]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a7a      	ldr	r2, [pc, #488]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	4b78      	ldr	r3, [pc, #480]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a77      	ldr	r2, [pc, #476]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002744:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	e01d      	b.n	8002788 <HAL_RCC_OscConfig+0xd4>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002754:	d10c      	bne.n	8002770 <HAL_RCC_OscConfig+0xbc>
 8002756:	4b72      	ldr	r3, [pc, #456]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a71      	ldr	r2, [pc, #452]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 800275c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	4b6f      	ldr	r3, [pc, #444]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a6e      	ldr	r2, [pc, #440]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800276c:	6013      	str	r3, [r2, #0]
 800276e:	e00b      	b.n	8002788 <HAL_RCC_OscConfig+0xd4>
 8002770:	4b6b      	ldr	r3, [pc, #428]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a6a      	ldr	r2, [pc, #424]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800277a:	6013      	str	r3, [r2, #0]
 800277c:	4b68      	ldr	r3, [pc, #416]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a67      	ldr	r2, [pc, #412]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002786:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d013      	beq.n	80027b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002790:	f7ff fd1e 	bl	80021d0 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002798:	f7ff fd1a 	bl	80021d0 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b64      	cmp	r3, #100	@ 0x64
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e200      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0xe4>
 80027b6:	e014      	b.n	80027e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b8:	f7ff fd0a 	bl	80021d0 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027c0:	f7ff fd06 	bl	80021d0 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b64      	cmp	r3, #100	@ 0x64
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e1ec      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027d2:	4b53      	ldr	r3, [pc, #332]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1f0      	bne.n	80027c0 <HAL_RCC_OscConfig+0x10c>
 80027de:	e000      	b.n	80027e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d063      	beq.n	80028b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027ee:	4b4c      	ldr	r3, [pc, #304]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f003 030c 	and.w	r3, r3, #12
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00b      	beq.n	8002812 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027fa:	4b49      	ldr	r3, [pc, #292]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f003 030c 	and.w	r3, r3, #12
 8002802:	2b08      	cmp	r3, #8
 8002804:	d11c      	bne.n	8002840 <HAL_RCC_OscConfig+0x18c>
 8002806:	4b46      	ldr	r3, [pc, #280]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d116      	bne.n	8002840 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002812:	4b43      	ldr	r3, [pc, #268]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d005      	beq.n	800282a <HAL_RCC_OscConfig+0x176>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d001      	beq.n	800282a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e1c0      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282a:	4b3d      	ldr	r3, [pc, #244]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	4939      	ldr	r1, [pc, #228]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 800283a:	4313      	orrs	r3, r2
 800283c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800283e:	e03a      	b.n	80028b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d020      	beq.n	800288a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002848:	4b36      	ldr	r3, [pc, #216]	@ (8002924 <HAL_RCC_OscConfig+0x270>)
 800284a:	2201      	movs	r2, #1
 800284c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284e:	f7ff fcbf 	bl	80021d0 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002856:	f7ff fcbb 	bl	80021d0 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e1a1      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002868:	4b2d      	ldr	r3, [pc, #180]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0f0      	beq.n	8002856 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002874:	4b2a      	ldr	r3, [pc, #168]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	4927      	ldr	r1, [pc, #156]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	600b      	str	r3, [r1, #0]
 8002888:	e015      	b.n	80028b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800288a:	4b26      	ldr	r3, [pc, #152]	@ (8002924 <HAL_RCC_OscConfig+0x270>)
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002890:	f7ff fc9e 	bl	80021d0 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002898:	f7ff fc9a 	bl	80021d0 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e180      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d03a      	beq.n	8002938 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d019      	beq.n	80028fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028ca:	4b17      	ldr	r3, [pc, #92]	@ (8002928 <HAL_RCC_OscConfig+0x274>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d0:	f7ff fc7e 	bl	80021d0 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d8:	f7ff fc7a 	bl	80021d0 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e160      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002920 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f0      	beq.n	80028d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028f6:	2001      	movs	r0, #1
 80028f8:	f000 face 	bl	8002e98 <RCC_Delay>
 80028fc:	e01c      	b.n	8002938 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <HAL_RCC_OscConfig+0x274>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002904:	f7ff fc64 	bl	80021d0 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800290a:	e00f      	b.n	800292c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800290c:	f7ff fc60 	bl	80021d0 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d908      	bls.n	800292c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e146      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
 800291e:	bf00      	nop
 8002920:	40021000 	.word	0x40021000
 8002924:	42420000 	.word	0x42420000
 8002928:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800292c:	4b92      	ldr	r3, [pc, #584]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1e9      	bne.n	800290c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 80a6 	beq.w	8002a92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002946:	2300      	movs	r3, #0
 8002948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800294a:	4b8b      	ldr	r3, [pc, #556]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10d      	bne.n	8002972 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002956:	4b88      	ldr	r3, [pc, #544]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	4a87      	ldr	r2, [pc, #540]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 800295c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002960:	61d3      	str	r3, [r2, #28]
 8002962:	4b85      	ldr	r3, [pc, #532]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002964:	69db      	ldr	r3, [r3, #28]
 8002966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800296e:	2301      	movs	r3, #1
 8002970:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002972:	4b82      	ldr	r3, [pc, #520]	@ (8002b7c <HAL_RCC_OscConfig+0x4c8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800297a:	2b00      	cmp	r3, #0
 800297c:	d118      	bne.n	80029b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800297e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b7c <HAL_RCC_OscConfig+0x4c8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a7e      	ldr	r2, [pc, #504]	@ (8002b7c <HAL_RCC_OscConfig+0x4c8>)
 8002984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800298a:	f7ff fc21 	bl	80021d0 <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002992:	f7ff fc1d 	bl	80021d0 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b64      	cmp	r3, #100	@ 0x64
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e103      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a4:	4b75      	ldr	r3, [pc, #468]	@ (8002b7c <HAL_RCC_OscConfig+0x4c8>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d106      	bne.n	80029c6 <HAL_RCC_OscConfig+0x312>
 80029b8:	4b6f      	ldr	r3, [pc, #444]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	4a6e      	ldr	r2, [pc, #440]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	f043 0301 	orr.w	r3, r3, #1
 80029c2:	6213      	str	r3, [r2, #32]
 80029c4:	e02d      	b.n	8002a22 <HAL_RCC_OscConfig+0x36e>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0x334>
 80029ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	4a69      	ldr	r2, [pc, #420]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	f023 0301 	bic.w	r3, r3, #1
 80029d8:	6213      	str	r3, [r2, #32]
 80029da:	4b67      	ldr	r3, [pc, #412]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	4a66      	ldr	r2, [pc, #408]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029e0:	f023 0304 	bic.w	r3, r3, #4
 80029e4:	6213      	str	r3, [r2, #32]
 80029e6:	e01c      	b.n	8002a22 <HAL_RCC_OscConfig+0x36e>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	2b05      	cmp	r3, #5
 80029ee:	d10c      	bne.n	8002a0a <HAL_RCC_OscConfig+0x356>
 80029f0:	4b61      	ldr	r3, [pc, #388]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	4a60      	ldr	r2, [pc, #384]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029f6:	f043 0304 	orr.w	r3, r3, #4
 80029fa:	6213      	str	r3, [r2, #32]
 80029fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	4a5d      	ldr	r2, [pc, #372]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	6213      	str	r3, [r2, #32]
 8002a08:	e00b      	b.n	8002a22 <HAL_RCC_OscConfig+0x36e>
 8002a0a:	4b5b      	ldr	r3, [pc, #364]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	4a5a      	ldr	r2, [pc, #360]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	6213      	str	r3, [r2, #32]
 8002a16:	4b58      	ldr	r3, [pc, #352]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	4a57      	ldr	r2, [pc, #348]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a1c:	f023 0304 	bic.w	r3, r3, #4
 8002a20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d015      	beq.n	8002a56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2a:	f7ff fbd1 	bl	80021d0 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a32:	f7ff fbcd 	bl	80021d0 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0b1      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a48:	4b4b      	ldr	r3, [pc, #300]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0ee      	beq.n	8002a32 <HAL_RCC_OscConfig+0x37e>
 8002a54:	e014      	b.n	8002a80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a56:	f7ff fbbb 	bl	80021d0 <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a5c:	e00a      	b.n	8002a74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a5e:	f7ff fbb7 	bl	80021d0 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e09b      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a74:	4b40      	ldr	r3, [pc, #256]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1ee      	bne.n	8002a5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a80:	7dfb      	ldrb	r3, [r7, #23]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d105      	bne.n	8002a92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a86:	4b3c      	ldr	r3, [pc, #240]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	4a3b      	ldr	r2, [pc, #236]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8087 	beq.w	8002baa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a9c:	4b36      	ldr	r3, [pc, #216]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 030c 	and.w	r3, r3, #12
 8002aa4:	2b08      	cmp	r3, #8
 8002aa6:	d061      	beq.n	8002b6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d146      	bne.n	8002b3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab0:	4b33      	ldr	r3, [pc, #204]	@ (8002b80 <HAL_RCC_OscConfig+0x4cc>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab6:	f7ff fb8b 	bl	80021d0 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abe:	f7ff fb87 	bl	80021d0 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e06d      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ad0:	4b29      	ldr	r3, [pc, #164]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1f0      	bne.n	8002abe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ae4:	d108      	bne.n	8002af8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ae6:	4b24      	ldr	r3, [pc, #144]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	4921      	ldr	r1, [pc, #132]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002af8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a19      	ldr	r1, [r3, #32]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	491b      	ldr	r1, [pc, #108]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b10:	4b1b      	ldr	r3, [pc, #108]	@ (8002b80 <HAL_RCC_OscConfig+0x4cc>)
 8002b12:	2201      	movs	r2, #1
 8002b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b16:	f7ff fb5b 	bl	80021d0 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1e:	f7ff fb57 	bl	80021d0 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e03d      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b30:	4b11      	ldr	r3, [pc, #68]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0f0      	beq.n	8002b1e <HAL_RCC_OscConfig+0x46a>
 8002b3c:	e035      	b.n	8002baa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b3e:	4b10      	ldr	r3, [pc, #64]	@ (8002b80 <HAL_RCC_OscConfig+0x4cc>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b44:	f7ff fb44 	bl	80021d0 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7ff fb40 	bl	80021d0 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e026      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b5e:	4b06      	ldr	r3, [pc, #24]	@ (8002b78 <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x498>
 8002b6a:	e01e      	b.n	8002baa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d107      	bne.n	8002b84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e019      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40007000 	.word	0x40007000
 8002b80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b84:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_RCC_OscConfig+0x500>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d106      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d001      	beq.n	8002baa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e000      	b.n	8002bac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40021000 	.word	0x40021000

08002bb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e0d0      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bcc:	4b6a      	ldr	r3, [pc, #424]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	683a      	ldr	r2, [r7, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d910      	bls.n	8002bfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bda:	4b67      	ldr	r3, [pc, #412]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f023 0207 	bic.w	r2, r3, #7
 8002be2:	4965      	ldr	r1, [pc, #404]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bea:	4b63      	ldr	r3, [pc, #396]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d001      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0b8      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d020      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c14:	4b59      	ldr	r3, [pc, #356]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	4a58      	ldr	r2, [pc, #352]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d005      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c2c:	4b53      	ldr	r3, [pc, #332]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	4a52      	ldr	r2, [pc, #328]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002c36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c38:	4b50      	ldr	r3, [pc, #320]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	494d      	ldr	r1, [pc, #308]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d040      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d107      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c5e:	4b47      	ldr	r3, [pc, #284]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d115      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e07f      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d107      	bne.n	8002c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c76:	4b41      	ldr	r3, [pc, #260]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d109      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e073      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c86:	4b3d      	ldr	r3, [pc, #244]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e06b      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c96:	4b39      	ldr	r3, [pc, #228]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f023 0203 	bic.w	r2, r3, #3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	4936      	ldr	r1, [pc, #216]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ca8:	f7ff fa92 	bl	80021d0 <HAL_GetTick>
 8002cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb0:	f7ff fa8e 	bl	80021d0 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e053      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f003 020c 	and.w	r2, r3, #12
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d1eb      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cd8:	4b27      	ldr	r3, [pc, #156]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0307 	and.w	r3, r3, #7
 8002ce0:	683a      	ldr	r2, [r7, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d210      	bcs.n	8002d08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce6:	4b24      	ldr	r3, [pc, #144]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f023 0207 	bic.w	r2, r3, #7
 8002cee:	4922      	ldr	r1, [pc, #136]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf6:	4b20      	ldr	r3, [pc, #128]	@ (8002d78 <HAL_RCC_ClockConfig+0x1c0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d001      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e032      	b.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d14:	4b19      	ldr	r3, [pc, #100]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	4916      	ldr	r1, [pc, #88]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d009      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d32:	4b12      	ldr	r3, [pc, #72]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	490e      	ldr	r1, [pc, #56]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d46:	f000 f821 	bl	8002d8c <HAL_RCC_GetSysClockFreq>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c4>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	091b      	lsrs	r3, r3, #4
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	490a      	ldr	r1, [pc, #40]	@ (8002d80 <HAL_RCC_ClockConfig+0x1c8>)
 8002d58:	5ccb      	ldrb	r3, [r1, r3]
 8002d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5e:	4a09      	ldr	r2, [pc, #36]	@ (8002d84 <HAL_RCC_ClockConfig+0x1cc>)
 8002d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d62:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <HAL_RCC_ClockConfig+0x1d0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff f9f0 	bl	800214c <HAL_InitTick>

  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40022000 	.word	0x40022000
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08004530 	.word	0x08004530
 8002d84:	20000000 	.word	0x20000000
 8002d88:	20000004 	.word	0x20000004

08002d8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	2300      	movs	r3, #0
 8002d98:	60bb      	str	r3, [r7, #8]
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	2300      	movs	r3, #0
 8002da0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002da6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x94>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	d002      	beq.n	8002dbc <HAL_RCC_GetSysClockFreq+0x30>
 8002db6:	2b08      	cmp	r3, #8
 8002db8:	d003      	beq.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x36>
 8002dba:	e027      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dbc:	4b19      	ldr	r3, [pc, #100]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dbe:	613b      	str	r3, [r7, #16]
      break;
 8002dc0:	e027      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	0c9b      	lsrs	r3, r3, #18
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	4a17      	ldr	r2, [pc, #92]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002dcc:	5cd3      	ldrb	r3, [r2, r3]
 8002dce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d010      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dda:	4b11      	ldr	r3, [pc, #68]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	0c5b      	lsrs	r3, r3, #17
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	4a11      	ldr	r2, [pc, #68]	@ (8002e2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002de6:	5cd3      	ldrb	r3, [r2, r3]
 8002de8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dee:	fb03 f202 	mul.w	r2, r3, r2
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df8:	617b      	str	r3, [r7, #20]
 8002dfa:	e004      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8002e30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e00:	fb02 f303 	mul.w	r3, r2, r3
 8002e04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	613b      	str	r3, [r7, #16]
      break;
 8002e0a:	e002      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e0c:	4b05      	ldr	r3, [pc, #20]	@ (8002e24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e0e:	613b      	str	r3, [r7, #16]
      break;
 8002e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e12:	693b      	ldr	r3, [r7, #16]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	371c      	adds	r7, #28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000
 8002e24:	007a1200 	.word	0x007a1200
 8002e28:	08004548 	.word	0x08004548
 8002e2c:	08004558 	.word	0x08004558
 8002e30:	003d0900 	.word	0x003d0900

08002e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e38:	4b02      	ldr	r3, [pc, #8]	@ (8002e44 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	20000000 	.word	0x20000000

08002e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e4c:	f7ff fff2 	bl	8002e34 <HAL_RCC_GetHCLKFreq>
 8002e50:	4602      	mov	r2, r0
 8002e52:	4b05      	ldr	r3, [pc, #20]	@ (8002e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	0a1b      	lsrs	r3, r3, #8
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	4903      	ldr	r1, [pc, #12]	@ (8002e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e5e:	5ccb      	ldrb	r3, [r1, r3]
 8002e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	08004540 	.word	0x08004540

08002e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e74:	f7ff ffde 	bl	8002e34 <HAL_RCC_GetHCLKFreq>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	0adb      	lsrs	r3, r3, #11
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	4903      	ldr	r1, [pc, #12]	@ (8002e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e86:	5ccb      	ldrb	r3, [r1, r3]
 8002e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021000 	.word	0x40021000
 8002e94:	08004540 	.word	0x08004540

08002e98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <RCC_Delay+0x34>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed0 <RCC_Delay+0x38>)
 8002ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eaa:	0a5b      	lsrs	r3, r3, #9
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	fb02 f303 	mul.w	r3, r2, r3
 8002eb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002eb4:	bf00      	nop
  }
  while (Delay --);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	1e5a      	subs	r2, r3, #1
 8002eba:	60fa      	str	r2, [r7, #12]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1f9      	bne.n	8002eb4 <RCC_Delay+0x1c>
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	10624dd3 	.word	0x10624dd3

08002ed4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e093      	b.n	8003010 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d106      	bne.n	8002f02 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7fe ffe5 	bl	8001ecc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2202      	movs	r2, #2
 8002f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f18:	f023 0307 	bic.w	r3, r3, #7
 8002f1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3304      	adds	r3, #4
 8002f26:	4619      	mov	r1, r3
 8002f28:	4610      	mov	r0, r2
 8002f2a:	f000 f903 	bl	8003134 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f56:	f023 0303 	bic.w	r3, r3, #3
 8002f5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	021b      	lsls	r3, r3, #8
 8002f66:	4313      	orrs	r3, r2
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002f74:	f023 030c 	bic.w	r3, r3, #12
 8002f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	68da      	ldr	r2, [r3, #12]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	021b      	lsls	r3, r3, #8
 8002f90:	4313      	orrs	r3, r2
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	011a      	lsls	r2, r3, #4
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	031b      	lsls	r3, r3, #12
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002fb2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003028:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003030:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003038:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003040:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d110      	bne.n	800306a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003048:	7bfb      	ldrb	r3, [r7, #15]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d102      	bne.n	8003054 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800304e:	7b7b      	ldrb	r3, [r7, #13]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d001      	beq.n	8003058 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e069      	b.n	800312c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003068:	e031      	b.n	80030ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b04      	cmp	r3, #4
 800306e:	d110      	bne.n	8003092 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003070:	7bbb      	ldrb	r3, [r7, #14]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d102      	bne.n	800307c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003076:	7b3b      	ldrb	r3, [r7, #12]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d001      	beq.n	8003080 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e055      	b.n	800312c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2202      	movs	r2, #2
 8003084:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003090:	e01d      	b.n	80030ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d108      	bne.n	80030aa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003098:	7bbb      	ldrb	r3, [r7, #14]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d105      	bne.n	80030aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800309e:	7b7b      	ldrb	r3, [r7, #13]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d102      	bne.n	80030aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80030a4:	7b3b      	ldrb	r3, [r7, #12]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d001      	beq.n	80030ae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e03e      	b.n	800312c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2202      	movs	r2, #2
 80030b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2202      	movs	r2, #2
 80030ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2202      	movs	r2, #2
 80030c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2202      	movs	r2, #2
 80030ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_TIM_Encoder_Start+0xc4>
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d008      	beq.n	80030ec <HAL_TIM_Encoder_Start+0xd4>
 80030da:	e00f      	b.n	80030fc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2201      	movs	r2, #1
 80030e2:	2100      	movs	r1, #0
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 f893 	bl	8003210 <TIM_CCxChannelCmd>
      break;
 80030ea:	e016      	b.n	800311a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2201      	movs	r2, #1
 80030f2:	2104      	movs	r1, #4
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 f88b 	bl	8003210 <TIM_CCxChannelCmd>
      break;
 80030fa:	e00e      	b.n	800311a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2201      	movs	r2, #1
 8003102:	2100      	movs	r1, #0
 8003104:	4618      	mov	r0, r3
 8003106:	f000 f883 	bl	8003210 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2201      	movs	r2, #1
 8003110:	2104      	movs	r1, #4
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f87c 	bl	8003210 <TIM_CCxChannelCmd>
      break;
 8003118:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f042 0201 	orr.w	r2, r2, #1
 8003128:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800312a:	2300      	movs	r3, #0
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a2f      	ldr	r2, [pc, #188]	@ (8003204 <TIM_Base_SetConfig+0xd0>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d00b      	beq.n	8003164 <TIM_Base_SetConfig+0x30>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003152:	d007      	beq.n	8003164 <TIM_Base_SetConfig+0x30>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a2c      	ldr	r2, [pc, #176]	@ (8003208 <TIM_Base_SetConfig+0xd4>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d003      	beq.n	8003164 <TIM_Base_SetConfig+0x30>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a2b      	ldr	r2, [pc, #172]	@ (800320c <TIM_Base_SetConfig+0xd8>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d108      	bne.n	8003176 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800316a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a22      	ldr	r2, [pc, #136]	@ (8003204 <TIM_Base_SetConfig+0xd0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00b      	beq.n	8003196 <TIM_Base_SetConfig+0x62>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003184:	d007      	beq.n	8003196 <TIM_Base_SetConfig+0x62>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a1f      	ldr	r2, [pc, #124]	@ (8003208 <TIM_Base_SetConfig+0xd4>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d003      	beq.n	8003196 <TIM_Base_SetConfig+0x62>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a1e      	ldr	r2, [pc, #120]	@ (800320c <TIM_Base_SetConfig+0xd8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d108      	bne.n	80031a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800319c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003204 <TIM_Base_SetConfig+0xd0>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d103      	bne.n	80031dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	f023 0201 	bic.w	r2, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	611a      	str	r2, [r3, #16]
  }
}
 80031fa:	bf00      	nop
 80031fc:	3714      	adds	r7, #20
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr
 8003204:	40012c00 	.word	0x40012c00
 8003208:	40000400 	.word	0x40000400
 800320c:	40000800 	.word	0x40000800

08003210 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f003 031f 	and.w	r3, r3, #31
 8003222:	2201      	movs	r2, #1
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6a1a      	ldr	r2, [r3, #32]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	43db      	mvns	r3, r3
 8003232:	401a      	ands	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a1a      	ldr	r2, [r3, #32]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f003 031f 	and.w	r3, r3, #31
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	431a      	orrs	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	621a      	str	r2, [r3, #32]
}
 800324e:	bf00      	nop
 8003250:	371c      	adds	r7, #28
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800326c:	2302      	movs	r3, #2
 800326e:	e046      	b.n	80032fe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2202      	movs	r2, #2
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003296:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a16      	ldr	r2, [pc, #88]	@ (8003308 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d00e      	beq.n	80032d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032bc:	d009      	beq.n	80032d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a12      	ldr	r2, [pc, #72]	@ (800330c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d004      	beq.n	80032d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a10      	ldr	r2, [pc, #64]	@ (8003310 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d10c      	bne.n	80032ec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3714      	adds	r7, #20
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr
 8003308:	40012c00 	.word	0x40012c00
 800330c:	40000400 	.word	0x40000400
 8003310:	40000800 	.word	0x40000800

08003314 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e042      	b.n	80033ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d106      	bne.n	8003340 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7fe fe32 	bl	8001fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2224      	movs	r2, #36	@ 0x24
 8003344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003356:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 fa09 	bl	8003770 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	691a      	ldr	r2, [r3, #16]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800336c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695a      	ldr	r2, [r3, #20]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800337c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800338c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3708      	adds	r7, #8
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	@ 0x28
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	4613      	mov	r3, r2
 80033c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	d175      	bne.n	80034c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <HAL_UART_Transmit+0x2c>
 80033da:	88fb      	ldrh	r3, [r7, #6]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d101      	bne.n	80033e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e06e      	b.n	80034c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2221      	movs	r2, #33	@ 0x21
 80033ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033f2:	f7fe feed 	bl	80021d0 <HAL_GetTick>
 80033f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	88fa      	ldrh	r2, [r7, #6]
 80033fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	88fa      	ldrh	r2, [r7, #6]
 8003402:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800340c:	d108      	bne.n	8003420 <HAL_UART_Transmit+0x6c>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d104      	bne.n	8003420 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003416:	2300      	movs	r3, #0
 8003418:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	e003      	b.n	8003428 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003424:	2300      	movs	r3, #0
 8003426:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003428:	e02e      	b.n	8003488 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2200      	movs	r2, #0
 8003432:	2180      	movs	r1, #128	@ 0x80
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 f8df 	bl	80035f8 <UART_WaitOnFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d005      	beq.n	800344c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e03a      	b.n	80034c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10b      	bne.n	800346a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003460:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	3302      	adds	r3, #2
 8003466:	61bb      	str	r3, [r7, #24]
 8003468:	e007      	b.n	800347a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	3301      	adds	r3, #1
 8003478:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1cb      	bne.n	800342a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	2200      	movs	r2, #0
 800349a:	2140      	movs	r1, #64	@ 0x40
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f8ab 	bl	80035f8 <UART_WaitOnFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e006      	b.n	80034c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	e000      	b.n	80034c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034c0:	2302      	movs	r3, #2
  }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3720      	adds	r7, #32
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b08a      	sub	sp, #40	@ 0x28
 80034ce:	af02      	add	r7, sp, #8
 80034d0:	60f8      	str	r0, [r7, #12]
 80034d2:	60b9      	str	r1, [r7, #8]
 80034d4:	603b      	str	r3, [r7, #0]
 80034d6:	4613      	mov	r3, r2
 80034d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034da:	2300      	movs	r3, #0
 80034dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b20      	cmp	r3, #32
 80034e8:	f040 8081 	bne.w	80035ee <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <HAL_UART_Receive+0x2e>
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e079      	b.n	80035f0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2222      	movs	r2, #34	@ 0x22
 8003506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003510:	f7fe fe5e 	bl	80021d0 <HAL_GetTick>
 8003514:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	88fa      	ldrh	r2, [r7, #6]
 800351a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	88fa      	ldrh	r2, [r7, #6]
 8003520:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800352a:	d108      	bne.n	800353e <HAL_UART_Receive+0x74>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d104      	bne.n	800353e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003534:	2300      	movs	r3, #0
 8003536:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	61bb      	str	r3, [r7, #24]
 800353c:	e003      	b.n	8003546 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003546:	e047      	b.n	80035d8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	2200      	movs	r2, #0
 8003550:	2120      	movs	r1, #32
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	f000 f850 	bl	80035f8 <UART_WaitOnFlagUntilTimeout>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e042      	b.n	80035f0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10c      	bne.n	800358a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	b29b      	uxth	r3, r3
 8003578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800357c:	b29a      	uxth	r2, r3
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	3302      	adds	r3, #2
 8003586:	61bb      	str	r3, [r7, #24]
 8003588:	e01f      	b.n	80035ca <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003592:	d007      	beq.n	80035a4 <HAL_UART_Receive+0xda>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10a      	bne.n	80035b2 <HAL_UART_Receive+0xe8>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d106      	bne.n	80035b2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	b2da      	uxtb	r2, r3
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	701a      	strb	r2, [r3, #0]
 80035b0:	e008      	b.n	80035c4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	3301      	adds	r3, #1
 80035c8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1b2      	bne.n	8003548 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e000      	b.n	80035f0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80035ee:	2302      	movs	r3, #2
  }
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3720      	adds	r7, #32
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	4613      	mov	r3, r2
 8003606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003608:	e03b      	b.n	8003682 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003610:	d037      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003612:	f7fe fddd 	bl	80021d0 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	6a3a      	ldr	r2, [r7, #32]
 800361e:	429a      	cmp	r2, r3
 8003620:	d302      	bcc.n	8003628 <UART_WaitOnFlagUntilTimeout+0x30>
 8003622:	6a3b      	ldr	r3, [r7, #32]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e03a      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	d023      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0x8a>
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b80      	cmp	r3, #128	@ 0x80
 800363e:	d020      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2b40      	cmp	r3, #64	@ 0x40
 8003644:	d01d      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0308 	and.w	r3, r3, #8
 8003650:	2b08      	cmp	r3, #8
 8003652:	d116      	bne.n	8003682 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	617b      	str	r3, [r7, #20]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	617b      	str	r3, [r7, #20]
 8003668:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 f81d 	bl	80036aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2208      	movs	r2, #8
 8003674:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e00f      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	4013      	ands	r3, r2
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	429a      	cmp	r2, r3
 8003690:	bf0c      	ite	eq
 8003692:	2301      	moveq	r3, #1
 8003694:	2300      	movne	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	79fb      	ldrb	r3, [r7, #7]
 800369c:	429a      	cmp	r2, r3
 800369e:	d0b4      	beq.n	800360a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b095      	sub	sp, #84	@ 0x54
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	330c      	adds	r3, #12
 80036b8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036bc:	e853 3f00 	ldrex	r3, [r3]
 80036c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	330c      	adds	r3, #12
 80036d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80036d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036da:	e841 2300 	strex	r3, r2, [r1]
 80036de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1e5      	bne.n	80036b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	3314      	adds	r3, #20
 80036ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ee:	6a3b      	ldr	r3, [r7, #32]
 80036f0:	e853 3f00 	ldrex	r3, [r3]
 80036f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	f023 0301 	bic.w	r3, r3, #1
 80036fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	3314      	adds	r3, #20
 8003704:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003706:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003708:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800370c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800370e:	e841 2300 	strex	r3, r2, [r1]
 8003712:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1e5      	bne.n	80036e6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371e:	2b01      	cmp	r3, #1
 8003720:	d119      	bne.n	8003756 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	330c      	adds	r3, #12
 8003728:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	e853 3f00 	ldrex	r3, [r3]
 8003730:	60bb      	str	r3, [r7, #8]
   return(result);
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f023 0310 	bic.w	r3, r3, #16
 8003738:	647b      	str	r3, [r7, #68]	@ 0x44
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	330c      	adds	r3, #12
 8003740:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003742:	61ba      	str	r2, [r7, #24]
 8003744:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003746:	6979      	ldr	r1, [r7, #20]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	e841 2300 	strex	r3, r2, [r1]
 800374e:	613b      	str	r3, [r7, #16]
   return(result);
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1e5      	bne.n	8003722 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003764:	bf00      	nop
 8003766:	3754      	adds	r7, #84	@ 0x54
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr
	...

08003770 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	4313      	orrs	r3, r2
 800379e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80037aa:	f023 030c 	bic.w	r3, r3, #12
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6812      	ldr	r2, [r2, #0]
 80037b2:	68b9      	ldr	r1, [r7, #8]
 80037b4:	430b      	orrs	r3, r1
 80037b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699a      	ldr	r2, [r3, #24]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003884 <UART_SetConfig+0x114>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d103      	bne.n	80037e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80037d8:	f7ff fb4a 	bl	8002e70 <HAL_RCC_GetPCLK2Freq>
 80037dc:	60f8      	str	r0, [r7, #12]
 80037de:	e002      	b.n	80037e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80037e0:	f7ff fb32 	bl	8002e48 <HAL_RCC_GetPCLK1Freq>
 80037e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	4613      	mov	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	009a      	lsls	r2, r3, #2
 80037f0:	441a      	add	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fc:	4a22      	ldr	r2, [pc, #136]	@ (8003888 <UART_SetConfig+0x118>)
 80037fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003802:	095b      	lsrs	r3, r3, #5
 8003804:	0119      	lsls	r1, r3, #4
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4613      	mov	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	009a      	lsls	r2, r3, #2
 8003810:	441a      	add	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	fbb2 f2f3 	udiv	r2, r2, r3
 800381c:	4b1a      	ldr	r3, [pc, #104]	@ (8003888 <UART_SetConfig+0x118>)
 800381e:	fba3 0302 	umull	r0, r3, r3, r2
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	2064      	movs	r0, #100	@ 0x64
 8003826:	fb00 f303 	mul.w	r3, r0, r3
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	3332      	adds	r3, #50	@ 0x32
 8003830:	4a15      	ldr	r2, [pc, #84]	@ (8003888 <UART_SetConfig+0x118>)
 8003832:	fba2 2303 	umull	r2, r3, r2, r3
 8003836:	095b      	lsrs	r3, r3, #5
 8003838:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800383c:	4419      	add	r1, r3
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4613      	mov	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	009a      	lsls	r2, r3, #2
 8003848:	441a      	add	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	fbb2 f2f3 	udiv	r2, r2, r3
 8003854:	4b0c      	ldr	r3, [pc, #48]	@ (8003888 <UART_SetConfig+0x118>)
 8003856:	fba3 0302 	umull	r0, r3, r3, r2
 800385a:	095b      	lsrs	r3, r3, #5
 800385c:	2064      	movs	r0, #100	@ 0x64
 800385e:	fb00 f303 	mul.w	r3, r0, r3
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	3332      	adds	r3, #50	@ 0x32
 8003868:	4a07      	ldr	r2, [pc, #28]	@ (8003888 <UART_SetConfig+0x118>)
 800386a:	fba2 2303 	umull	r2, r3, r2, r3
 800386e:	095b      	lsrs	r3, r3, #5
 8003870:	f003 020f 	and.w	r2, r3, #15
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	440a      	add	r2, r1
 800387a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800387c:	bf00      	nop
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40013800 	.word	0x40013800
 8003888:	51eb851f 	.word	0x51eb851f

0800388c <cosf>:
 800388c:	b507      	push	{r0, r1, r2, lr}
 800388e:	4a1a      	ldr	r2, [pc, #104]	@ (80038f8 <cosf+0x6c>)
 8003890:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003894:	4293      	cmp	r3, r2
 8003896:	4601      	mov	r1, r0
 8003898:	d805      	bhi.n	80038a6 <cosf+0x1a>
 800389a:	2100      	movs	r1, #0
 800389c:	b003      	add	sp, #12
 800389e:	f85d eb04 	ldr.w	lr, [sp], #4
 80038a2:	f000 b865 	b.w	8003970 <__kernel_cosf>
 80038a6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80038aa:	d304      	bcc.n	80038b6 <cosf+0x2a>
 80038ac:	f7fd f89a 	bl	80009e4 <__aeabi_fsub>
 80038b0:	b003      	add	sp, #12
 80038b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80038b6:	4669      	mov	r1, sp
 80038b8:	f000 f950 	bl	8003b5c <__ieee754_rem_pio2f>
 80038bc:	f000 0203 	and.w	r2, r0, #3
 80038c0:	2a01      	cmp	r2, #1
 80038c2:	d007      	beq.n	80038d4 <cosf+0x48>
 80038c4:	2a02      	cmp	r2, #2
 80038c6:	d00c      	beq.n	80038e2 <cosf+0x56>
 80038c8:	b982      	cbnz	r2, 80038ec <cosf+0x60>
 80038ca:	9901      	ldr	r1, [sp, #4]
 80038cc:	9800      	ldr	r0, [sp, #0]
 80038ce:	f000 f84f 	bl	8003970 <__kernel_cosf>
 80038d2:	e7ed      	b.n	80038b0 <cosf+0x24>
 80038d4:	9901      	ldr	r1, [sp, #4]
 80038d6:	9800      	ldr	r0, [sp, #0]
 80038d8:	f000 f8ca 	bl	8003a70 <__kernel_sinf>
 80038dc:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80038e0:	e7e6      	b.n	80038b0 <cosf+0x24>
 80038e2:	9901      	ldr	r1, [sp, #4]
 80038e4:	9800      	ldr	r0, [sp, #0]
 80038e6:	f000 f843 	bl	8003970 <__kernel_cosf>
 80038ea:	e7f7      	b.n	80038dc <cosf+0x50>
 80038ec:	2201      	movs	r2, #1
 80038ee:	9901      	ldr	r1, [sp, #4]
 80038f0:	9800      	ldr	r0, [sp, #0]
 80038f2:	f000 f8bd 	bl	8003a70 <__kernel_sinf>
 80038f6:	e7db      	b.n	80038b0 <cosf+0x24>
 80038f8:	3f490fd8 	.word	0x3f490fd8

080038fc <sinf>:
 80038fc:	b507      	push	{r0, r1, r2, lr}
 80038fe:	4a1b      	ldr	r2, [pc, #108]	@ (800396c <sinf+0x70>)
 8003900:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003904:	4293      	cmp	r3, r2
 8003906:	4601      	mov	r1, r0
 8003908:	d806      	bhi.n	8003918 <sinf+0x1c>
 800390a:	2200      	movs	r2, #0
 800390c:	2100      	movs	r1, #0
 800390e:	b003      	add	sp, #12
 8003910:	f85d eb04 	ldr.w	lr, [sp], #4
 8003914:	f000 b8ac 	b.w	8003a70 <__kernel_sinf>
 8003918:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800391c:	d304      	bcc.n	8003928 <sinf+0x2c>
 800391e:	f7fd f861 	bl	80009e4 <__aeabi_fsub>
 8003922:	b003      	add	sp, #12
 8003924:	f85d fb04 	ldr.w	pc, [sp], #4
 8003928:	4669      	mov	r1, sp
 800392a:	f000 f917 	bl	8003b5c <__ieee754_rem_pio2f>
 800392e:	f000 0003 	and.w	r0, r0, #3
 8003932:	2801      	cmp	r0, #1
 8003934:	d008      	beq.n	8003948 <sinf+0x4c>
 8003936:	2802      	cmp	r0, #2
 8003938:	d00b      	beq.n	8003952 <sinf+0x56>
 800393a:	b990      	cbnz	r0, 8003962 <sinf+0x66>
 800393c:	2201      	movs	r2, #1
 800393e:	9901      	ldr	r1, [sp, #4]
 8003940:	9800      	ldr	r0, [sp, #0]
 8003942:	f000 f895 	bl	8003a70 <__kernel_sinf>
 8003946:	e7ec      	b.n	8003922 <sinf+0x26>
 8003948:	9901      	ldr	r1, [sp, #4]
 800394a:	9800      	ldr	r0, [sp, #0]
 800394c:	f000 f810 	bl	8003970 <__kernel_cosf>
 8003950:	e7e7      	b.n	8003922 <sinf+0x26>
 8003952:	2201      	movs	r2, #1
 8003954:	9901      	ldr	r1, [sp, #4]
 8003956:	9800      	ldr	r0, [sp, #0]
 8003958:	f000 f88a 	bl	8003a70 <__kernel_sinf>
 800395c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003960:	e7df      	b.n	8003922 <sinf+0x26>
 8003962:	9901      	ldr	r1, [sp, #4]
 8003964:	9800      	ldr	r0, [sp, #0]
 8003966:	f000 f803 	bl	8003970 <__kernel_cosf>
 800396a:	e7f7      	b.n	800395c <sinf+0x60>
 800396c:	3f490fd8 	.word	0x3f490fd8

08003970 <__kernel_cosf>:
 8003970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003974:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003978:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 800397c:	4606      	mov	r6, r0
 800397e:	4688      	mov	r8, r1
 8003980:	d203      	bcs.n	800398a <__kernel_cosf+0x1a>
 8003982:	f7fd faff 	bl	8000f84 <__aeabi_f2iz>
 8003986:	2800      	cmp	r0, #0
 8003988:	d05c      	beq.n	8003a44 <__kernel_cosf+0xd4>
 800398a:	4631      	mov	r1, r6
 800398c:	4630      	mov	r0, r6
 800398e:	f7fd f933 	bl	8000bf8 <__aeabi_fmul>
 8003992:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003996:	4604      	mov	r4, r0
 8003998:	f7fd f92e 	bl	8000bf8 <__aeabi_fmul>
 800399c:	492b      	ldr	r1, [pc, #172]	@ (8003a4c <__kernel_cosf+0xdc>)
 800399e:	4607      	mov	r7, r0
 80039a0:	4620      	mov	r0, r4
 80039a2:	f7fd f929 	bl	8000bf8 <__aeabi_fmul>
 80039a6:	492a      	ldr	r1, [pc, #168]	@ (8003a50 <__kernel_cosf+0xe0>)
 80039a8:	f7fd f81e 	bl	80009e8 <__addsf3>
 80039ac:	4621      	mov	r1, r4
 80039ae:	f7fd f923 	bl	8000bf8 <__aeabi_fmul>
 80039b2:	4928      	ldr	r1, [pc, #160]	@ (8003a54 <__kernel_cosf+0xe4>)
 80039b4:	f7fd f816 	bl	80009e4 <__aeabi_fsub>
 80039b8:	4621      	mov	r1, r4
 80039ba:	f7fd f91d 	bl	8000bf8 <__aeabi_fmul>
 80039be:	4926      	ldr	r1, [pc, #152]	@ (8003a58 <__kernel_cosf+0xe8>)
 80039c0:	f7fd f812 	bl	80009e8 <__addsf3>
 80039c4:	4621      	mov	r1, r4
 80039c6:	f7fd f917 	bl	8000bf8 <__aeabi_fmul>
 80039ca:	4924      	ldr	r1, [pc, #144]	@ (8003a5c <__kernel_cosf+0xec>)
 80039cc:	f7fd f80a 	bl	80009e4 <__aeabi_fsub>
 80039d0:	4621      	mov	r1, r4
 80039d2:	f7fd f911 	bl	8000bf8 <__aeabi_fmul>
 80039d6:	4922      	ldr	r1, [pc, #136]	@ (8003a60 <__kernel_cosf+0xf0>)
 80039d8:	f7fd f806 	bl	80009e8 <__addsf3>
 80039dc:	4621      	mov	r1, r4
 80039de:	f7fd f90b 	bl	8000bf8 <__aeabi_fmul>
 80039e2:	4621      	mov	r1, r4
 80039e4:	f7fd f908 	bl	8000bf8 <__aeabi_fmul>
 80039e8:	4641      	mov	r1, r8
 80039ea:	4604      	mov	r4, r0
 80039ec:	4630      	mov	r0, r6
 80039ee:	f7fd f903 	bl	8000bf8 <__aeabi_fmul>
 80039f2:	4601      	mov	r1, r0
 80039f4:	4620      	mov	r0, r4
 80039f6:	f7fc fff5 	bl	80009e4 <__aeabi_fsub>
 80039fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003a64 <__kernel_cosf+0xf4>)
 80039fc:	4604      	mov	r4, r0
 80039fe:	429d      	cmp	r5, r3
 8003a00:	d80a      	bhi.n	8003a18 <__kernel_cosf+0xa8>
 8003a02:	4601      	mov	r1, r0
 8003a04:	4638      	mov	r0, r7
 8003a06:	f7fc ffed 	bl	80009e4 <__aeabi_fsub>
 8003a0a:	4601      	mov	r1, r0
 8003a0c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003a10:	f7fc ffe8 	bl	80009e4 <__aeabi_fsub>
 8003a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a18:	4b13      	ldr	r3, [pc, #76]	@ (8003a68 <__kernel_cosf+0xf8>)
 8003a1a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003a1e:	429d      	cmp	r5, r3
 8003a20:	bf8c      	ite	hi
 8003a22:	4d12      	ldrhi	r5, [pc, #72]	@ (8003a6c <__kernel_cosf+0xfc>)
 8003a24:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8003a28:	4629      	mov	r1, r5
 8003a2a:	f7fc ffdb 	bl	80009e4 <__aeabi_fsub>
 8003a2e:	4629      	mov	r1, r5
 8003a30:	4606      	mov	r6, r0
 8003a32:	4638      	mov	r0, r7
 8003a34:	f7fc ffd6 	bl	80009e4 <__aeabi_fsub>
 8003a38:	4621      	mov	r1, r4
 8003a3a:	f7fc ffd3 	bl	80009e4 <__aeabi_fsub>
 8003a3e:	4601      	mov	r1, r0
 8003a40:	4630      	mov	r0, r6
 8003a42:	e7e5      	b.n	8003a10 <__kernel_cosf+0xa0>
 8003a44:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003a48:	e7e4      	b.n	8003a14 <__kernel_cosf+0xa4>
 8003a4a:	bf00      	nop
 8003a4c:	ad47d74e 	.word	0xad47d74e
 8003a50:	310f74f6 	.word	0x310f74f6
 8003a54:	3493f27c 	.word	0x3493f27c
 8003a58:	37d00d01 	.word	0x37d00d01
 8003a5c:	3ab60b61 	.word	0x3ab60b61
 8003a60:	3d2aaaab 	.word	0x3d2aaaab
 8003a64:	3e999999 	.word	0x3e999999
 8003a68:	3f480000 	.word	0x3f480000
 8003a6c:	3e900000 	.word	0x3e900000

08003a70 <__kernel_sinf>:
 8003a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a74:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003a78:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003a7c:	4604      	mov	r4, r0
 8003a7e:	460f      	mov	r7, r1
 8003a80:	4691      	mov	r9, r2
 8003a82:	d203      	bcs.n	8003a8c <__kernel_sinf+0x1c>
 8003a84:	f7fd fa7e 	bl	8000f84 <__aeabi_f2iz>
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	d035      	beq.n	8003af8 <__kernel_sinf+0x88>
 8003a8c:	4621      	mov	r1, r4
 8003a8e:	4620      	mov	r0, r4
 8003a90:	f7fd f8b2 	bl	8000bf8 <__aeabi_fmul>
 8003a94:	4605      	mov	r5, r0
 8003a96:	4601      	mov	r1, r0
 8003a98:	4620      	mov	r0, r4
 8003a9a:	f7fd f8ad 	bl	8000bf8 <__aeabi_fmul>
 8003a9e:	4929      	ldr	r1, [pc, #164]	@ (8003b44 <__kernel_sinf+0xd4>)
 8003aa0:	4606      	mov	r6, r0
 8003aa2:	4628      	mov	r0, r5
 8003aa4:	f7fd f8a8 	bl	8000bf8 <__aeabi_fmul>
 8003aa8:	4927      	ldr	r1, [pc, #156]	@ (8003b48 <__kernel_sinf+0xd8>)
 8003aaa:	f7fc ff9b 	bl	80009e4 <__aeabi_fsub>
 8003aae:	4629      	mov	r1, r5
 8003ab0:	f7fd f8a2 	bl	8000bf8 <__aeabi_fmul>
 8003ab4:	4925      	ldr	r1, [pc, #148]	@ (8003b4c <__kernel_sinf+0xdc>)
 8003ab6:	f7fc ff97 	bl	80009e8 <__addsf3>
 8003aba:	4629      	mov	r1, r5
 8003abc:	f7fd f89c 	bl	8000bf8 <__aeabi_fmul>
 8003ac0:	4923      	ldr	r1, [pc, #140]	@ (8003b50 <__kernel_sinf+0xe0>)
 8003ac2:	f7fc ff8f 	bl	80009e4 <__aeabi_fsub>
 8003ac6:	4629      	mov	r1, r5
 8003ac8:	f7fd f896 	bl	8000bf8 <__aeabi_fmul>
 8003acc:	4921      	ldr	r1, [pc, #132]	@ (8003b54 <__kernel_sinf+0xe4>)
 8003ace:	f7fc ff8b 	bl	80009e8 <__addsf3>
 8003ad2:	4680      	mov	r8, r0
 8003ad4:	f1b9 0f00 	cmp.w	r9, #0
 8003ad8:	d111      	bne.n	8003afe <__kernel_sinf+0x8e>
 8003ada:	4601      	mov	r1, r0
 8003adc:	4628      	mov	r0, r5
 8003ade:	f7fd f88b 	bl	8000bf8 <__aeabi_fmul>
 8003ae2:	491d      	ldr	r1, [pc, #116]	@ (8003b58 <__kernel_sinf+0xe8>)
 8003ae4:	f7fc ff7e 	bl	80009e4 <__aeabi_fsub>
 8003ae8:	4631      	mov	r1, r6
 8003aea:	f7fd f885 	bl	8000bf8 <__aeabi_fmul>
 8003aee:	4601      	mov	r1, r0
 8003af0:	4620      	mov	r0, r4
 8003af2:	f7fc ff79 	bl	80009e8 <__addsf3>
 8003af6:	4604      	mov	r4, r0
 8003af8:	4620      	mov	r0, r4
 8003afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003afe:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003b02:	4638      	mov	r0, r7
 8003b04:	f7fd f878 	bl	8000bf8 <__aeabi_fmul>
 8003b08:	4641      	mov	r1, r8
 8003b0a:	4681      	mov	r9, r0
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	f7fd f873 	bl	8000bf8 <__aeabi_fmul>
 8003b12:	4601      	mov	r1, r0
 8003b14:	4648      	mov	r0, r9
 8003b16:	f7fc ff65 	bl	80009e4 <__aeabi_fsub>
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	f7fd f86c 	bl	8000bf8 <__aeabi_fmul>
 8003b20:	4639      	mov	r1, r7
 8003b22:	f7fc ff5f 	bl	80009e4 <__aeabi_fsub>
 8003b26:	490c      	ldr	r1, [pc, #48]	@ (8003b58 <__kernel_sinf+0xe8>)
 8003b28:	4605      	mov	r5, r0
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	f7fd f864 	bl	8000bf8 <__aeabi_fmul>
 8003b30:	4601      	mov	r1, r0
 8003b32:	4628      	mov	r0, r5
 8003b34:	f7fc ff58 	bl	80009e8 <__addsf3>
 8003b38:	4601      	mov	r1, r0
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	f7fc ff52 	bl	80009e4 <__aeabi_fsub>
 8003b40:	e7d9      	b.n	8003af6 <__kernel_sinf+0x86>
 8003b42:	bf00      	nop
 8003b44:	2f2ec9d3 	.word	0x2f2ec9d3
 8003b48:	32d72f34 	.word	0x32d72f34
 8003b4c:	3638ef1b 	.word	0x3638ef1b
 8003b50:	39500d01 	.word	0x39500d01
 8003b54:	3c088889 	.word	0x3c088889
 8003b58:	3e2aaaab 	.word	0x3e2aaaab

08003b5c <__ieee754_rem_pio2f>:
 8003b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b60:	4aa4      	ldr	r2, [pc, #656]	@ (8003df4 <__ieee754_rem_pio2f+0x298>)
 8003b62:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8003b66:	4590      	cmp	r8, r2
 8003b68:	460c      	mov	r4, r1
 8003b6a:	4682      	mov	sl, r0
 8003b6c:	b087      	sub	sp, #28
 8003b6e:	d804      	bhi.n	8003b7a <__ieee754_rem_pio2f+0x1e>
 8003b70:	2300      	movs	r3, #0
 8003b72:	6008      	str	r0, [r1, #0]
 8003b74:	604b      	str	r3, [r1, #4]
 8003b76:	2500      	movs	r5, #0
 8003b78:	e01d      	b.n	8003bb6 <__ieee754_rem_pio2f+0x5a>
 8003b7a:	4a9f      	ldr	r2, [pc, #636]	@ (8003df8 <__ieee754_rem_pio2f+0x29c>)
 8003b7c:	4590      	cmp	r8, r2
 8003b7e:	d84f      	bhi.n	8003c20 <__ieee754_rem_pio2f+0xc4>
 8003b80:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003b84:	2800      	cmp	r0, #0
 8003b86:	499d      	ldr	r1, [pc, #628]	@ (8003dfc <__ieee754_rem_pio2f+0x2a0>)
 8003b88:	4f9d      	ldr	r7, [pc, #628]	@ (8003e00 <__ieee754_rem_pio2f+0x2a4>)
 8003b8a:	f025 050f 	bic.w	r5, r5, #15
 8003b8e:	dd24      	ble.n	8003bda <__ieee754_rem_pio2f+0x7e>
 8003b90:	f7fc ff28 	bl	80009e4 <__aeabi_fsub>
 8003b94:	42bd      	cmp	r5, r7
 8003b96:	4606      	mov	r6, r0
 8003b98:	d011      	beq.n	8003bbe <__ieee754_rem_pio2f+0x62>
 8003b9a:	499a      	ldr	r1, [pc, #616]	@ (8003e04 <__ieee754_rem_pio2f+0x2a8>)
 8003b9c:	f7fc ff22 	bl	80009e4 <__aeabi_fsub>
 8003ba0:	4601      	mov	r1, r0
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	4630      	mov	r0, r6
 8003ba6:	f7fc ff1d 	bl	80009e4 <__aeabi_fsub>
 8003baa:	4996      	ldr	r1, [pc, #600]	@ (8003e04 <__ieee754_rem_pio2f+0x2a8>)
 8003bac:	f7fc ff1a 	bl	80009e4 <__aeabi_fsub>
 8003bb0:	6025      	str	r5, [r4, #0]
 8003bb2:	2501      	movs	r5, #1
 8003bb4:	6060      	str	r0, [r4, #4]
 8003bb6:	4628      	mov	r0, r5
 8003bb8:	b007      	add	sp, #28
 8003bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bbe:	4992      	ldr	r1, [pc, #584]	@ (8003e08 <__ieee754_rem_pio2f+0x2ac>)
 8003bc0:	f7fc ff10 	bl	80009e4 <__aeabi_fsub>
 8003bc4:	4991      	ldr	r1, [pc, #580]	@ (8003e0c <__ieee754_rem_pio2f+0x2b0>)
 8003bc6:	4606      	mov	r6, r0
 8003bc8:	f7fc ff0c 	bl	80009e4 <__aeabi_fsub>
 8003bcc:	4601      	mov	r1, r0
 8003bce:	4605      	mov	r5, r0
 8003bd0:	4630      	mov	r0, r6
 8003bd2:	f7fc ff07 	bl	80009e4 <__aeabi_fsub>
 8003bd6:	498d      	ldr	r1, [pc, #564]	@ (8003e0c <__ieee754_rem_pio2f+0x2b0>)
 8003bd8:	e7e8      	b.n	8003bac <__ieee754_rem_pio2f+0x50>
 8003bda:	f7fc ff05 	bl	80009e8 <__addsf3>
 8003bde:	42bd      	cmp	r5, r7
 8003be0:	4606      	mov	r6, r0
 8003be2:	d00f      	beq.n	8003c04 <__ieee754_rem_pio2f+0xa8>
 8003be4:	4987      	ldr	r1, [pc, #540]	@ (8003e04 <__ieee754_rem_pio2f+0x2a8>)
 8003be6:	f7fc feff 	bl	80009e8 <__addsf3>
 8003bea:	4601      	mov	r1, r0
 8003bec:	4605      	mov	r5, r0
 8003bee:	4630      	mov	r0, r6
 8003bf0:	f7fc fef8 	bl	80009e4 <__aeabi_fsub>
 8003bf4:	4983      	ldr	r1, [pc, #524]	@ (8003e04 <__ieee754_rem_pio2f+0x2a8>)
 8003bf6:	f7fc fef7 	bl	80009e8 <__addsf3>
 8003bfa:	6025      	str	r5, [r4, #0]
 8003bfc:	6060      	str	r0, [r4, #4]
 8003bfe:	f04f 35ff 	mov.w	r5, #4294967295
 8003c02:	e7d8      	b.n	8003bb6 <__ieee754_rem_pio2f+0x5a>
 8003c04:	4980      	ldr	r1, [pc, #512]	@ (8003e08 <__ieee754_rem_pio2f+0x2ac>)
 8003c06:	f7fc feef 	bl	80009e8 <__addsf3>
 8003c0a:	4980      	ldr	r1, [pc, #512]	@ (8003e0c <__ieee754_rem_pio2f+0x2b0>)
 8003c0c:	4606      	mov	r6, r0
 8003c0e:	f7fc feeb 	bl	80009e8 <__addsf3>
 8003c12:	4601      	mov	r1, r0
 8003c14:	4605      	mov	r5, r0
 8003c16:	4630      	mov	r0, r6
 8003c18:	f7fc fee4 	bl	80009e4 <__aeabi_fsub>
 8003c1c:	497b      	ldr	r1, [pc, #492]	@ (8003e0c <__ieee754_rem_pio2f+0x2b0>)
 8003c1e:	e7ea      	b.n	8003bf6 <__ieee754_rem_pio2f+0x9a>
 8003c20:	4a7b      	ldr	r2, [pc, #492]	@ (8003e10 <__ieee754_rem_pio2f+0x2b4>)
 8003c22:	4590      	cmp	r8, r2
 8003c24:	f200 8095 	bhi.w	8003d52 <__ieee754_rem_pio2f+0x1f6>
 8003c28:	f000 f8fe 	bl	8003e28 <fabsf>
 8003c2c:	4979      	ldr	r1, [pc, #484]	@ (8003e14 <__ieee754_rem_pio2f+0x2b8>)
 8003c2e:	4606      	mov	r6, r0
 8003c30:	f7fc ffe2 	bl	8000bf8 <__aeabi_fmul>
 8003c34:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003c38:	f7fc fed6 	bl	80009e8 <__addsf3>
 8003c3c:	f7fd f9a2 	bl	8000f84 <__aeabi_f2iz>
 8003c40:	4605      	mov	r5, r0
 8003c42:	f7fc ff85 	bl	8000b50 <__aeabi_i2f>
 8003c46:	496d      	ldr	r1, [pc, #436]	@ (8003dfc <__ieee754_rem_pio2f+0x2a0>)
 8003c48:	4681      	mov	r9, r0
 8003c4a:	f7fc ffd5 	bl	8000bf8 <__aeabi_fmul>
 8003c4e:	4601      	mov	r1, r0
 8003c50:	4630      	mov	r0, r6
 8003c52:	f7fc fec7 	bl	80009e4 <__aeabi_fsub>
 8003c56:	496b      	ldr	r1, [pc, #428]	@ (8003e04 <__ieee754_rem_pio2f+0x2a8>)
 8003c58:	4607      	mov	r7, r0
 8003c5a:	4648      	mov	r0, r9
 8003c5c:	f7fc ffcc 	bl	8000bf8 <__aeabi_fmul>
 8003c60:	2d1f      	cmp	r5, #31
 8003c62:	4606      	mov	r6, r0
 8003c64:	dc0e      	bgt.n	8003c84 <__ieee754_rem_pio2f+0x128>
 8003c66:	4a6c      	ldr	r2, [pc, #432]	@ (8003e18 <__ieee754_rem_pio2f+0x2bc>)
 8003c68:	1e69      	subs	r1, r5, #1
 8003c6a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003c6e:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 8003c72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d004      	beq.n	8003c84 <__ieee754_rem_pio2f+0x128>
 8003c7a:	4631      	mov	r1, r6
 8003c7c:	4638      	mov	r0, r7
 8003c7e:	f7fc feb1 	bl	80009e4 <__aeabi_fsub>
 8003c82:	e00b      	b.n	8003c9c <__ieee754_rem_pio2f+0x140>
 8003c84:	4631      	mov	r1, r6
 8003c86:	4638      	mov	r0, r7
 8003c88:	f7fc feac 	bl	80009e4 <__aeabi_fsub>
 8003c8c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003c90:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8003c9a:	dc01      	bgt.n	8003ca0 <__ieee754_rem_pio2f+0x144>
 8003c9c:	6020      	str	r0, [r4, #0]
 8003c9e:	e026      	b.n	8003cee <__ieee754_rem_pio2f+0x192>
 8003ca0:	4959      	ldr	r1, [pc, #356]	@ (8003e08 <__ieee754_rem_pio2f+0x2ac>)
 8003ca2:	4648      	mov	r0, r9
 8003ca4:	f7fc ffa8 	bl	8000bf8 <__aeabi_fmul>
 8003ca8:	4606      	mov	r6, r0
 8003caa:	4601      	mov	r1, r0
 8003cac:	4638      	mov	r0, r7
 8003cae:	f7fc fe99 	bl	80009e4 <__aeabi_fsub>
 8003cb2:	4601      	mov	r1, r0
 8003cb4:	4680      	mov	r8, r0
 8003cb6:	4638      	mov	r0, r7
 8003cb8:	f7fc fe94 	bl	80009e4 <__aeabi_fsub>
 8003cbc:	4631      	mov	r1, r6
 8003cbe:	f7fc fe91 	bl	80009e4 <__aeabi_fsub>
 8003cc2:	4606      	mov	r6, r0
 8003cc4:	4951      	ldr	r1, [pc, #324]	@ (8003e0c <__ieee754_rem_pio2f+0x2b0>)
 8003cc6:	4648      	mov	r0, r9
 8003cc8:	f7fc ff96 	bl	8000bf8 <__aeabi_fmul>
 8003ccc:	4631      	mov	r1, r6
 8003cce:	f7fc fe89 	bl	80009e4 <__aeabi_fsub>
 8003cd2:	4601      	mov	r1, r0
 8003cd4:	4606      	mov	r6, r0
 8003cd6:	4640      	mov	r0, r8
 8003cd8:	f7fc fe84 	bl	80009e4 <__aeabi_fsub>
 8003cdc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003ce0:	ebab 0b03 	sub.w	fp, fp, r3
 8003ce4:	f1bb 0f19 	cmp.w	fp, #25
 8003ce8:	dc18      	bgt.n	8003d1c <__ieee754_rem_pio2f+0x1c0>
 8003cea:	4647      	mov	r7, r8
 8003cec:	6020      	str	r0, [r4, #0]
 8003cee:	f8d4 8000 	ldr.w	r8, [r4]
 8003cf2:	4638      	mov	r0, r7
 8003cf4:	4641      	mov	r1, r8
 8003cf6:	f7fc fe75 	bl	80009e4 <__aeabi_fsub>
 8003cfa:	4631      	mov	r1, r6
 8003cfc:	f7fc fe72 	bl	80009e4 <__aeabi_fsub>
 8003d00:	f1ba 0f00 	cmp.w	sl, #0
 8003d04:	6060      	str	r0, [r4, #4]
 8003d06:	f6bf af56 	bge.w	8003bb6 <__ieee754_rem_pio2f+0x5a>
 8003d0a:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8003d0e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003d12:	f8c4 8000 	str.w	r8, [r4]
 8003d16:	6060      	str	r0, [r4, #4]
 8003d18:	426d      	negs	r5, r5
 8003d1a:	e74c      	b.n	8003bb6 <__ieee754_rem_pio2f+0x5a>
 8003d1c:	493f      	ldr	r1, [pc, #252]	@ (8003e1c <__ieee754_rem_pio2f+0x2c0>)
 8003d1e:	4648      	mov	r0, r9
 8003d20:	f7fc ff6a 	bl	8000bf8 <__aeabi_fmul>
 8003d24:	4606      	mov	r6, r0
 8003d26:	4601      	mov	r1, r0
 8003d28:	4640      	mov	r0, r8
 8003d2a:	f7fc fe5b 	bl	80009e4 <__aeabi_fsub>
 8003d2e:	4601      	mov	r1, r0
 8003d30:	4607      	mov	r7, r0
 8003d32:	4640      	mov	r0, r8
 8003d34:	f7fc fe56 	bl	80009e4 <__aeabi_fsub>
 8003d38:	4631      	mov	r1, r6
 8003d3a:	f7fc fe53 	bl	80009e4 <__aeabi_fsub>
 8003d3e:	4606      	mov	r6, r0
 8003d40:	4937      	ldr	r1, [pc, #220]	@ (8003e20 <__ieee754_rem_pio2f+0x2c4>)
 8003d42:	4648      	mov	r0, r9
 8003d44:	f7fc ff58 	bl	8000bf8 <__aeabi_fmul>
 8003d48:	4631      	mov	r1, r6
 8003d4a:	f7fc fe4b 	bl	80009e4 <__aeabi_fsub>
 8003d4e:	4606      	mov	r6, r0
 8003d50:	e793      	b.n	8003c7a <__ieee754_rem_pio2f+0x11e>
 8003d52:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8003d56:	d305      	bcc.n	8003d64 <__ieee754_rem_pio2f+0x208>
 8003d58:	4601      	mov	r1, r0
 8003d5a:	f7fc fe43 	bl	80009e4 <__aeabi_fsub>
 8003d5e:	6060      	str	r0, [r4, #4]
 8003d60:	6020      	str	r0, [r4, #0]
 8003d62:	e708      	b.n	8003b76 <__ieee754_rem_pio2f+0x1a>
 8003d64:	ea4f 56e8 	mov.w	r6, r8, asr #23
 8003d68:	3e86      	subs	r6, #134	@ 0x86
 8003d6a:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8003d6e:	4640      	mov	r0, r8
 8003d70:	f7fd f908 	bl	8000f84 <__aeabi_f2iz>
 8003d74:	f7fc feec 	bl	8000b50 <__aeabi_i2f>
 8003d78:	4601      	mov	r1, r0
 8003d7a:	9003      	str	r0, [sp, #12]
 8003d7c:	4640      	mov	r0, r8
 8003d7e:	f7fc fe31 	bl	80009e4 <__aeabi_fsub>
 8003d82:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003d86:	f7fc ff37 	bl	8000bf8 <__aeabi_fmul>
 8003d8a:	4607      	mov	r7, r0
 8003d8c:	f7fd f8fa 	bl	8000f84 <__aeabi_f2iz>
 8003d90:	f7fc fede 	bl	8000b50 <__aeabi_i2f>
 8003d94:	4601      	mov	r1, r0
 8003d96:	9004      	str	r0, [sp, #16]
 8003d98:	4605      	mov	r5, r0
 8003d9a:	4638      	mov	r0, r7
 8003d9c:	f7fc fe22 	bl	80009e4 <__aeabi_fsub>
 8003da0:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003da4:	f7fc ff28 	bl	8000bf8 <__aeabi_fmul>
 8003da8:	2100      	movs	r1, #0
 8003daa:	9005      	str	r0, [sp, #20]
 8003dac:	f7fd f8b8 	bl	8000f20 <__aeabi_fcmpeq>
 8003db0:	b1f0      	cbz	r0, 8003df0 <__ieee754_rem_pio2f+0x294>
 8003db2:	2100      	movs	r1, #0
 8003db4:	4628      	mov	r0, r5
 8003db6:	f7fd f8b3 	bl	8000f20 <__aeabi_fcmpeq>
 8003dba:	2800      	cmp	r0, #0
 8003dbc:	bf14      	ite	ne
 8003dbe:	2301      	movne	r3, #1
 8003dc0:	2302      	moveq	r3, #2
 8003dc2:	4a18      	ldr	r2, [pc, #96]	@ (8003e24 <__ieee754_rem_pio2f+0x2c8>)
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	9201      	str	r2, [sp, #4]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	a803      	add	r0, sp, #12
 8003dcc:	9200      	str	r2, [sp, #0]
 8003dce:	4632      	mov	r2, r6
 8003dd0:	f000 f82e 	bl	8003e30 <__kernel_rem_pio2f>
 8003dd4:	f1ba 0f00 	cmp.w	sl, #0
 8003dd8:	4605      	mov	r5, r0
 8003dda:	f6bf aeec 	bge.w	8003bb6 <__ieee754_rem_pio2f+0x5a>
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003de4:	6023      	str	r3, [r4, #0]
 8003de6:	6863      	ldr	r3, [r4, #4]
 8003de8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003dec:	6063      	str	r3, [r4, #4]
 8003dee:	e793      	b.n	8003d18 <__ieee754_rem_pio2f+0x1bc>
 8003df0:	2303      	movs	r3, #3
 8003df2:	e7e6      	b.n	8003dc2 <__ieee754_rem_pio2f+0x266>
 8003df4:	3f490fd8 	.word	0x3f490fd8
 8003df8:	4016cbe3 	.word	0x4016cbe3
 8003dfc:	3fc90f80 	.word	0x3fc90f80
 8003e00:	3fc90fd0 	.word	0x3fc90fd0
 8003e04:	37354443 	.word	0x37354443
 8003e08:	37354400 	.word	0x37354400
 8003e0c:	2e85a308 	.word	0x2e85a308
 8003e10:	43490f80 	.word	0x43490f80
 8003e14:	3f22f984 	.word	0x3f22f984
 8003e18:	0800455c 	.word	0x0800455c
 8003e1c:	2e85a300 	.word	0x2e85a300
 8003e20:	248d3132 	.word	0x248d3132
 8003e24:	080045dc 	.word	0x080045dc

08003e28 <fabsf>:
 8003e28:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003e2c:	4770      	bx	lr
	...

08003e30 <__kernel_rem_pio2f>:
 8003e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e34:	b0db      	sub	sp, #364	@ 0x16c
 8003e36:	9202      	str	r2, [sp, #8]
 8003e38:	9304      	str	r3, [sp, #16]
 8003e3a:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8003e3c:	4bad      	ldr	r3, [pc, #692]	@ (80040f4 <__kernel_rem_pio2f+0x2c4>)
 8003e3e:	9005      	str	r0, [sp, #20]
 8003e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e44:	9100      	str	r1, [sp, #0]
 8003e46:	9301      	str	r3, [sp, #4]
 8003e48:	9b04      	ldr	r3, [sp, #16]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	9303      	str	r3, [sp, #12]
 8003e4e:	9b02      	ldr	r3, [sp, #8]
 8003e50:	1d1a      	adds	r2, r3, #4
 8003e52:	f2c0 8099 	blt.w	8003f88 <__kernel_rem_pio2f+0x158>
 8003e56:	1edc      	subs	r4, r3, #3
 8003e58:	bf48      	it	mi
 8003e5a:	1d1c      	addmi	r4, r3, #4
 8003e5c:	10e4      	asrs	r4, r4, #3
 8003e5e:	2500      	movs	r5, #0
 8003e60:	f04f 0b00 	mov.w	fp, #0
 8003e64:	1c67      	adds	r7, r4, #1
 8003e66:	00fb      	lsls	r3, r7, #3
 8003e68:	9306      	str	r3, [sp, #24]
 8003e6a:	9b02      	ldr	r3, [sp, #8]
 8003e6c:	9a03      	ldr	r2, [sp, #12]
 8003e6e:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8003e72:	9b01      	ldr	r3, [sp, #4]
 8003e74:	eba4 0802 	sub.w	r8, r4, r2
 8003e78:	eb03 0902 	add.w	r9, r3, r2
 8003e7c:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8003e7e:	ae1e      	add	r6, sp, #120	@ 0x78
 8003e80:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8003e84:	454d      	cmp	r5, r9
 8003e86:	f340 8081 	ble.w	8003f8c <__kernel_rem_pio2f+0x15c>
 8003e8a:	9a04      	ldr	r2, [sp, #16]
 8003e8c:	ab1e      	add	r3, sp, #120	@ 0x78
 8003e8e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8003e92:	f04f 0900 	mov.w	r9, #0
 8003e96:	2300      	movs	r3, #0
 8003e98:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 8003e9c:	9a01      	ldr	r2, [sp, #4]
 8003e9e:	4591      	cmp	r9, r2
 8003ea0:	f340 809c 	ble.w	8003fdc <__kernel_rem_pio2f+0x1ac>
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	aa0a      	add	r2, sp, #40	@ 0x28
 8003ea8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003eac:	9308      	str	r3, [sp, #32]
 8003eae:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8003eb0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003eb4:	9c01      	ldr	r4, [sp, #4]
 8003eb6:	9307      	str	r3, [sp, #28]
 8003eb8:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8003ebc:	4646      	mov	r6, r8
 8003ebe:	4625      	mov	r5, r4
 8003ec0:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8003ec4:	ab5a      	add	r3, sp, #360	@ 0x168
 8003ec6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003eca:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8003ece:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8003ed2:	2d00      	cmp	r5, #0
 8003ed4:	f300 8087 	bgt.w	8003fe6 <__kernel_rem_pio2f+0x1b6>
 8003ed8:	4639      	mov	r1, r7
 8003eda:	4658      	mov	r0, fp
 8003edc:	f000 fa48 	bl	8004370 <scalbnf>
 8003ee0:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8003ee4:	4605      	mov	r5, r0
 8003ee6:	f7fc fe87 	bl	8000bf8 <__aeabi_fmul>
 8003eea:	f000 fa8d 	bl	8004408 <floorf>
 8003eee:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8003ef2:	f7fc fe81 	bl	8000bf8 <__aeabi_fmul>
 8003ef6:	4601      	mov	r1, r0
 8003ef8:	4628      	mov	r0, r5
 8003efa:	f7fc fd73 	bl	80009e4 <__aeabi_fsub>
 8003efe:	4605      	mov	r5, r0
 8003f00:	f7fd f840 	bl	8000f84 <__aeabi_f2iz>
 8003f04:	4606      	mov	r6, r0
 8003f06:	f7fc fe23 	bl	8000b50 <__aeabi_i2f>
 8003f0a:	4601      	mov	r1, r0
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	f7fc fd69 	bl	80009e4 <__aeabi_fsub>
 8003f12:	2f00      	cmp	r7, #0
 8003f14:	4681      	mov	r9, r0
 8003f16:	f340 8083 	ble.w	8004020 <__kernel_rem_pio2f+0x1f0>
 8003f1a:	1e62      	subs	r2, r4, #1
 8003f1c:	ab0a      	add	r3, sp, #40	@ 0x28
 8003f1e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8003f22:	f1c7 0108 	rsb	r1, r7, #8
 8003f26:	fa45 f301 	asr.w	r3, r5, r1
 8003f2a:	441e      	add	r6, r3
 8003f2c:	408b      	lsls	r3, r1
 8003f2e:	1aed      	subs	r5, r5, r3
 8003f30:	ab0a      	add	r3, sp, #40	@ 0x28
 8003f32:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8003f36:	f1c7 0307 	rsb	r3, r7, #7
 8003f3a:	411d      	asrs	r5, r3
 8003f3c:	2d00      	cmp	r5, #0
 8003f3e:	dd7c      	ble.n	800403a <__kernel_rem_pio2f+0x20a>
 8003f40:	2200      	movs	r2, #0
 8003f42:	4692      	mov	sl, r2
 8003f44:	3601      	adds	r6, #1
 8003f46:	4294      	cmp	r4, r2
 8003f48:	f300 80ac 	bgt.w	80040a4 <__kernel_rem_pio2f+0x274>
 8003f4c:	2f00      	cmp	r7, #0
 8003f4e:	dd05      	ble.n	8003f5c <__kernel_rem_pio2f+0x12c>
 8003f50:	2f01      	cmp	r7, #1
 8003f52:	f000 80b8 	beq.w	80040c6 <__kernel_rem_pio2f+0x296>
 8003f56:	2f02      	cmp	r7, #2
 8003f58:	f000 80bf 	beq.w	80040da <__kernel_rem_pio2f+0x2aa>
 8003f5c:	2d02      	cmp	r5, #2
 8003f5e:	d16c      	bne.n	800403a <__kernel_rem_pio2f+0x20a>
 8003f60:	4649      	mov	r1, r9
 8003f62:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003f66:	f7fc fd3d 	bl	80009e4 <__aeabi_fsub>
 8003f6a:	4681      	mov	r9, r0
 8003f6c:	f1ba 0f00 	cmp.w	sl, #0
 8003f70:	d063      	beq.n	800403a <__kernel_rem_pio2f+0x20a>
 8003f72:	4639      	mov	r1, r7
 8003f74:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003f78:	f000 f9fa 	bl	8004370 <scalbnf>
 8003f7c:	4601      	mov	r1, r0
 8003f7e:	4648      	mov	r0, r9
 8003f80:	f7fc fd30 	bl	80009e4 <__aeabi_fsub>
 8003f84:	4681      	mov	r9, r0
 8003f86:	e058      	b.n	800403a <__kernel_rem_pio2f+0x20a>
 8003f88:	2400      	movs	r4, #0
 8003f8a:	e768      	b.n	8003e5e <__kernel_rem_pio2f+0x2e>
 8003f8c:	eb18 0f05 	cmn.w	r8, r5
 8003f90:	d407      	bmi.n	8003fa2 <__kernel_rem_pio2f+0x172>
 8003f92:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8003f96:	f7fc fddb 	bl	8000b50 <__aeabi_i2f>
 8003f9a:	f846 0b04 	str.w	r0, [r6], #4
 8003f9e:	3501      	adds	r5, #1
 8003fa0:	e770      	b.n	8003e84 <__kernel_rem_pio2f+0x54>
 8003fa2:	4658      	mov	r0, fp
 8003fa4:	e7f9      	b.n	8003f9a <__kernel_rem_pio2f+0x16a>
 8003fa6:	9307      	str	r3, [sp, #28]
 8003fa8:	9b05      	ldr	r3, [sp, #20]
 8003faa:	f8da 1000 	ldr.w	r1, [sl]
 8003fae:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003fb2:	f7fc fe21 	bl	8000bf8 <__aeabi_fmul>
 8003fb6:	4601      	mov	r1, r0
 8003fb8:	4630      	mov	r0, r6
 8003fba:	f7fc fd15 	bl	80009e8 <__addsf3>
 8003fbe:	4606      	mov	r6, r0
 8003fc0:	9b07      	ldr	r3, [sp, #28]
 8003fc2:	f108 0801 	add.w	r8, r8, #1
 8003fc6:	9a03      	ldr	r2, [sp, #12]
 8003fc8:	f1aa 0a04 	sub.w	sl, sl, #4
 8003fcc:	4590      	cmp	r8, r2
 8003fce:	ddea      	ble.n	8003fa6 <__kernel_rem_pio2f+0x176>
 8003fd0:	f84b 6b04 	str.w	r6, [fp], #4
 8003fd4:	f109 0901 	add.w	r9, r9, #1
 8003fd8:	3504      	adds	r5, #4
 8003fda:	e75f      	b.n	8003e9c <__kernel_rem_pio2f+0x6c>
 8003fdc:	46aa      	mov	sl, r5
 8003fde:	461e      	mov	r6, r3
 8003fe0:	f04f 0800 	mov.w	r8, #0
 8003fe4:	e7ef      	b.n	8003fc6 <__kernel_rem_pio2f+0x196>
 8003fe6:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8003fea:	4658      	mov	r0, fp
 8003fec:	f7fc fe04 	bl	8000bf8 <__aeabi_fmul>
 8003ff0:	f7fc ffc8 	bl	8000f84 <__aeabi_f2iz>
 8003ff4:	f7fc fdac 	bl	8000b50 <__aeabi_i2f>
 8003ff8:	4649      	mov	r1, r9
 8003ffa:	9009      	str	r0, [sp, #36]	@ 0x24
 8003ffc:	f7fc fdfc 	bl	8000bf8 <__aeabi_fmul>
 8004000:	4601      	mov	r1, r0
 8004002:	4658      	mov	r0, fp
 8004004:	f7fc fcee 	bl	80009e4 <__aeabi_fsub>
 8004008:	f7fc ffbc 	bl	8000f84 <__aeabi_f2iz>
 800400c:	3d01      	subs	r5, #1
 800400e:	f846 0b04 	str.w	r0, [r6], #4
 8004012:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8004016:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004018:	f7fc fce6 	bl	80009e8 <__addsf3>
 800401c:	4683      	mov	fp, r0
 800401e:	e758      	b.n	8003ed2 <__kernel_rem_pio2f+0xa2>
 8004020:	d105      	bne.n	800402e <__kernel_rem_pio2f+0x1fe>
 8004022:	1e63      	subs	r3, r4, #1
 8004024:	aa0a      	add	r2, sp, #40	@ 0x28
 8004026:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800402a:	11ed      	asrs	r5, r5, #7
 800402c:	e786      	b.n	8003f3c <__kernel_rem_pio2f+0x10c>
 800402e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004032:	f7fc ff93 	bl	8000f5c <__aeabi_fcmpge>
 8004036:	4605      	mov	r5, r0
 8004038:	bb90      	cbnz	r0, 80040a0 <__kernel_rem_pio2f+0x270>
 800403a:	2100      	movs	r1, #0
 800403c:	4648      	mov	r0, r9
 800403e:	f7fc ff6f 	bl	8000f20 <__aeabi_fcmpeq>
 8004042:	2800      	cmp	r0, #0
 8004044:	f000 8090 	beq.w	8004168 <__kernel_rem_pio2f+0x338>
 8004048:	2200      	movs	r2, #0
 800404a:	1e63      	subs	r3, r4, #1
 800404c:	9901      	ldr	r1, [sp, #4]
 800404e:	428b      	cmp	r3, r1
 8004050:	da4a      	bge.n	80040e8 <__kernel_rem_pio2f+0x2b8>
 8004052:	2a00      	cmp	r2, #0
 8004054:	d076      	beq.n	8004144 <__kernel_rem_pio2f+0x314>
 8004056:	3c01      	subs	r4, #1
 8004058:	ab0a      	add	r3, sp, #40	@ 0x28
 800405a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800405e:	3f08      	subs	r7, #8
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0f8      	beq.n	8004056 <__kernel_rem_pio2f+0x226>
 8004064:	4639      	mov	r1, r7
 8004066:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800406a:	f000 f981 	bl	8004370 <scalbnf>
 800406e:	46a2      	mov	sl, r4
 8004070:	4607      	mov	r7, r0
 8004072:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8004076:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800407a:	f1ba 0f00 	cmp.w	sl, #0
 800407e:	f280 80a1 	bge.w	80041c4 <__kernel_rem_pio2f+0x394>
 8004082:	4627      	mov	r7, r4
 8004084:	2200      	movs	r2, #0
 8004086:	2f00      	cmp	r7, #0
 8004088:	f2c0 80cb 	blt.w	8004222 <__kernel_rem_pio2f+0x3f2>
 800408c:	a946      	add	r1, sp, #280	@ 0x118
 800408e:	4690      	mov	r8, r2
 8004090:	f04f 0a00 	mov.w	sl, #0
 8004094:	4b18      	ldr	r3, [pc, #96]	@ (80040f8 <__kernel_rem_pio2f+0x2c8>)
 8004096:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800409a:	eba4 0907 	sub.w	r9, r4, r7
 800409e:	e0b4      	b.n	800420a <__kernel_rem_pio2f+0x3da>
 80040a0:	2502      	movs	r5, #2
 80040a2:	e74d      	b.n	8003f40 <__kernel_rem_pio2f+0x110>
 80040a4:	f858 3b04 	ldr.w	r3, [r8], #4
 80040a8:	f1ba 0f00 	cmp.w	sl, #0
 80040ac:	d108      	bne.n	80040c0 <__kernel_rem_pio2f+0x290>
 80040ae:	b123      	cbz	r3, 80040ba <__kernel_rem_pio2f+0x28a>
 80040b0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80040b4:	f848 3c04 	str.w	r3, [r8, #-4]
 80040b8:	2301      	movs	r3, #1
 80040ba:	469a      	mov	sl, r3
 80040bc:	3201      	adds	r2, #1
 80040be:	e742      	b.n	8003f46 <__kernel_rem_pio2f+0x116>
 80040c0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80040c4:	e7f6      	b.n	80040b4 <__kernel_rem_pio2f+0x284>
 80040c6:	1e62      	subs	r2, r4, #1
 80040c8:	ab0a      	add	r3, sp, #40	@ 0x28
 80040ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040d2:	a90a      	add	r1, sp, #40	@ 0x28
 80040d4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80040d8:	e740      	b.n	8003f5c <__kernel_rem_pio2f+0x12c>
 80040da:	1e62      	subs	r2, r4, #1
 80040dc:	ab0a      	add	r3, sp, #40	@ 0x28
 80040de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040e6:	e7f4      	b.n	80040d2 <__kernel_rem_pio2f+0x2a2>
 80040e8:	a90a      	add	r1, sp, #40	@ 0x28
 80040ea:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	430a      	orrs	r2, r1
 80040f2:	e7ab      	b.n	800404c <__kernel_rem_pio2f+0x21c>
 80040f4:	08004920 	.word	0x08004920
 80040f8:	080048f4 	.word	0x080048f4
 80040fc:	3301      	adds	r3, #1
 80040fe:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004102:	2900      	cmp	r1, #0
 8004104:	d0fa      	beq.n	80040fc <__kernel_rem_pio2f+0x2cc>
 8004106:	9a04      	ldr	r2, [sp, #16]
 8004108:	a91e      	add	r1, sp, #120	@ 0x78
 800410a:	18a2      	adds	r2, r4, r2
 800410c:	1c66      	adds	r6, r4, #1
 800410e:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8004112:	441c      	add	r4, r3
 8004114:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8004118:	42b4      	cmp	r4, r6
 800411a:	f6ff aecd 	blt.w	8003eb8 <__kernel_rem_pio2f+0x88>
 800411e:	9b07      	ldr	r3, [sp, #28]
 8004120:	46ab      	mov	fp, r5
 8004122:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004126:	f7fc fd13 	bl	8000b50 <__aeabi_i2f>
 800412a:	f04f 0a00 	mov.w	sl, #0
 800412e:	f04f 0800 	mov.w	r8, #0
 8004132:	6028      	str	r0, [r5, #0]
 8004134:	9b03      	ldr	r3, [sp, #12]
 8004136:	459a      	cmp	sl, r3
 8004138:	dd07      	ble.n	800414a <__kernel_rem_pio2f+0x31a>
 800413a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800413e:	3504      	adds	r5, #4
 8004140:	3601      	adds	r6, #1
 8004142:	e7e9      	b.n	8004118 <__kernel_rem_pio2f+0x2e8>
 8004144:	2301      	movs	r3, #1
 8004146:	9a08      	ldr	r2, [sp, #32]
 8004148:	e7d9      	b.n	80040fe <__kernel_rem_pio2f+0x2ce>
 800414a:	9b05      	ldr	r3, [sp, #20]
 800414c:	f85b 0904 	ldr.w	r0, [fp], #-4
 8004150:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8004154:	f7fc fd50 	bl	8000bf8 <__aeabi_fmul>
 8004158:	4601      	mov	r1, r0
 800415a:	4640      	mov	r0, r8
 800415c:	f7fc fc44 	bl	80009e8 <__addsf3>
 8004160:	f10a 0a01 	add.w	sl, sl, #1
 8004164:	4680      	mov	r8, r0
 8004166:	e7e5      	b.n	8004134 <__kernel_rem_pio2f+0x304>
 8004168:	9b06      	ldr	r3, [sp, #24]
 800416a:	9a02      	ldr	r2, [sp, #8]
 800416c:	4648      	mov	r0, r9
 800416e:	1a99      	subs	r1, r3, r2
 8004170:	f000 f8fe 	bl	8004370 <scalbnf>
 8004174:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004178:	4680      	mov	r8, r0
 800417a:	f7fc feef 	bl	8000f5c <__aeabi_fcmpge>
 800417e:	b1f8      	cbz	r0, 80041c0 <__kernel_rem_pio2f+0x390>
 8004180:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8004184:	4640      	mov	r0, r8
 8004186:	f7fc fd37 	bl	8000bf8 <__aeabi_fmul>
 800418a:	f7fc fefb 	bl	8000f84 <__aeabi_f2iz>
 800418e:	f7fc fcdf 	bl	8000b50 <__aeabi_i2f>
 8004192:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8004196:	4681      	mov	r9, r0
 8004198:	f7fc fd2e 	bl	8000bf8 <__aeabi_fmul>
 800419c:	4601      	mov	r1, r0
 800419e:	4640      	mov	r0, r8
 80041a0:	f7fc fc20 	bl	80009e4 <__aeabi_fsub>
 80041a4:	f7fc feee 	bl	8000f84 <__aeabi_f2iz>
 80041a8:	ab0a      	add	r3, sp, #40	@ 0x28
 80041aa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80041ae:	4648      	mov	r0, r9
 80041b0:	3401      	adds	r4, #1
 80041b2:	3708      	adds	r7, #8
 80041b4:	f7fc fee6 	bl	8000f84 <__aeabi_f2iz>
 80041b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80041ba:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80041be:	e751      	b.n	8004064 <__kernel_rem_pio2f+0x234>
 80041c0:	4640      	mov	r0, r8
 80041c2:	e7f7      	b.n	80041b4 <__kernel_rem_pio2f+0x384>
 80041c4:	ab0a      	add	r3, sp, #40	@ 0x28
 80041c6:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80041ca:	f7fc fcc1 	bl	8000b50 <__aeabi_i2f>
 80041ce:	4639      	mov	r1, r7
 80041d0:	f7fc fd12 	bl	8000bf8 <__aeabi_fmul>
 80041d4:	4649      	mov	r1, r9
 80041d6:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 80041da:	4638      	mov	r0, r7
 80041dc:	f7fc fd0c 	bl	8000bf8 <__aeabi_fmul>
 80041e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041e4:	4607      	mov	r7, r0
 80041e6:	e748      	b.n	800407a <__kernel_rem_pio2f+0x24a>
 80041e8:	f853 0b04 	ldr.w	r0, [r3], #4
 80041ec:	f85b 1b04 	ldr.w	r1, [fp], #4
 80041f0:	9203      	str	r2, [sp, #12]
 80041f2:	9302      	str	r3, [sp, #8]
 80041f4:	f7fc fd00 	bl	8000bf8 <__aeabi_fmul>
 80041f8:	4601      	mov	r1, r0
 80041fa:	4640      	mov	r0, r8
 80041fc:	f7fc fbf4 	bl	80009e8 <__addsf3>
 8004200:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004204:	4680      	mov	r8, r0
 8004206:	f10a 0a01 	add.w	sl, sl, #1
 800420a:	9901      	ldr	r1, [sp, #4]
 800420c:	458a      	cmp	sl, r1
 800420e:	dc01      	bgt.n	8004214 <__kernel_rem_pio2f+0x3e4>
 8004210:	45d1      	cmp	r9, sl
 8004212:	dae9      	bge.n	80041e8 <__kernel_rem_pio2f+0x3b8>
 8004214:	ab5a      	add	r3, sp, #360	@ 0x168
 8004216:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800421a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800421e:	3f01      	subs	r7, #1
 8004220:	e731      	b.n	8004086 <__kernel_rem_pio2f+0x256>
 8004222:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8004224:	2b02      	cmp	r3, #2
 8004226:	dc07      	bgt.n	8004238 <__kernel_rem_pio2f+0x408>
 8004228:	2b00      	cmp	r3, #0
 800422a:	dc4e      	bgt.n	80042ca <__kernel_rem_pio2f+0x49a>
 800422c:	d02e      	beq.n	800428c <__kernel_rem_pio2f+0x45c>
 800422e:	f006 0007 	and.w	r0, r6, #7
 8004232:	b05b      	add	sp, #364	@ 0x16c
 8004234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004238:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800423a:	2b03      	cmp	r3, #3
 800423c:	d1f7      	bne.n	800422e <__kernel_rem_pio2f+0x3fe>
 800423e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8004242:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8004246:	46b8      	mov	r8, r7
 8004248:	46a2      	mov	sl, r4
 800424a:	f1ba 0f00 	cmp.w	sl, #0
 800424e:	dc49      	bgt.n	80042e4 <__kernel_rem_pio2f+0x4b4>
 8004250:	46a1      	mov	r9, r4
 8004252:	f1b9 0f01 	cmp.w	r9, #1
 8004256:	dc60      	bgt.n	800431a <__kernel_rem_pio2f+0x4ea>
 8004258:	2000      	movs	r0, #0
 800425a:	2c01      	cmp	r4, #1
 800425c:	dc76      	bgt.n	800434c <__kernel_rem_pio2f+0x51c>
 800425e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8004260:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8004262:	2d00      	cmp	r5, #0
 8004264:	d178      	bne.n	8004358 <__kernel_rem_pio2f+0x528>
 8004266:	9900      	ldr	r1, [sp, #0]
 8004268:	600a      	str	r2, [r1, #0]
 800426a:	460a      	mov	r2, r1
 800426c:	604b      	str	r3, [r1, #4]
 800426e:	6090      	str	r0, [r2, #8]
 8004270:	e7dd      	b.n	800422e <__kernel_rem_pio2f+0x3fe>
 8004272:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8004276:	f7fc fbb7 	bl	80009e8 <__addsf3>
 800427a:	3c01      	subs	r4, #1
 800427c:	2c00      	cmp	r4, #0
 800427e:	daf8      	bge.n	8004272 <__kernel_rem_pio2f+0x442>
 8004280:	b10d      	cbz	r5, 8004286 <__kernel_rem_pio2f+0x456>
 8004282:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8004286:	9b00      	ldr	r3, [sp, #0]
 8004288:	6018      	str	r0, [r3, #0]
 800428a:	e7d0      	b.n	800422e <__kernel_rem_pio2f+0x3fe>
 800428c:	2000      	movs	r0, #0
 800428e:	af32      	add	r7, sp, #200	@ 0xc8
 8004290:	e7f4      	b.n	800427c <__kernel_rem_pio2f+0x44c>
 8004292:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8004296:	f7fc fba7 	bl	80009e8 <__addsf3>
 800429a:	f108 38ff 	add.w	r8, r8, #4294967295
 800429e:	f1b8 0f00 	cmp.w	r8, #0
 80042a2:	daf6      	bge.n	8004292 <__kernel_rem_pio2f+0x462>
 80042a4:	b1ad      	cbz	r5, 80042d2 <__kernel_rem_pio2f+0x4a2>
 80042a6:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 80042aa:	9a00      	ldr	r2, [sp, #0]
 80042ac:	4601      	mov	r1, r0
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 80042b2:	f7fc fb97 	bl	80009e4 <__aeabi_fsub>
 80042b6:	f04f 0801 	mov.w	r8, #1
 80042ba:	4544      	cmp	r4, r8
 80042bc:	da0b      	bge.n	80042d6 <__kernel_rem_pio2f+0x4a6>
 80042be:	b10d      	cbz	r5, 80042c4 <__kernel_rem_pio2f+0x494>
 80042c0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80042c4:	9b00      	ldr	r3, [sp, #0]
 80042c6:	6058      	str	r0, [r3, #4]
 80042c8:	e7b1      	b.n	800422e <__kernel_rem_pio2f+0x3fe>
 80042ca:	46a0      	mov	r8, r4
 80042cc:	2000      	movs	r0, #0
 80042ce:	af32      	add	r7, sp, #200	@ 0xc8
 80042d0:	e7e5      	b.n	800429e <__kernel_rem_pio2f+0x46e>
 80042d2:	4603      	mov	r3, r0
 80042d4:	e7e9      	b.n	80042aa <__kernel_rem_pio2f+0x47a>
 80042d6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80042da:	f7fc fb85 	bl	80009e8 <__addsf3>
 80042de:	f108 0801 	add.w	r8, r8, #1
 80042e2:	e7ea      	b.n	80042ba <__kernel_rem_pio2f+0x48a>
 80042e4:	f8d8 3000 	ldr.w	r3, [r8]
 80042e8:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80042ec:	4619      	mov	r1, r3
 80042ee:	4610      	mov	r0, r2
 80042f0:	9302      	str	r3, [sp, #8]
 80042f2:	9201      	str	r2, [sp, #4]
 80042f4:	f7fc fb78 	bl	80009e8 <__addsf3>
 80042f8:	9a01      	ldr	r2, [sp, #4]
 80042fa:	4601      	mov	r1, r0
 80042fc:	4681      	mov	r9, r0
 80042fe:	4610      	mov	r0, r2
 8004300:	f7fc fb70 	bl	80009e4 <__aeabi_fsub>
 8004304:	9b02      	ldr	r3, [sp, #8]
 8004306:	f10a 3aff 	add.w	sl, sl, #4294967295
 800430a:	4619      	mov	r1, r3
 800430c:	f7fc fb6c 	bl	80009e8 <__addsf3>
 8004310:	f848 0904 	str.w	r0, [r8], #-4
 8004314:	f8c8 9000 	str.w	r9, [r8]
 8004318:	e797      	b.n	800424a <__kernel_rem_pio2f+0x41a>
 800431a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800431e:	f8d7 a000 	ldr.w	sl, [r7]
 8004322:	4618      	mov	r0, r3
 8004324:	4651      	mov	r1, sl
 8004326:	9301      	str	r3, [sp, #4]
 8004328:	f7fc fb5e 	bl	80009e8 <__addsf3>
 800432c:	9b01      	ldr	r3, [sp, #4]
 800432e:	4601      	mov	r1, r0
 8004330:	4680      	mov	r8, r0
 8004332:	4618      	mov	r0, r3
 8004334:	f7fc fb56 	bl	80009e4 <__aeabi_fsub>
 8004338:	4651      	mov	r1, sl
 800433a:	f7fc fb55 	bl	80009e8 <__addsf3>
 800433e:	f847 0904 	str.w	r0, [r7], #-4
 8004342:	f109 39ff 	add.w	r9, r9, #4294967295
 8004346:	f8c7 8000 	str.w	r8, [r7]
 800434a:	e782      	b.n	8004252 <__kernel_rem_pio2f+0x422>
 800434c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8004350:	f7fc fb4a 	bl	80009e8 <__addsf3>
 8004354:	3c01      	subs	r4, #1
 8004356:	e780      	b.n	800425a <__kernel_rem_pio2f+0x42a>
 8004358:	9900      	ldr	r1, [sp, #0]
 800435a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800435e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004362:	600a      	str	r2, [r1, #0]
 8004364:	604b      	str	r3, [r1, #4]
 8004366:	460a      	mov	r2, r1
 8004368:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800436c:	e77f      	b.n	800426e <__kernel_rem_pio2f+0x43e>
 800436e:	bf00      	nop

08004370 <scalbnf>:
 8004370:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004374:	b538      	push	{r3, r4, r5, lr}
 8004376:	4603      	mov	r3, r0
 8004378:	460d      	mov	r5, r1
 800437a:	4604      	mov	r4, r0
 800437c:	d02e      	beq.n	80043dc <scalbnf+0x6c>
 800437e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004382:	d304      	bcc.n	800438e <scalbnf+0x1e>
 8004384:	4601      	mov	r1, r0
 8004386:	f7fc fb2f 	bl	80009e8 <__addsf3>
 800438a:	4603      	mov	r3, r0
 800438c:	e026      	b.n	80043dc <scalbnf+0x6c>
 800438e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8004392:	d118      	bne.n	80043c6 <scalbnf+0x56>
 8004394:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004398:	f7fc fc2e 	bl	8000bf8 <__aeabi_fmul>
 800439c:	4a17      	ldr	r2, [pc, #92]	@ (80043fc <scalbnf+0x8c>)
 800439e:	4603      	mov	r3, r0
 80043a0:	4295      	cmp	r5, r2
 80043a2:	db0c      	blt.n	80043be <scalbnf+0x4e>
 80043a4:	4604      	mov	r4, r0
 80043a6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80043aa:	3a19      	subs	r2, #25
 80043ac:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80043b0:	428d      	cmp	r5, r1
 80043b2:	dd0a      	ble.n	80043ca <scalbnf+0x5a>
 80043b4:	4912      	ldr	r1, [pc, #72]	@ (8004400 <scalbnf+0x90>)
 80043b6:	4618      	mov	r0, r3
 80043b8:	f361 001e 	bfi	r0, r1, #0, #31
 80043bc:	e000      	b.n	80043c0 <scalbnf+0x50>
 80043be:	4911      	ldr	r1, [pc, #68]	@ (8004404 <scalbnf+0x94>)
 80043c0:	f7fc fc1a 	bl	8000bf8 <__aeabi_fmul>
 80043c4:	e7e1      	b.n	800438a <scalbnf+0x1a>
 80043c6:	0dd2      	lsrs	r2, r2, #23
 80043c8:	e7f0      	b.n	80043ac <scalbnf+0x3c>
 80043ca:	1951      	adds	r1, r2, r5
 80043cc:	29fe      	cmp	r1, #254	@ 0xfe
 80043ce:	dcf1      	bgt.n	80043b4 <scalbnf+0x44>
 80043d0:	2900      	cmp	r1, #0
 80043d2:	dd05      	ble.n	80043e0 <scalbnf+0x70>
 80043d4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80043d8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80043dc:	4618      	mov	r0, r3
 80043de:	bd38      	pop	{r3, r4, r5, pc}
 80043e0:	f111 0f16 	cmn.w	r1, #22
 80043e4:	da01      	bge.n	80043ea <scalbnf+0x7a>
 80043e6:	4907      	ldr	r1, [pc, #28]	@ (8004404 <scalbnf+0x94>)
 80043e8:	e7e5      	b.n	80043b6 <scalbnf+0x46>
 80043ea:	f101 0019 	add.w	r0, r1, #25
 80043ee:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80043f2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80043f6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80043fa:	e7e1      	b.n	80043c0 <scalbnf+0x50>
 80043fc:	ffff3cb0 	.word	0xffff3cb0
 8004400:	7149f2ca 	.word	0x7149f2ca
 8004404:	0da24260 	.word	0x0da24260

08004408 <floorf>:
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800440e:	3d7f      	subs	r5, #127	@ 0x7f
 8004410:	2d16      	cmp	r5, #22
 8004412:	4601      	mov	r1, r0
 8004414:	4604      	mov	r4, r0
 8004416:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800441a:	dc26      	bgt.n	800446a <floorf+0x62>
 800441c:	2d00      	cmp	r5, #0
 800441e:	da0f      	bge.n	8004440 <floorf+0x38>
 8004420:	4917      	ldr	r1, [pc, #92]	@ (8004480 <floorf+0x78>)
 8004422:	f7fc fae1 	bl	80009e8 <__addsf3>
 8004426:	2100      	movs	r1, #0
 8004428:	f7fc fda2 	bl	8000f70 <__aeabi_fcmpgt>
 800442c:	b130      	cbz	r0, 800443c <floorf+0x34>
 800442e:	2c00      	cmp	r4, #0
 8004430:	da23      	bge.n	800447a <floorf+0x72>
 8004432:	2e00      	cmp	r6, #0
 8004434:	4c13      	ldr	r4, [pc, #76]	@ (8004484 <floorf+0x7c>)
 8004436:	bf08      	it	eq
 8004438:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800443c:	4621      	mov	r1, r4
 800443e:	e01a      	b.n	8004476 <floorf+0x6e>
 8004440:	4e11      	ldr	r6, [pc, #68]	@ (8004488 <floorf+0x80>)
 8004442:	412e      	asrs	r6, r5
 8004444:	4230      	tst	r0, r6
 8004446:	d016      	beq.n	8004476 <floorf+0x6e>
 8004448:	490d      	ldr	r1, [pc, #52]	@ (8004480 <floorf+0x78>)
 800444a:	f7fc facd 	bl	80009e8 <__addsf3>
 800444e:	2100      	movs	r1, #0
 8004450:	f7fc fd8e 	bl	8000f70 <__aeabi_fcmpgt>
 8004454:	2800      	cmp	r0, #0
 8004456:	d0f1      	beq.n	800443c <floorf+0x34>
 8004458:	2c00      	cmp	r4, #0
 800445a:	bfbe      	ittt	lt
 800445c:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8004460:	412b      	asrlt	r3, r5
 8004462:	18e4      	addlt	r4, r4, r3
 8004464:	ea24 0406 	bic.w	r4, r4, r6
 8004468:	e7e8      	b.n	800443c <floorf+0x34>
 800446a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800446e:	d302      	bcc.n	8004476 <floorf+0x6e>
 8004470:	f7fc faba 	bl	80009e8 <__addsf3>
 8004474:	4601      	mov	r1, r0
 8004476:	4608      	mov	r0, r1
 8004478:	bd70      	pop	{r4, r5, r6, pc}
 800447a:	2400      	movs	r4, #0
 800447c:	e7de      	b.n	800443c <floorf+0x34>
 800447e:	bf00      	nop
 8004480:	7149f2ca 	.word	0x7149f2ca
 8004484:	bf800000 	.word	0xbf800000
 8004488:	007fffff 	.word	0x007fffff

0800448c <exit>:
 800448c:	b508      	push	{r3, lr}
 800448e:	4b06      	ldr	r3, [pc, #24]	@ (80044a8 <exit+0x1c>)
 8004490:	4604      	mov	r4, r0
 8004492:	b113      	cbz	r3, 800449a <exit+0xe>
 8004494:	2100      	movs	r1, #0
 8004496:	f3af 8000 	nop.w
 800449a:	4b04      	ldr	r3, [pc, #16]	@ (80044ac <exit+0x20>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	b103      	cbz	r3, 80044a2 <exit+0x16>
 80044a0:	4798      	blx	r3
 80044a2:	4620      	mov	r0, r4
 80044a4:	f7fd fe04 	bl	80020b0 <_exit>
 80044a8:	00000000 	.word	0x00000000
 80044ac:	20000360 	.word	0x20000360

080044b0 <memset>:
 80044b0:	4603      	mov	r3, r0
 80044b2:	4402      	add	r2, r0
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d100      	bne.n	80044ba <memset+0xa>
 80044b8:	4770      	bx	lr
 80044ba:	f803 1b01 	strb.w	r1, [r3], #1
 80044be:	e7f9      	b.n	80044b4 <memset+0x4>

080044c0 <__errno>:
 80044c0:	4b01      	ldr	r3, [pc, #4]	@ (80044c8 <__errno+0x8>)
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	2000000c 	.word	0x2000000c

080044cc <__libc_init_array>:
 80044cc:	b570      	push	{r4, r5, r6, lr}
 80044ce:	2600      	movs	r6, #0
 80044d0:	4d0c      	ldr	r5, [pc, #48]	@ (8004504 <__libc_init_array+0x38>)
 80044d2:	4c0d      	ldr	r4, [pc, #52]	@ (8004508 <__libc_init_array+0x3c>)
 80044d4:	1b64      	subs	r4, r4, r5
 80044d6:	10a4      	asrs	r4, r4, #2
 80044d8:	42a6      	cmp	r6, r4
 80044da:	d109      	bne.n	80044f0 <__libc_init_array+0x24>
 80044dc:	f000 f81a 	bl	8004514 <_init>
 80044e0:	2600      	movs	r6, #0
 80044e2:	4d0a      	ldr	r5, [pc, #40]	@ (800450c <__libc_init_array+0x40>)
 80044e4:	4c0a      	ldr	r4, [pc, #40]	@ (8004510 <__libc_init_array+0x44>)
 80044e6:	1b64      	subs	r4, r4, r5
 80044e8:	10a4      	asrs	r4, r4, #2
 80044ea:	42a6      	cmp	r6, r4
 80044ec:	d105      	bne.n	80044fa <__libc_init_array+0x2e>
 80044ee:	bd70      	pop	{r4, r5, r6, pc}
 80044f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80044f4:	4798      	blx	r3
 80044f6:	3601      	adds	r6, #1
 80044f8:	e7ee      	b.n	80044d8 <__libc_init_array+0xc>
 80044fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80044fe:	4798      	blx	r3
 8004500:	3601      	adds	r6, #1
 8004502:	e7f2      	b.n	80044ea <__libc_init_array+0x1e>
 8004504:	0800492c 	.word	0x0800492c
 8004508:	0800492c 	.word	0x0800492c
 800450c:	0800492c 	.word	0x0800492c
 8004510:	08004934 	.word	0x08004934

08004514 <_init>:
 8004514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004516:	bf00      	nop
 8004518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800451a:	bc08      	pop	{r3}
 800451c:	469e      	mov	lr, r3
 800451e:	4770      	bx	lr

08004520 <_fini>:
 8004520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004522:	bf00      	nop
 8004524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004526:	bc08      	pop	{r3}
 8004528:	469e      	mov	lr, r3
 800452a:	4770      	bx	lr
