// Seed: 604357397
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output reg id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8,
    input id_9
);
  always @(posedge 1'b0 or negedge 1) id_4 <= #id_2 1 ? 1'd0 : 1;
endmodule
