;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -277, @-129
	SUB @321, 18
	MOV -7, <-25
	SUB @-127, 100
	ADD @7, @2
	ADD @7, @2
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	MOV -71, <-20
	SPL 0, <32
	SUB #70, <-800
	SUB #70, @200
	ADD #-277, -124
	CMP -207, <-120
	JMZ -277, @-129
	JMZ -277, @-129
	SUB 920, @10
	SUB @126, @103
	JMZ <-127, <155
	SUB 920, @10
	SUB 920, @10
	JMZ <-127, <155
	JMZ <-127, <155
	SPL 0, <332
	SUB @321, 18
	SUB @321, 18
	SUB -207, -180
	SLT <300, 90
	SUB 920, @10
	SLT <300, 90
	ADD #270, <1
	SUB 920, @10
	SUB @-107, 100
	SPL @277, @550
	SLT <300, 90
	SUB @-127, 100
	SUB @-107, 100
	SPL @277, @550
	SPL @277, @550
	MOV 210, 180
	SPL @277, @550
	SUB <72, @200
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
