<?xml version="1.0" encoding="us-ascii"?>

<fileSet version="1" anchorPath="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp" xsi:schemaLocation="http://cypress.com/xsd/cypathdictionary cypathdictionary.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://cypress.com/xsd/cypathdictionary">
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyfitter_cfg.h" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyfitter_cfg.c" value="SOURCE_C;CortexM0;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cymetadata.c" value="SOURCE_C;CortexM0;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cydevice_trm.h" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cydevicegnu_trm.inc" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cydevicerv_trm.inc" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cydeviceiar_trm.inc" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyfittergnu.inc" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyfitterrv.inc" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyfitteriar.inc" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyfitter.h" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cydisabledsheets.h" value="HEADER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1.h" value="HEADER;;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_I2C.h" value="HEADER;;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_I2C_INT.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_I2C.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_I2C_BOOT.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_I2C_MASTER.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_PM.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_BOOT.c" value="SOURCE_C;CortexM0;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_PINS.h" value="HEADER;;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_I2C_PVT.h" value="HEADER;;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_PVT.h" value="HEADER;;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_BOOT.h" value="HEADER;;;;;I2C_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\VR_EN.c" value="SOURCE_C;CortexM0;;;;VR_EN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\VR_EN.h" value="HEADER;;;;;VR_EN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\VR_EN_aliases.h" value="HEADER;;;;;VR_EN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\VR_EN_PM.c" value="SOURCE_C;CortexM0;;;;VR_EN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_Relay.c" value="SOURCE_C;CortexM0;;;;LF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_Relay.h" value="HEADER;;;;;LF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_Relay_aliases.h" value="HEADER;;;;;LF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_Relay_PM.c" value="SOURCE_C;CortexM0;;;;LF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_Relay.c" value="SOURCE_C;CortexM0;;;;HF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_Relay.h" value="HEADER;;;;;HF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_Relay_aliases.h" value="HEADER;;;;;HF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_Relay_PM.c" value="SOURCE_C;CortexM0;;;;HF_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_Relay.c" value="SOURCE_C;CortexM0;;;;COMP_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_Relay.h" value="HEADER;;;;;COMP_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_Relay_aliases.h" value="HEADER;;;;;COMP_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_Relay_PM.c" value="SOURCE_C;CortexM0;;;;COMP_Relay" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_CB.c" value="SOURCE_C;CortexM0;;;;LF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_CB.h" value="HEADER;;;;;LF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_CB_aliases.h" value="HEADER;;;;;LF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\LF_CB_PM.c" value="SOURCE_C;CortexM0;;;;LF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_CB.c" value="SOURCE_C;CortexM0;;;;HF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_CB.h" value="HEADER;;;;;HF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_CB_aliases.h" value="HEADER;;;;;HF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\HF_CB_PM.c" value="SOURCE_C;CortexM0;;;;HF_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_CB.c" value="SOURCE_C;CortexM0;;;;COMP_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_CB.h" value="HEADER;;;;;COMP_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_CB_aliases.h" value="HEADER;;;;;COMP_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\COMP_CB_PM.c" value="SOURCE_C;CortexM0;;;;COMP_CB" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\BLUE.c" value="SOURCE_C;CortexM0;;;;BLUE" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\BLUE.h" value="HEADER;;;;;BLUE" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\BLUE_aliases.h" value="HEADER;;;;;BLUE" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\BLUE_PM.c" value="SOURCE_C;CortexM0;;;;BLUE" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\GREEN.c" value="SOURCE_C;CortexM0;;;;GREEN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\GREEN.h" value="HEADER;;;;;GREEN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\GREEN_aliases.h" value="HEADER;;;;;GREEN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\GREEN_PM.c" value="SOURCE_C;CortexM0;;;;GREEN" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\RED.c" value="SOURCE_C;CortexM0;;;;RED" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\RED.h" value="HEADER;;;;;RED" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\RED_aliases.h" value="HEADER;;;;;RED" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\RED_PM.c" value="SOURCE_C;CortexM0;;;;RED" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\MyUART_1_AsmGnu.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;MyUART_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\MyUART_1_AsmRv.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;MyUART_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\MyUART_1.c" value="SOURCE_C;CortexM0;;;;MyUART_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\MyUART_1.h" value="HEADER;;;;;MyUART_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\MyUART_1_PVT.h" value="HEADER;;;;;MyUART_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\MyUART_1_AsmIar.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;MyUART_1" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_SCBCLK.c" value="SOURCE_C;CortexM0;;;;I2C_1_SCBCLK" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_SCBCLK.h" value="HEADER;;;;;I2C_1_SCBCLK" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_sda.c" value="SOURCE_C;CortexM0;;;;I2C_1_sda" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_sda.h" value="HEADER;;;;;I2C_1_sda" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_sda_aliases.h" value="HEADER;;;;;I2C_1_sda" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_sda_PM.c" value="SOURCE_C;CortexM0;;;;I2C_1_sda" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_scl.c" value="SOURCE_C;CortexM0;;;;I2C_1_scl" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_scl.h" value="HEADER;;;;;I2C_1_scl" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_scl_aliases.h" value="HEADER;;;;;I2C_1_scl" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_scl_PM.c" value="SOURCE_C;CortexM0;;;;I2C_1_scl" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_SCB_IRQ.c" value="SOURCE_C;CortexM0;;;;I2C_1_SCB_IRQ" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\I2C_1_SCB_IRQ.h" value="HEADER;;;;;I2C_1_SCB_IRQ" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cm0gcc.ld" value="LINKER_SCRIPT;;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\Cm0RealView.scat" value="LINKER_SCRIPT;;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\Cm0Start.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\core_cm0.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\core_cm0_psoc4.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyBootAsmRv.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;fdb8e1ae-f83a-46cf-9446-1d703716f38a;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyFlash.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyFlash.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyLib.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyLib.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyPm.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyPm.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cytypes.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cyutils.c" value="SOURCE_C;CortexM0;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cypins.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\core_cmFunc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\core_cmInstr.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\Cm0Iar.icf" value="LINKER_SCRIPT;;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyBootAsmIar.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;e9305a93-d091-4da5-bdc7-2813049dcdbf;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cmsis_armcc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cmsis_gcc.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cmsis_compiler.h" value="HEADER;;;;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyBootAsmGnu.s" value="SOURCE_ASM;CortexM0,CortexM0p,CortexM3,CortexM4,CortexM7;;b98f980c-3bd1-4fc7-a887-c56a20a46fdd;;cy_boot" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyLFClk.c" value="SOURCE_C;CortexM0;;;;cy_lfclk" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\CyLFClk.h" value="HEADER;;;;;cy_lfclk" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cy_em_eeprom.c" value="SOURCE_C;CortexM0;;;;Em_EEPROM_Dynamic" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cy_em_eeprom.h" value="HEADER;;;;;Em_EEPROM_Dynamic" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\project.h" value="OTHER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cycodeshareimport.ld" value="OTHER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cycodeshareexport.ld" value="OTHER;;;;;" />
  <file name="C:\Users\K-Narf\Documents\Senior Design Code Testing\Power_Chip_Test\Power_Chip_Test.cydsn\codegentemp\cycodeshareimport.scat" value="OTHER;;;;;" />
</fileSet>