Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit gpio_logic_high (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit mprj2_logic_high (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit mprj_logic_high (0)(463 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__conb_1 in circuit mgmt_protect_hv (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__lsbufhv2lv_1 in circuit mgmt_protect_hv (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_1 in circuit gpio_control_block (0)(54 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_1 in circuit gpio_control_block (0)(26 instances)
Flattening unmatched subcell sky130_fd_sc_hd__diode_2 in circuit gpio_control_block (0)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_2 in circuit gpio_control_block (0)(17 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2b_1 in circuit gpio_control_block (0)(15 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2_1 in circuit gpio_control_block (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dlymetal6s2s_1 in circuit gpio_control_block (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit gpio_control_block (0)(19 instances)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit gpio_control_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__dfbbn_1 in circuit gpio_control_block (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_1 in circuit gpio_control_block (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__einvp_8 in circuit gpio_control_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_2 in circuit gpio_control_block (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2 in circuit gpio_control_block (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2_1 in circuit gpio_control_block (0)(2 instances)
Flattening unmatched subcell gpio_logic_high in circuit gpio_control_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__buf_6 in circuit gpio_control_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_16 in circuit gpio_control_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__ebufn_8 in circuit gpio_control_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_1 in circuit gpio_control_block (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit gpio_defaults_block (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__diode_2 in circuit digital_pll (0)(67 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or3_2 in circuit digital_pll (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_2 in circuit digital_pll (0)(23 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_1 in circuit digital_pll (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_1 in circuit digital_pll (0)(28 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a311o_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a2bb2o_2 in circuit digital_pll (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__einvp_2 in circuit digital_pll (0)(26 instances)
Flattening unmatched subcell sky130_fd_sc_hd__einvn_8 in circuit digital_pll (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o311a_2 in circuit digital_pll (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2_2 in circuit digital_pll (0)(17 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__einvn_4 in circuit digital_pll (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_2 in circuit digital_pll (0)(7 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221a_2 in circuit digital_pll (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_1 in circuit digital_pll (0)(23 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_2 in circuit digital_pll (0)(12 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a31o_2 in circuit digital_pll (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a32o_2 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a22o_2 in circuit digital_pll (0)(12 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_1 in circuit digital_pll (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21ai_2 in circuit digital_pll (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_2 in circuit digital_pll (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and4_2 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o22a_2 in circuit digital_pll (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2 in circuit digital_pll (0)(29 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a221o_2 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a21oi_2 in circuit digital_pll (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o31a_2 in circuit digital_pll (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221ai_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__einvp_1 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and3_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a21bo_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o41a_2 in circuit digital_pll (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o2bb2a_2 in circuit digital_pll (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21a_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o22ai_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_2 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o32a_2 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_8 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o211a_2 in circuit digital_pll (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a21o_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o2111ai_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o2bb2ai_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and2_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__or4_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a22oi_2 in circuit digital_pll (0)(1 instance)
Flattening unmatched subcell sky130_ef_io__com_bus_slice_5um in circuit chip_io (0)(84 instances)
Flattening unmatched subcell sky130_ef_io__com_bus_slice_10um in circuit chip_io (0)(57 instances)
Flattening unmatched subcell sky130_ef_io__com_bus_slice_20um in circuit chip_io (0)(422 instances)
Flattening unmatched subcell sky130_ef_io__gpiov2_pad_wrapped in circuit chip_io (0)(44 instances)
Flattening unmatched subcell sky130_ef_io__com_bus_slice_1um in circuit chip_io (0)(106 instances)
Flattening unmatched subcell sky130_ef_io__vccd_lvc_clamped_pad in circuit chip_io (0)(1 instance)
Flattening unmatched subcell sky130_ef_io__disconnect_vdda_slice_5um in circuit chip_io (0)(3 instances)
Flattening unmatched subcell sky130_ef_io__corner_pad in circuit chip_io (0)(4 instances)
Flattening unmatched subcell sky130_ef_io__vddio_hvc_clamped_pad in circuit chip_io (0)(2 instances)
Flattening unmatched subcell sky130_ef_io__vssio_hvc_clamped_pad in circuit chip_io (0)(2 instances)
Flattening unmatched subcell sky130_ef_io__connect_vcchib_vccd_and_vswitch_vddio_slice_20um in circuit chip_io (0)(72 instances)
Flattening unmatched subcell sky130_ef_io__vdda_hvc_clamped_pad in circuit chip_io (0)(4 instances)
Flattening unmatched subcell sky130_ef_io__vssd_lvc_clamped3_pad in circuit chip_io (0)(2 instances)
Flattening unmatched subcell sky130_ef_io__vssd_lvc_clamped_pad in circuit chip_io (0)(1 instance)
Flattening unmatched subcell sky130_ef_io__vccd_lvc_clamped3_pad in circuit chip_io (0)(2 instances)
Flattening unmatched subcell sky130_ef_io__vssa_hvc_clamped_pad in circuit chip_io (0)(4 instances)
Flattening unmatched subcell sky130_fd_io__top_xres4v2 in circuit chip_io (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit spare_logic_block (0)(27 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_2 in circuit spare_logic_block (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfbbp_1 in circuit spare_logic_block (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_2 in circuit spare_logic_block (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2 in circuit spare_logic_block (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_2 in circuit spare_logic_block (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_8 in circuit spare_logic_block (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_1 in circuit caravel_clocking (0)(50 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_2 in circuit caravel_clocking (0)(12 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_1 in circuit caravel_clocking (0)(20 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand3_1 in circuit caravel_clocking (0)(20 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a21o_1 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_1 in circuit caravel_clocking (0)(17 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_2 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a21bo_1 in circuit caravel_clocking (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21a_1 in circuit caravel_clocking (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_4 in circuit caravel_clocking (0)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hd__diode_2 in circuit caravel_clocking (0)(71 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_1 in circuit caravel_clocking (0)(23 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor3_1 in circuit caravel_clocking (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21ai_1 in circuit caravel_clocking (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_2 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__xnor2_1 in circuit caravel_clocking (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_1 in circuit caravel_clocking (0)(12 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor3b_2 in circuit caravel_clocking (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2_1 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_1 in circuit caravel_clocking (0)(18 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_16 in circuit caravel_clocking (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2 in circuit caravel_clocking (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_2 in circuit caravel_clocking (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_4 in circuit caravel_clocking (0)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o211a_1 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtn_1 in circuit caravel_clocking (0)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2b_1 in circuit caravel_clocking (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21bai_1 in circuit caravel_clocking (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_2 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_2 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_4 in circuit caravel_clocking (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand3b_1 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__xor2_1 in circuit caravel_clocking (0)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dlymetal6s2s_1 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_4 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfxtp_1 in circuit caravel_clocking (0)(7 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_2 in circuit caravel_clocking (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_12 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o2bb2ai_2 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit caravel_clocking (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor3b_1 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o211ai_4 in circuit caravel_clocking (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dlygate4sd1_1 in circuit caravel_clocking (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_4 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__buf_1 in circuit caravel_clocking (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit gpio_defaults_block_1803 (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit user_id_programming (0)(32 instances)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit gpio_defaults_block_0403 (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__diode_2 in circuit mgmt_protect (0)(2799 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2_1 in circuit mgmt_protect (0)(131 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_2 in circuit mgmt_protect (0)(141 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2b_1 in circuit mgmt_protect (0)(125 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2 in circuit mgmt_protect (0)(154 instances)
Flattening unmatched subcell sky130_fd_sc_hd__einvp_8 in circuit mgmt_protect (0)(330 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_4 in circuit mgmt_protect (0)(25 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_1 in circuit mgmt_protect (0)(113 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_12 in circuit mgmt_protect (0)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_2 in circuit mgmt_protect (0)(136 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_2 in circuit mgmt_protect (0)(243 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_12 in circuit mgmt_protect (0)(16 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dlymetal6s2s_1 in circuit mgmt_protect (0)(25 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_1 in circuit mgmt_protect (0)(128 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_4 in circuit mgmt_protect (0)(132 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_4 in circuit mgmt_protect (0)(123 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_8 in circuit mgmt_protect (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_8 in circuit mgmt_protect (0)(32 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_8 in circuit mgmt_protect (0)(16 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_6 in circuit mgmt_protect (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_4 in circuit mgmt_protect (0)(93 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_6 in circuit mgmt_protect (0)(14 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_4 in circuit mgmt_protect (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_2 in circuit mgmt_protect (0)(22 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_8 in circuit mgmt_protect (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2b_2 in circuit mgmt_protect (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_16 in circuit mgmt_protect (0)(2 instances)
Flattening unmatched subcell mprj2_logic_high in circuit mgmt_protect (0)(1 instance)
Flattening unmatched subcell mprj_logic_high in circuit mgmt_protect (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__inv_16 in circuit mgmt_protect (0)(2 instances)
Flattening unmatched subcell mgmt_protect_hv in circuit mgmt_protect (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and2_4 in circuit mgmt_protect (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_8 in circuit mgmt_protect (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_16 in circuit mgmt_protect (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hvl__diode_2 in circuit xres_buf (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hvl__lsbufhv2lv_1 in circuit xres_buf (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__or2_4 in circuit housekeeping (0)(110 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_1 in circuit housekeeping (0)(496 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_2 in circuit housekeeping (0)(228 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4_1 in circuit housekeeping (0)(87 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2 in circuit housekeeping (0)(552 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_1 in circuit housekeeping (0)(152 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o22a_1 in circuit housekeeping (0)(387 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_1 in circuit housekeeping (0)(124 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2_1 in circuit housekeeping (0)(357 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o2111ai_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__or3_1 in circuit housekeeping (0)(109 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a22o_1 in circuit housekeeping (0)(617 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221a_1 in circuit housekeeping (0)(362 instances)
Flattening unmatched subcell sky130_fd_sc_hd__diode_2 in circuit housekeeping (0)(219 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o31a_1 in circuit housekeeping (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_6 in circuit housekeeping (0)(23 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_2 in circuit housekeeping (0)(77 instances)
Flattening unmatched subcell sky130_fd_sc_hd__ebufn_8 in circuit housekeeping (0)(30 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2_2 in circuit housekeeping (0)(44 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221a_2 in circuit housekeeping (0)(32 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and3_1 in circuit housekeeping (0)(20 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_2 in circuit housekeeping (0)(178 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or3_4 in circuit housekeeping (0)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_1 in circuit housekeeping (0)(23 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_1 in circuit housekeeping (0)(340 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_4 in circuit housekeeping (0)(38 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2_1 in circuit housekeeping (0)(23 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand4_4 in circuit housekeeping (0)(15 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_2 in circuit housekeeping (0)(43 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand4_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a21o_1 in circuit housekeeping (0)(7 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21ai_1 in circuit housekeeping (0)(28 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_4 in circuit housekeeping (0)(69 instances)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_1 in circuit housekeeping (0)(166 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o2bb2a_1 in circuit housekeeping (0)(11 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a21oi_1 in circuit housekeeping (0)(12 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o211ai_1 in circuit housekeeping (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_4 in circuit housekeeping (0)(92 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o22a_2 in circuit housekeeping (0)(52 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_2 in circuit housekeeping (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_6 in circuit housekeeping (0)(41 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfxtp_1 in circuit housekeeping (0)(36 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and4_1 in circuit housekeeping (0)(74 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4_4 in circuit housekeeping (0)(34 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_16 in circuit housekeeping (0)(67 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a32o_1 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4_2 in circuit housekeeping (0)(20 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_12 in circuit housekeeping (0)(38 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_4 in circuit housekeeping (0)(22 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o211a_1 in circuit housekeeping (0)(28 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a311o_1 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o311a_2 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_8 in circuit housekeeping (0)(62 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a31oi_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and4_2 in circuit housekeeping (0)(11 instances)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_2 in circuit housekeeping (0)(11 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4b_1 in circuit housekeeping (0)(11 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinv_8 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o22a_4 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a31o_1 in circuit housekeeping (0)(30 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a211o_1 in circuit housekeeping (0)(8 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21ai_2 in circuit housekeeping (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a21bo_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand3_4 in circuit housekeeping (0)(15 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o2111a_1 in circuit housekeeping (0)(17 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dlymetal6s2s_1 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221ai_4 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4b_2 in circuit housekeeping (0)(6 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor3_1 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o2bb2a_2 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_4 in circuit housekeeping (0)(38 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4bb_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__ebufn_2 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o211ai_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o2111ai_4 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o22ai_1 in circuit housekeeping (0)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21a_1 in circuit housekeeping (0)(14 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a221o_1 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221ai_1 in circuit housekeeping (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a22oi_1 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a2111o_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o21bai_1 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_4 in circuit housekeeping (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_2 in circuit housekeeping (0)(13 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a41o_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o2111a_2 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o32a_1 in circuit housekeeping (0)(11 instances)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_8 in circuit housekeeping (0)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21ai_4 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a2bb2o_1 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or3_2 in circuit housekeeping (0)(20 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o211ai_4 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or3b_1 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_8 in circuit housekeeping (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkinvlp_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__nand4_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o311a_1 in circuit housekeeping (0)(7 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor4_2 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor3_4 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and4bb_1 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and2b_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__mux2_4 in circuit housekeeping (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2b_1 in circuit housekeeping (0)(7 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o22ai_2 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a32o_2 in circuit housekeeping (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o221a_4 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_4 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtn_1 in circuit housekeeping (0)(9 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a22o_2 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a211o_4 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or4bb_1 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor4_1 in circuit housekeeping (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand3b_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o2111ai_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a2111o_2 in circuit housekeeping (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a311oi_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_4 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and3_2 in circuit housekeeping (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or2b_2 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__or3b_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_8 in circuit housekeeping (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o21ba_1 in circuit housekeeping (0)(5 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a22oi_4 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__a41o_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_8 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o221ai_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a311oi_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__nor3_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__or4b_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and3b_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o32a_2 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nor2_8 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__nand4b_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a221o_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a21o_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__nand4bb_1 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__or3b_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and4b_1 in circuit housekeeping (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__o31ai_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__and3_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__a21bo_2 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__inv_12 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o22ai_4 in circuit housekeeping (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__o211a_2 in circuit housekeeping (0)(1 instance)

Cell gpio_control_block disconnected node: dw_1110_1538#
Class gpio_control_block:  Merged 157 devices.
Warning: Equate pins:  cell gpio_control_block has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_control_block                                 |Circuit 2: gpio_control_block                                 
--------------------------------------------------------------|--------------------------------------------------------------
gpio_defaults[0]                                              |gpio_defaults[0]                                              
gpio_defaults[10]                                             |gpio_defaults[10]                                             
gpio_defaults[11]                                             |gpio_defaults[11]                                             
gpio_defaults[12]                                             |gpio_defaults[12]                                             
gpio_defaults[1]                                              |gpio_defaults[1]                                              
gpio_defaults[2]                                              |gpio_defaults[2]                                              
gpio_defaults[3]                                              |gpio_defaults[3]                                              
gpio_defaults[4]                                              |gpio_defaults[4]                                              
gpio_defaults[5]                                              |gpio_defaults[5]                                              
gpio_defaults[6]                                              |gpio_defaults[6]                                              
gpio_defaults[7]                                              |gpio_defaults[7]                                              
gpio_defaults[8]                                              |gpio_defaults[8]                                              
gpio_defaults[9]                                              |gpio_defaults[9]                                              
mgmt_gpio_in                                                  |mgmt_gpio_in                                                  
mgmt_gpio_oeb                                                 |mgmt_gpio_oeb                                                 
mgmt_gpio_out                                                 |mgmt_gpio_out                                                 
one                                                           |one                                                           
pad_gpio_ana_en                                               |pad_gpio_ana_en                                               
pad_gpio_ana_pol                                              |pad_gpio_ana_pol                                              
pad_gpio_ana_sel                                              |pad_gpio_ana_sel                                              
pad_gpio_dm[0]                                                |pad_gpio_dm[0]                                                
pad_gpio_dm[1]                                                |pad_gpio_dm[1]                                                
pad_gpio_dm[2]                                                |pad_gpio_dm[2]                                                
pad_gpio_holdover                                             |pad_gpio_holdover                                             
pad_gpio_ib_mode_sel                                          |pad_gpio_ib_mode_sel                                          
pad_gpio_in                                                   |pad_gpio_in                                                   
pad_gpio_inenb                                                |pad_gpio_inenb                                                
pad_gpio_out                                                  |pad_gpio_out                                                  
pad_gpio_outenb                                               |pad_gpio_outenb                                               
pad_gpio_slow_sel                                             |pad_gpio_slow_sel                                             
pad_gpio_vtrip_sel                                            |pad_gpio_vtrip_sel                                            
resetn                                                        |resetn                                                        
resetn_out                                                    |resetn_out                                                    
serial_clock                                                  |serial_clock                                                  
serial_clock_out                                              |serial_clock_out                                              
serial_data_in                                                |serial_data_in                                                
serial_data_out                                               |serial_data_out                                               
serial_load                                                   |serial_load                                                   
serial_load_out                                               |serial_load_out                                               
user_gpio_in                                                  |user_gpio_in                                                  
user_gpio_oeb                                                 |user_gpio_oeb                                                 
user_gpio_out                                                 |user_gpio_out                                                 
vccd1                                                         |vccd1                                                         
vssd                                                          |vssd                                                          
zero                                                          |zero                                                          
vccd                                                          |vccd                                                          
vssd1                                                         |vssd1                                                         
dw_1110_1538#                                                 |(no matching pin)                                             
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_control_block and gpio_control_block are equivalent.
Class gpio_defaults_block:  Merged 11 devices.
Warning: Equate pins:  cell gpio_defaults_block has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_defaults_block                                |Circuit 2: gpio_defaults_block                                
--------------------------------------------------------------|--------------------------------------------------------------
VGND                                                          |VGND                                                          
gpio_defaults[0]                                              |gpio_defaults[0]                                              
gpio_defaults[10]                                             |gpio_defaults[10]                                             
gpio_defaults[11]                                             |gpio_defaults[11]                                             
gpio_defaults[12]                                             |gpio_defaults[12]                                             
gpio_defaults[1]                                              |gpio_defaults[1]                                              
gpio_defaults[2]                                              |gpio_defaults[2]                                              
gpio_defaults[3]                                              |gpio_defaults[3]                                              
gpio_defaults[4]                                              |gpio_defaults[4]                                              
gpio_defaults[5]                                              |gpio_defaults[5]                                              
gpio_defaults[6]                                              |gpio_defaults[6]                                              
gpio_defaults[7]                                              |gpio_defaults[7]                                              
gpio_defaults[8]                                              |gpio_defaults[8]                                              
gpio_defaults[9]                                              |gpio_defaults[9]                                              
VPWR                                                          |VPWR                                                          
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_defaults_block and gpio_defaults_block are equivalent.
Class digital_pll:  Merged 1151 devices.
Warning: Equate pins:  cell digital_pll has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: digital_pll                                        |Circuit 2: digital_pll                                        
--------------------------------------------------------------|--------------------------------------------------------------
clockp[0]                                                     |clockp[0]                                                     
clockp[1]                                                     |clockp[1]                                                     
dco                                                           |dco                                                           
div[0]                                                        |div[0]                                                        
div[1]                                                        |div[1]                                                        
div[2]                                                        |div[2]                                                        
div[3]                                                        |div[3]                                                        
div[4]                                                        |div[4]                                                        
enable                                                        |enable                                                        
ext_trim[0]                                                   |ext_trim[0]                                                   
ext_trim[10]                                                  |ext_trim[10]                                                  
ext_trim[11]                                                  |ext_trim[11]                                                  
ext_trim[12]                                                  |ext_trim[12]                                                  
ext_trim[13]                                                  |ext_trim[13]                                                  
ext_trim[14]                                                  |ext_trim[14]                                                  
ext_trim[15]                                                  |ext_trim[15]                                                  
ext_trim[16]                                                  |ext_trim[16]                                                  
ext_trim[17]                                                  |ext_trim[17]                                                  
ext_trim[18]                                                  |ext_trim[18]                                                  
ext_trim[19]                                                  |ext_trim[19]                                                  
ext_trim[1]                                                   |ext_trim[1]                                                   
ext_trim[20]                                                  |ext_trim[20]                                                  
ext_trim[21]                                                  |ext_trim[21]                                                  
ext_trim[22]                                                  |ext_trim[22]                                                  
ext_trim[23]                                                  |ext_trim[23]                                                  
ext_trim[24]                                                  |ext_trim[24]                                                  
ext_trim[25]                                                  |ext_trim[25]                                                  
ext_trim[2]                                                   |ext_trim[2]                                                   
ext_trim[3]                                                   |ext_trim[3]                                                   
ext_trim[4]                                                   |ext_trim[4]                                                   
ext_trim[5]                                                   |ext_trim[5]                                                   
ext_trim[6]                                                   |ext_trim[6]                                                   
ext_trim[7]                                                   |ext_trim[7]                                                   
ext_trim[8]                                                   |ext_trim[8]                                                   
ext_trim[9]                                                   |ext_trim[9]                                                   
osc                                                           |osc                                                           
resetb                                                        |resetb                                                        
VPWR                                                          |VPWR                                                          
VGND                                                          |VGND                                                          
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes digital_pll and digital_pll are equivalent.

Cell chip_io disconnected node: flash_clk_ieb_core
Cell chip_io disconnected node: flash_csb_ieb_core
Warning: Equate pins:  cell chip_io has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: chip_io                                            |Circuit 2: chip_io                                            
--------------------------------------------------------------|--------------------------------------------------------------
clock                                                         |clock                                                         
clock_core                                                    |clock_core                                                    
por                                                           |por                                                           
flash_clk                                                     |flash_clk                                                     
flash_clk_core                                                |flash_clk_core                                                
flash_clk_ieb_core                                            |flash_clk_ieb_core                                            
flash_clk_oeb_core                                            |flash_clk_oeb_core                                            
flash_csb                                                     |flash_csb                                                     
flash_csb_core                                                |flash_csb_core                                                
flash_csb_ieb_core                                            |flash_csb_ieb_core                                            
flash_csb_oeb_core                                            |flash_csb_oeb_core                                            
flash_io0                                                     |flash_io0                                                     
flash_io0_di_core                                             |flash_io0_di_core                                             
flash_io0_do_core                                             |flash_io0_do_core                                             
flash_io0_oeb_core                                            |flash_io0_oeb_core                                            
flash_io1                                                     |flash_io1                                                     
flash_io1_di_core                                             |flash_io1_di_core                                             
flash_io1_do_core                                             |flash_io1_do_core                                             
flash_io1_oeb_core                                            |flash_io1_oeb_core                                            
gpio                                                          |gpio                                                          
gpio_in_core                                                  |gpio_in_core                                                  
gpio_inenb_core                                               |gpio_inenb_core                                               
gpio_mode0_core                                               |gpio_mode0_core                                               
gpio_mode1_core                                               |gpio_mode1_core                                               
gpio_out_core                                                 |gpio_out_core                                                 
gpio_outenb_core                                              |gpio_outenb_core                                              
vccd_pad                                                      |vccd_pad                                                      
vdda_pad                                                      |vdda_pad                                                      
vddio_pad                                                     |vddio_pad                                                     
vddio_pad2                                                    |vddio_pad2                                                    
vssa_pad                                                      |vssa_pad                                                      
vssd_pad                                                      |vssd_pad                                                      
vssio_pad                                                     |vssio_pad                                                     
vssio_pad2                                                    |vssio_pad2                                                    
mprj_io[0]                                                    |mprj_io[0]                                                    
mprj_io_analog_en[0]                                          |mprj_io_analog_en[0]                                          
mprj_io_analog_pol[0]                                         |mprj_io_analog_pol[0]                                         
mprj_io_analog_sel[0]                                         |mprj_io_analog_sel[0]                                         
mprj_io_dm[0]                                                 |mprj_io_dm[0]                                                 
mprj_io_dm[1]                                                 |mprj_io_dm[1]                                                 
mprj_io_dm[2]                                                 |mprj_io_dm[2]                                                 
mprj_io_holdover[0]                                           |mprj_io_holdover[0]                                           
mprj_io_ib_mode_sel[0]                                        |mprj_io_ib_mode_sel[0]                                        
mprj_io_inp_dis[0]                                            |mprj_io_inp_dis[0]                                            
mprj_io_oeb[0]                                                |mprj_io_oeb[0]                                                
mprj_io_out[0]                                                |mprj_io_out[0]                                                
mprj_io_slow_sel[0]                                           |mprj_io_slow_sel[0]                                           
mprj_io_vtrip_sel[0]                                          |mprj_io_vtrip_sel[0]                                          
mprj_io_in[0]                                                 |mprj_io_in[0]                                                 
mprj_analog_io[3]                                             |mprj_analog_io[3]                                             
mprj_io[10]                                                   |mprj_io[10]                                                   
mprj_io_analog_en[10]                                         |mprj_io_analog_en[10]                                         
mprj_io_analog_pol[10]                                        |mprj_io_analog_pol[10]                                        
mprj_io_analog_sel[10]                                        |mprj_io_analog_sel[10]                                        
mprj_io_dm[30]                                                |mprj_io_dm[30]                                                
mprj_io_dm[31]                                                |mprj_io_dm[31]                                                
mprj_io_dm[32]                                                |mprj_io_dm[32]                                                
mprj_io_holdover[10]                                          |mprj_io_holdover[10]                                          
mprj_io_ib_mode_sel[10]                                       |mprj_io_ib_mode_sel[10]                                       
mprj_io_inp_dis[10]                                           |mprj_io_inp_dis[10]                                           
mprj_io_oeb[10]                                               |mprj_io_oeb[10]                                               
mprj_io_out[10]                                               |mprj_io_out[10]                                               
mprj_io_slow_sel[10]                                          |mprj_io_slow_sel[10]                                          
mprj_io_vtrip_sel[10]                                         |mprj_io_vtrip_sel[10]                                         
mprj_io_in[10]                                                |mprj_io_in[10]                                                
mprj_analog_io[4]                                             |mprj_analog_io[4]                                             
mprj_io[11]                                                   |mprj_io[11]                                                   
mprj_io_analog_en[11]                                         |mprj_io_analog_en[11]                                         
mprj_io_analog_pol[11]                                        |mprj_io_analog_pol[11]                                        
mprj_io_analog_sel[11]                                        |mprj_io_analog_sel[11]                                        
mprj_io_dm[33]                                                |mprj_io_dm[33]                                                
mprj_io_dm[34]                                                |mprj_io_dm[34]                                                
mprj_io_dm[35]                                                |mprj_io_dm[35]                                                
mprj_io_holdover[11]                                          |mprj_io_holdover[11]                                          
mprj_io_ib_mode_sel[11]                                       |mprj_io_ib_mode_sel[11]                                       
mprj_io_inp_dis[11]                                           |mprj_io_inp_dis[11]                                           
mprj_io_oeb[11]                                               |mprj_io_oeb[11]                                               
mprj_io_out[11]                                               |mprj_io_out[11]                                               
mprj_io_slow_sel[11]                                          |mprj_io_slow_sel[11]                                          
mprj_io_vtrip_sel[11]                                         |mprj_io_vtrip_sel[11]                                         
mprj_io_in[11]                                                |mprj_io_in[11]                                                
mprj_analog_io[5]                                             |mprj_analog_io[5]                                             
mprj_io[12]                                                   |mprj_io[12]                                                   
mprj_io_analog_en[12]                                         |mprj_io_analog_en[12]                                         
mprj_io_analog_pol[12]                                        |mprj_io_analog_pol[12]                                        
mprj_io_analog_sel[12]                                        |mprj_io_analog_sel[12]                                        
mprj_io_dm[36]                                                |mprj_io_dm[36]                                                
mprj_io_dm[37]                                                |mprj_io_dm[37]                                                
mprj_io_dm[38]                                                |mprj_io_dm[38]                                                
mprj_io_holdover[12]                                          |mprj_io_holdover[12]                                          
mprj_io_ib_mode_sel[12]                                       |mprj_io_ib_mode_sel[12]                                       
mprj_io_inp_dis[12]                                           |mprj_io_inp_dis[12]                                           
mprj_io_oeb[12]                                               |mprj_io_oeb[12]                                               
mprj_io_out[12]                                               |mprj_io_out[12]                                               
mprj_io_slow_sel[12]                                          |mprj_io_slow_sel[12]                                          
mprj_io_vtrip_sel[12]                                         |mprj_io_vtrip_sel[12]                                         
mprj_io_in[12]                                                |mprj_io_in[12]                                                
mprj_analog_io[6]                                             |mprj_analog_io[6]                                             
mprj_io[13]                                                   |mprj_io[13]                                                   
mprj_io_analog_en[13]                                         |mprj_io_analog_en[13]                                         
mprj_io_analog_pol[13]                                        |mprj_io_analog_pol[13]                                        
mprj_io_analog_sel[13]                                        |mprj_io_analog_sel[13]                                        
mprj_io_dm[39]                                                |mprj_io_dm[39]                                                
mprj_io_dm[40]                                                |mprj_io_dm[40]                                                
mprj_io_dm[41]                                                |mprj_io_dm[41]                                                
mprj_io_holdover[13]                                          |mprj_io_holdover[13]                                          
mprj_io_ib_mode_sel[13]                                       |mprj_io_ib_mode_sel[13]                                       
mprj_io_inp_dis[13]                                           |mprj_io_inp_dis[13]                                           
mprj_io_oeb[13]                                               |mprj_io_oeb[13]                                               
mprj_io_out[13]                                               |mprj_io_out[13]                                               
mprj_io_slow_sel[13]                                          |mprj_io_slow_sel[13]                                          
mprj_io_vtrip_sel[13]                                         |mprj_io_vtrip_sel[13]                                         
mprj_io_in[13]                                                |mprj_io_in[13]                                                
mprj_analog_io[7]                                             |mprj_analog_io[7]                                             
mprj_io[14]                                                   |mprj_io[14]                                                   
mprj_io_analog_en[14]                                         |mprj_io_analog_en[14]                                         
mprj_io_analog_pol[14]                                        |mprj_io_analog_pol[14]                                        
mprj_io_analog_sel[14]                                        |mprj_io_analog_sel[14]                                        
mprj_io_dm[42]                                                |mprj_io_dm[42]                                                
mprj_io_dm[43]                                                |mprj_io_dm[43]                                                
mprj_io_dm[44]                                                |mprj_io_dm[44]                                                
mprj_io_holdover[14]                                          |mprj_io_holdover[14]                                          
mprj_io_ib_mode_sel[14]                                       |mprj_io_ib_mode_sel[14]                                       
mprj_io_inp_dis[14]                                           |mprj_io_inp_dis[14]                                           
mprj_io_oeb[14]                                               |mprj_io_oeb[14]                                               
mprj_io_out[14]                                               |mprj_io_out[14]                                               
mprj_io_slow_sel[14]                                          |mprj_io_slow_sel[14]                                          
mprj_io_vtrip_sel[14]                                         |mprj_io_vtrip_sel[14]                                         
mprj_io_in[14]                                                |mprj_io_in[14]                                                
mprj_analog_io[8]                                             |mprj_analog_io[8]                                             
mprj_io[15]                                                   |mprj_io[15]                                                   
mprj_io_analog_en[15]                                         |mprj_io_analog_en[15]                                         
mprj_io_analog_pol[15]                                        |mprj_io_analog_pol[15]                                        
mprj_io_analog_sel[15]                                        |mprj_io_analog_sel[15]                                        
mprj_io_dm[45]                                                |mprj_io_dm[45]                                                
mprj_io_dm[46]                                                |mprj_io_dm[46]                                                
mprj_io_dm[47]                                                |mprj_io_dm[47]                                                
mprj_io_holdover[15]                                          |mprj_io_holdover[15]                                          
mprj_io_ib_mode_sel[15]                                       |mprj_io_ib_mode_sel[15]                                       
mprj_io_inp_dis[15]                                           |mprj_io_inp_dis[15]                                           
mprj_io_oeb[15]                                               |mprj_io_oeb[15]                                               
mprj_io_out[15]                                               |mprj_io_out[15]                                               
mprj_io_slow_sel[15]                                          |mprj_io_slow_sel[15]                                          
mprj_io_vtrip_sel[15]                                         |mprj_io_vtrip_sel[15]                                         
mprj_io_in[15]                                                |mprj_io_in[15]                                                
mprj_analog_io[9]                                             |mprj_analog_io[9]                                             
mprj_io[16]                                                   |mprj_io[16]                                                   
mprj_io_analog_en[16]                                         |mprj_io_analog_en[16]                                         
mprj_io_analog_pol[16]                                        |mprj_io_analog_pol[16]                                        
mprj_io_analog_sel[16]                                        |mprj_io_analog_sel[16]                                        
mprj_io_dm[48]                                                |mprj_io_dm[48]                                                
mprj_io_dm[49]                                                |mprj_io_dm[49]                                                
mprj_io_dm[50]                                                |mprj_io_dm[50]                                                
mprj_io_holdover[16]                                          |mprj_io_holdover[16]                                          
mprj_io_ib_mode_sel[16]                                       |mprj_io_ib_mode_sel[16]                                       
mprj_io_inp_dis[16]                                           |mprj_io_inp_dis[16]                                           
mprj_io_oeb[16]                                               |mprj_io_oeb[16]                                               
mprj_io_out[16]                                               |mprj_io_out[16]                                               
mprj_io_slow_sel[16]                                          |mprj_io_slow_sel[16]                                          
mprj_io_vtrip_sel[16]                                         |mprj_io_vtrip_sel[16]                                         
mprj_io_in[16]                                                |mprj_io_in[16]                                                
mprj_analog_io[10]                                            |mprj_analog_io[10]                                            
mprj_io[17]                                                   |mprj_io[17]                                                   
mprj_io_analog_en[17]                                         |mprj_io_analog_en[17]                                         
mprj_io_analog_pol[17]                                        |mprj_io_analog_pol[17]                                        
mprj_io_analog_sel[17]                                        |mprj_io_analog_sel[17]                                        
mprj_io_dm[51]                                                |mprj_io_dm[51]                                                
mprj_io_dm[52]                                                |mprj_io_dm[52]                                                
mprj_io_dm[53]                                                |mprj_io_dm[53]                                                
mprj_io_holdover[17]                                          |mprj_io_holdover[17]                                          
mprj_io_ib_mode_sel[17]                                       |mprj_io_ib_mode_sel[17]                                       
mprj_io_inp_dis[17]                                           |mprj_io_inp_dis[17]                                           
mprj_io_oeb[17]                                               |mprj_io_oeb[17]                                               
mprj_io_out[17]                                               |mprj_io_out[17]                                               
mprj_io_slow_sel[17]                                          |mprj_io_slow_sel[17]                                          
mprj_io_vtrip_sel[17]                                         |mprj_io_vtrip_sel[17]                                         
mprj_io_in[17]                                                |mprj_io_in[17]                                                
mprj_analog_io[11]                                            |mprj_analog_io[11]                                            
mprj_io[18]                                                   |mprj_io[18]                                                   
mprj_io_analog_en[18]                                         |mprj_io_analog_en[18]                                         
mprj_io_analog_pol[18]                                        |mprj_io_analog_pol[18]                                        
mprj_io_analog_sel[18]                                        |mprj_io_analog_sel[18]                                        
mprj_io_dm[54]                                                |mprj_io_dm[54]                                                
mprj_io_dm[55]                                                |mprj_io_dm[55]                                                
mprj_io_dm[56]                                                |mprj_io_dm[56]                                                
mprj_io_holdover[18]                                          |mprj_io_holdover[18]                                          
mprj_io_ib_mode_sel[18]                                       |mprj_io_ib_mode_sel[18]                                       
mprj_io_inp_dis[18]                                           |mprj_io_inp_dis[18]                                           
mprj_io_oeb[18]                                               |mprj_io_oeb[18]                                               
mprj_io_out[18]                                               |mprj_io_out[18]                                               
mprj_io_slow_sel[18]                                          |mprj_io_slow_sel[18]                                          
mprj_io_vtrip_sel[18]                                         |mprj_io_vtrip_sel[18]                                         
mprj_io_in[18]                                                |mprj_io_in[18]                                                
mprj_io[1]                                                    |mprj_io[1]                                                    
mprj_io_analog_en[1]                                          |mprj_io_analog_en[1]                                          
mprj_io_analog_pol[1]                                         |mprj_io_analog_pol[1]                                         
mprj_io_analog_sel[1]                                         |mprj_io_analog_sel[1]                                         
mprj_io_dm[3]                                                 |mprj_io_dm[3]                                                 
mprj_io_dm[4]                                                 |mprj_io_dm[4]                                                 
mprj_io_dm[5]                                                 |mprj_io_dm[5]                                                 
mprj_io_holdover[1]                                           |mprj_io_holdover[1]                                           
mprj_io_ib_mode_sel[1]                                        |mprj_io_ib_mode_sel[1]                                        
mprj_io_inp_dis[1]                                            |mprj_io_inp_dis[1]                                            
mprj_io_oeb[1]                                                |mprj_io_oeb[1]                                                
mprj_io_out[1]                                                |mprj_io_out[1]                                                
mprj_io_slow_sel[1]                                           |mprj_io_slow_sel[1]                                           
mprj_io_vtrip_sel[1]                                          |mprj_io_vtrip_sel[1]                                          
mprj_io_in[1]                                                 |mprj_io_in[1]                                                 
mprj_io[2]                                                    |mprj_io[2]                                                    
mprj_io_analog_en[2]                                          |mprj_io_analog_en[2]                                          
mprj_io_analog_pol[2]                                         |mprj_io_analog_pol[2]                                         
mprj_io_analog_sel[2]                                         |mprj_io_analog_sel[2]                                         
mprj_io_dm[6]                                                 |mprj_io_dm[6]                                                 
mprj_io_dm[7]                                                 |mprj_io_dm[7]                                                 
mprj_io_dm[8]                                                 |mprj_io_dm[8]                                                 
mprj_io_holdover[2]                                           |mprj_io_holdover[2]                                           
mprj_io_ib_mode_sel[2]                                        |mprj_io_ib_mode_sel[2]                                        
mprj_io_inp_dis[2]                                            |mprj_io_inp_dis[2]                                            
mprj_io_oeb[2]                                                |mprj_io_oeb[2]                                                
mprj_io_out[2]                                                |mprj_io_out[2]                                                
mprj_io_slow_sel[2]                                           |mprj_io_slow_sel[2]                                           
mprj_io_vtrip_sel[2]                                          |mprj_io_vtrip_sel[2]                                          
mprj_io_in[2]                                                 |mprj_io_in[2]                                                 
mprj_io[3]                                                    |mprj_io[3]                                                    
mprj_io_analog_en[3]                                          |mprj_io_analog_en[3]                                          
mprj_io_analog_pol[3]                                         |mprj_io_analog_pol[3]                                         
mprj_io_analog_sel[3]                                         |mprj_io_analog_sel[3]                                         
mprj_io_dm[10]                                                |mprj_io_dm[10]                                                
mprj_io_dm[11]                                                |mprj_io_dm[11]                                                
mprj_io_dm[9]                                                 |mprj_io_dm[9]                                                 
mprj_io_holdover[3]                                           |mprj_io_holdover[3]                                           
mprj_io_ib_mode_sel[3]                                        |mprj_io_ib_mode_sel[3]                                        
mprj_io_inp_dis[3]                                            |mprj_io_inp_dis[3]                                            
mprj_io_oeb[3]                                                |mprj_io_oeb[3]                                                
mprj_io_out[3]                                                |mprj_io_out[3]                                                
mprj_io_slow_sel[3]                                           |mprj_io_slow_sel[3]                                           
mprj_io_vtrip_sel[3]                                          |mprj_io_vtrip_sel[3]                                          
mprj_io_in[3]                                                 |mprj_io_in[3]                                                 
mprj_io[4]                                                    |mprj_io[4]                                                    
mprj_io_analog_en[4]                                          |mprj_io_analog_en[4]                                          
mprj_io_analog_pol[4]                                         |mprj_io_analog_pol[4]                                         
mprj_io_analog_sel[4]                                         |mprj_io_analog_sel[4]                                         
mprj_io_dm[12]                                                |mprj_io_dm[12]                                                
mprj_io_dm[13]                                                |mprj_io_dm[13]                                                
mprj_io_dm[14]                                                |mprj_io_dm[14]                                                
mprj_io_holdover[4]                                           |mprj_io_holdover[4]                                           
mprj_io_ib_mode_sel[4]                                        |mprj_io_ib_mode_sel[4]                                        
mprj_io_inp_dis[4]                                            |mprj_io_inp_dis[4]                                            
mprj_io_oeb[4]                                                |mprj_io_oeb[4]                                                
mprj_io_out[4]                                                |mprj_io_out[4]                                                
mprj_io_slow_sel[4]                                           |mprj_io_slow_sel[4]                                           
mprj_io_vtrip_sel[4]                                          |mprj_io_vtrip_sel[4]                                          
mprj_io_in[4]                                                 |mprj_io_in[4]                                                 
mprj_io[5]                                                    |mprj_io[5]                                                    
mprj_io_analog_en[5]                                          |mprj_io_analog_en[5]                                          
mprj_io_analog_pol[5]                                         |mprj_io_analog_pol[5]                                         
mprj_io_analog_sel[5]                                         |mprj_io_analog_sel[5]                                         
mprj_io_dm[15]                                                |mprj_io_dm[15]                                                
mprj_io_dm[16]                                                |mprj_io_dm[16]                                                
mprj_io_dm[17]                                                |mprj_io_dm[17]                                                
mprj_io_holdover[5]                                           |mprj_io_holdover[5]                                           
mprj_io_ib_mode_sel[5]                                        |mprj_io_ib_mode_sel[5]                                        
mprj_io_inp_dis[5]                                            |mprj_io_inp_dis[5]                                            
mprj_io_oeb[5]                                                |mprj_io_oeb[5]                                                
mprj_io_out[5]                                                |mprj_io_out[5]                                                
mprj_io_slow_sel[5]                                           |mprj_io_slow_sel[5]                                           
mprj_io_vtrip_sel[5]                                          |mprj_io_vtrip_sel[5]                                          
mprj_io_in[5]                                                 |mprj_io_in[5]                                                 
mprj_io[6]                                                    |mprj_io[6]                                                    
mprj_io_analog_en[6]                                          |mprj_io_analog_en[6]                                          
mprj_io_analog_pol[6]                                         |mprj_io_analog_pol[6]                                         
mprj_io_analog_sel[6]                                         |mprj_io_analog_sel[6]                                         
mprj_io_dm[18]                                                |mprj_io_dm[18]                                                
mprj_io_dm[19]                                                |mprj_io_dm[19]                                                
mprj_io_dm[20]                                                |mprj_io_dm[20]                                                
mprj_io_holdover[6]                                           |mprj_io_holdover[6]                                           
mprj_io_ib_mode_sel[6]                                        |mprj_io_ib_mode_sel[6]                                        
mprj_io_inp_dis[6]                                            |mprj_io_inp_dis[6]                                            
mprj_io_oeb[6]                                                |mprj_io_oeb[6]                                                
mprj_io_out[6]                                                |mprj_io_out[6]                                                
mprj_io_slow_sel[6]                                           |mprj_io_slow_sel[6]                                           
mprj_io_vtrip_sel[6]                                          |mprj_io_vtrip_sel[6]                                          
mprj_io_in[6]                                                 |mprj_io_in[6]                                                 
mprj_analog_io[0]                                             |mprj_analog_io[0]                                             
mprj_io[7]                                                    |mprj_io[7]                                                    
mprj_io_analog_en[7]                                          |mprj_io_analog_en[7]                                          
mprj_io_analog_pol[7]                                         |mprj_io_analog_pol[7]                                         
mprj_io_analog_sel[7]                                         |mprj_io_analog_sel[7]                                         
mprj_io_dm[21]                                                |mprj_io_dm[21]                                                
mprj_io_dm[22]                                                |mprj_io_dm[22]                                                
mprj_io_dm[23]                                                |mprj_io_dm[23]                                                
mprj_io_holdover[7]                                           |mprj_io_holdover[7]                                           
mprj_io_ib_mode_sel[7]                                        |mprj_io_ib_mode_sel[7]                                        
mprj_io_inp_dis[7]                                            |mprj_io_inp_dis[7]                                            
mprj_io_oeb[7]                                                |mprj_io_oeb[7]                                                
mprj_io_out[7]                                                |mprj_io_out[7]                                                
mprj_io_slow_sel[7]                                           |mprj_io_slow_sel[7]                                           
mprj_io_vtrip_sel[7]                                          |mprj_io_vtrip_sel[7]                                          
mprj_io_in[7]                                                 |mprj_io_in[7]                                                 
mprj_analog_io[1]                                             |mprj_analog_io[1]                                             
mprj_io[8]                                                    |mprj_io[8]                                                    
mprj_io_analog_en[8]                                          |mprj_io_analog_en[8]                                          
mprj_io_analog_pol[8]                                         |mprj_io_analog_pol[8]                                         
mprj_io_analog_sel[8]                                         |mprj_io_analog_sel[8]                                         
mprj_io_dm[24]                                                |mprj_io_dm[24]                                                
mprj_io_dm[25]                                                |mprj_io_dm[25]                                                
mprj_io_dm[26]                                                |mprj_io_dm[26]                                                
mprj_io_holdover[8]                                           |mprj_io_holdover[8]                                           
mprj_io_ib_mode_sel[8]                                        |mprj_io_ib_mode_sel[8]                                        
mprj_io_inp_dis[8]                                            |mprj_io_inp_dis[8]                                            
mprj_io_oeb[8]                                                |mprj_io_oeb[8]                                                
mprj_io_out[8]                                                |mprj_io_out[8]                                                
mprj_io_slow_sel[8]                                           |mprj_io_slow_sel[8]                                           
mprj_io_vtrip_sel[8]                                          |mprj_io_vtrip_sel[8]                                          
mprj_io_in[8]                                                 |mprj_io_in[8]                                                 
mprj_analog_io[2]                                             |mprj_analog_io[2]                                             
mprj_io[9]                                                    |mprj_io[9]                                                    
mprj_io_analog_en[9]                                          |mprj_io_analog_en[9]                                          
mprj_io_analog_pol[9]                                         |mprj_io_analog_pol[9]                                         
mprj_io_analog_sel[9]                                         |mprj_io_analog_sel[9]                                         
mprj_io_dm[27]                                                |mprj_io_dm[27]                                                
mprj_io_dm[28]                                                |mprj_io_dm[28]                                                
mprj_io_dm[29]                                                |mprj_io_dm[29]                                                
mprj_io_holdover[9]                                           |mprj_io_holdover[9]                                           
mprj_io_ib_mode_sel[9]                                        |mprj_io_ib_mode_sel[9]                                        
mprj_io_inp_dis[9]                                            |mprj_io_inp_dis[9]                                            
mprj_io_oeb[9]                                                |mprj_io_oeb[9]                                                
mprj_io_out[9]                                                |mprj_io_out[9]                                                
mprj_io_slow_sel[9]                                           |mprj_io_slow_sel[9]                                           
mprj_io_vtrip_sel[9]                                          |mprj_io_vtrip_sel[9]                                          
mprj_io_in[9]                                                 |mprj_io_in[9]                                                 
mprj_analog_io[12]                                            |mprj_analog_io[12]                                            
mprj_io[19]                                                   |mprj_io[19]                                                   
mprj_io_analog_en[19]                                         |mprj_io_analog_en[19]                                         
mprj_io_analog_pol[19]                                        |mprj_io_analog_pol[19]                                        
mprj_io_analog_sel[19]                                        |mprj_io_analog_sel[19]                                        
mprj_io_dm[57]                                                |mprj_io_dm[57]                                                
mprj_io_dm[58]                                                |mprj_io_dm[58]                                                
mprj_io_dm[59]                                                |mprj_io_dm[59]                                                
mprj_io_holdover[19]                                          |mprj_io_holdover[19]                                          
mprj_io_ib_mode_sel[19]                                       |mprj_io_ib_mode_sel[19]                                       
mprj_io_inp_dis[19]                                           |mprj_io_inp_dis[19]                                           
mprj_io_oeb[19]                                               |mprj_io_oeb[19]                                               
mprj_io_out[19]                                               |mprj_io_out[19]                                               
mprj_io_slow_sel[19]                                          |mprj_io_slow_sel[19]                                          
mprj_io_vtrip_sel[19]                                         |mprj_io_vtrip_sel[19]                                         
mprj_io_in[19]                                                |mprj_io_in[19]                                                
mprj_analog_io[22]                                            |mprj_analog_io[22]                                            
mprj_io[29]                                                   |mprj_io[29]                                                   
mprj_io_analog_en[29]                                         |mprj_io_analog_en[29]                                         
mprj_io_analog_pol[29]                                        |mprj_io_analog_pol[29]                                        
mprj_io_analog_sel[29]                                        |mprj_io_analog_sel[29]                                        
mprj_io_dm[87]                                                |mprj_io_dm[87]                                                
mprj_io_dm[88]                                                |mprj_io_dm[88]                                                
mprj_io_dm[89]                                                |mprj_io_dm[89]                                                
mprj_io_holdover[29]                                          |mprj_io_holdover[29]                                          
mprj_io_ib_mode_sel[29]                                       |mprj_io_ib_mode_sel[29]                                       
mprj_io_inp_dis[29]                                           |mprj_io_inp_dis[29]                                           
mprj_io_oeb[29]                                               |mprj_io_oeb[29]                                               
mprj_io_out[29]                                               |mprj_io_out[29]                                               
mprj_io_slow_sel[29]                                          |mprj_io_slow_sel[29]                                          
mprj_io_vtrip_sel[29]                                         |mprj_io_vtrip_sel[29]                                         
mprj_io_in[29]                                                |mprj_io_in[29]                                                
mprj_analog_io[23]                                            |mprj_analog_io[23]                                            
mprj_io[30]                                                   |mprj_io[30]                                                   
mprj_io_analog_en[30]                                         |mprj_io_analog_en[30]                                         
mprj_io_analog_pol[30]                                        |mprj_io_analog_pol[30]                                        
mprj_io_analog_sel[30]                                        |mprj_io_analog_sel[30]                                        
mprj_io_dm[90]                                                |mprj_io_dm[90]                                                
mprj_io_dm[91]                                                |mprj_io_dm[91]                                                
mprj_io_dm[92]                                                |mprj_io_dm[92]                                                
mprj_io_holdover[30]                                          |mprj_io_holdover[30]                                          
mprj_io_ib_mode_sel[30]                                       |mprj_io_ib_mode_sel[30]                                       
mprj_io_inp_dis[30]                                           |mprj_io_inp_dis[30]                                           
mprj_io_oeb[30]                                               |mprj_io_oeb[30]                                               
mprj_io_out[30]                                               |mprj_io_out[30]                                               
mprj_io_slow_sel[30]                                          |mprj_io_slow_sel[30]                                          
mprj_io_vtrip_sel[30]                                         |mprj_io_vtrip_sel[30]                                         
mprj_io_in[30]                                                |mprj_io_in[30]                                                
mprj_analog_io[24]                                            |mprj_analog_io[24]                                            
mprj_io[31]                                                   |mprj_io[31]                                                   
mprj_io_analog_en[31]                                         |mprj_io_analog_en[31]                                         
mprj_io_analog_pol[31]                                        |mprj_io_analog_pol[31]                                        
mprj_io_analog_sel[31]                                        |mprj_io_analog_sel[31]                                        
mprj_io_dm[93]                                                |mprj_io_dm[93]                                                
mprj_io_dm[94]                                                |mprj_io_dm[94]                                                
mprj_io_dm[95]                                                |mprj_io_dm[95]                                                
mprj_io_holdover[31]                                          |mprj_io_holdover[31]                                          
mprj_io_ib_mode_sel[31]                                       |mprj_io_ib_mode_sel[31]                                       
mprj_io_inp_dis[31]                                           |mprj_io_inp_dis[31]                                           
mprj_io_oeb[31]                                               |mprj_io_oeb[31]                                               
mprj_io_out[31]                                               |mprj_io_out[31]                                               
mprj_io_slow_sel[31]                                          |mprj_io_slow_sel[31]                                          
mprj_io_vtrip_sel[31]                                         |mprj_io_vtrip_sel[31]                                         
mprj_io_in[31]                                                |mprj_io_in[31]                                                
mprj_analog_io[25]                                            |mprj_analog_io[25]                                            
mprj_io[32]                                                   |mprj_io[32]                                                   
mprj_io_analog_en[32]                                         |mprj_io_analog_en[32]                                         
mprj_io_analog_pol[32]                                        |mprj_io_analog_pol[32]                                        
mprj_io_analog_sel[32]                                        |mprj_io_analog_sel[32]                                        
mprj_io_dm[96]                                                |mprj_io_dm[96]                                                
mprj_io_dm[97]                                                |mprj_io_dm[97]                                                
mprj_io_dm[98]                                                |mprj_io_dm[98]                                                
mprj_io_holdover[32]                                          |mprj_io_holdover[32]                                          
mprj_io_ib_mode_sel[32]                                       |mprj_io_ib_mode_sel[32]                                       
mprj_io_inp_dis[32]                                           |mprj_io_inp_dis[32]                                           
mprj_io_oeb[32]                                               |mprj_io_oeb[32]                                               
mprj_io_out[32]                                               |mprj_io_out[32]                                               
mprj_io_slow_sel[32]                                          |mprj_io_slow_sel[32]                                          
mprj_io_vtrip_sel[32]                                         |mprj_io_vtrip_sel[32]                                         
mprj_io_in[32]                                                |mprj_io_in[32]                                                
mprj_analog_io[26]                                            |mprj_analog_io[26]                                            
mprj_io[33]                                                   |mprj_io[33]                                                   
mprj_io_analog_en[33]                                         |mprj_io_analog_en[33]                                         
mprj_io_analog_pol[33]                                        |mprj_io_analog_pol[33]                                        
mprj_io_analog_sel[33]                                        |mprj_io_analog_sel[33]                                        
mprj_io_dm[100]                                               |mprj_io_dm[100]                                               
mprj_io_dm[101]                                               |mprj_io_dm[101]                                               
mprj_io_dm[99]                                                |mprj_io_dm[99]                                                
mprj_io_holdover[33]                                          |mprj_io_holdover[33]                                          
mprj_io_ib_mode_sel[33]                                       |mprj_io_ib_mode_sel[33]                                       
mprj_io_inp_dis[33]                                           |mprj_io_inp_dis[33]                                           
mprj_io_oeb[33]                                               |mprj_io_oeb[33]                                               
mprj_io_out[33]                                               |mprj_io_out[33]                                               
mprj_io_slow_sel[33]                                          |mprj_io_slow_sel[33]                                          
mprj_io_vtrip_sel[33]                                         |mprj_io_vtrip_sel[33]                                         
mprj_io_in[33]                                                |mprj_io_in[33]                                                
mprj_analog_io[27]                                            |mprj_analog_io[27]                                            
mprj_io[34]                                                   |mprj_io[34]                                                   
mprj_io_analog_en[34]                                         |mprj_io_analog_en[34]                                         
mprj_io_analog_pol[34]                                        |mprj_io_analog_pol[34]                                        
mprj_io_analog_sel[34]                                        |mprj_io_analog_sel[34]                                        
mprj_io_dm[102]                                               |mprj_io_dm[102]                                               
mprj_io_dm[103]                                               |mprj_io_dm[103]                                               
mprj_io_dm[104]                                               |mprj_io_dm[104]                                               
mprj_io_holdover[34]                                          |mprj_io_holdover[34]                                          
mprj_io_ib_mode_sel[34]                                       |mprj_io_ib_mode_sel[34]                                       
mprj_io_inp_dis[34]                                           |mprj_io_inp_dis[34]                                           
mprj_io_oeb[34]                                               |mprj_io_oeb[34]                                               
mprj_io_out[34]                                               |mprj_io_out[34]                                               
mprj_io_slow_sel[34]                                          |mprj_io_slow_sel[34]                                          
mprj_io_vtrip_sel[34]                                         |mprj_io_vtrip_sel[34]                                         
mprj_io_in[34]                                                |mprj_io_in[34]                                                
mprj_analog_io[28]                                            |mprj_analog_io[28]                                            
mprj_io[35]                                                   |mprj_io[35]                                                   
mprj_io_analog_en[35]                                         |mprj_io_analog_en[35]                                         
mprj_io_analog_pol[35]                                        |mprj_io_analog_pol[35]                                        
mprj_io_analog_sel[35]                                        |mprj_io_analog_sel[35]                                        
mprj_io_dm[105]                                               |mprj_io_dm[105]                                               
mprj_io_dm[106]                                               |mprj_io_dm[106]                                               
mprj_io_dm[107]                                               |mprj_io_dm[107]                                               
mprj_io_holdover[35]                                          |mprj_io_holdover[35]                                          
mprj_io_ib_mode_sel[35]                                       |mprj_io_ib_mode_sel[35]                                       
mprj_io_inp_dis[35]                                           |mprj_io_inp_dis[35]                                           
mprj_io_oeb[35]                                               |mprj_io_oeb[35]                                               
mprj_io_out[35]                                               |mprj_io_out[35]                                               
mprj_io_slow_sel[35]                                          |mprj_io_slow_sel[35]                                          
mprj_io_vtrip_sel[35]                                         |mprj_io_vtrip_sel[35]                                         
mprj_io_in[35]                                                |mprj_io_in[35]                                                
mprj_io[36]                                                   |mprj_io[36]                                                   
mprj_io_analog_en[36]                                         |mprj_io_analog_en[36]                                         
mprj_io_analog_pol[36]                                        |mprj_io_analog_pol[36]                                        
mprj_io_analog_sel[36]                                        |mprj_io_analog_sel[36]                                        
mprj_io_dm[108]                                               |mprj_io_dm[108]                                               
mprj_io_dm[109]                                               |mprj_io_dm[109]                                               
mprj_io_dm[110]                                               |mprj_io_dm[110]                                               
mprj_io_holdover[36]                                          |mprj_io_holdover[36]                                          
mprj_io_ib_mode_sel[36]                                       |mprj_io_ib_mode_sel[36]                                       
mprj_io_inp_dis[36]                                           |mprj_io_inp_dis[36]                                           
mprj_io_oeb[36]                                               |mprj_io_oeb[36]                                               
mprj_io_out[36]                                               |mprj_io_out[36]                                               
mprj_io_slow_sel[36]                                          |mprj_io_slow_sel[36]                                          
mprj_io_vtrip_sel[36]                                         |mprj_io_vtrip_sel[36]                                         
mprj_io_in[36]                                                |mprj_io_in[36]                                                
mprj_io[37]                                                   |mprj_io[37]                                                   
mprj_io_analog_en[37]                                         |mprj_io_analog_en[37]                                         
mprj_io_analog_pol[37]                                        |mprj_io_analog_pol[37]                                        
mprj_io_analog_sel[37]                                        |mprj_io_analog_sel[37]                                        
mprj_io_dm[111]                                               |mprj_io_dm[111]                                               
mprj_io_dm[112]                                               |mprj_io_dm[112]                                               
mprj_io_dm[113]                                               |mprj_io_dm[113]                                               
mprj_io_holdover[37]                                          |mprj_io_holdover[37]                                          
mprj_io_ib_mode_sel[37]                                       |mprj_io_ib_mode_sel[37]                                       
mprj_io_inp_dis[37]                                           |mprj_io_inp_dis[37]                                           
mprj_io_oeb[37]                                               |mprj_io_oeb[37]                                               
mprj_io_out[37]                                               |mprj_io_out[37]                                               
mprj_io_slow_sel[37]                                          |mprj_io_slow_sel[37]                                          
mprj_io_vtrip_sel[37]                                         |mprj_io_vtrip_sel[37]                                         
mprj_io_in[37]                                                |mprj_io_in[37]                                                
mprj_analog_io[13]                                            |mprj_analog_io[13]                                            
mprj_io[20]                                                   |mprj_io[20]                                                   
mprj_io_analog_en[20]                                         |mprj_io_analog_en[20]                                         
mprj_io_analog_pol[20]                                        |mprj_io_analog_pol[20]                                        
mprj_io_analog_sel[20]                                        |mprj_io_analog_sel[20]                                        
mprj_io_dm[60]                                                |mprj_io_dm[60]                                                
mprj_io_dm[61]                                                |mprj_io_dm[61]                                                
mprj_io_dm[62]                                                |mprj_io_dm[62]                                                
mprj_io_holdover[20]                                          |mprj_io_holdover[20]                                          
mprj_io_ib_mode_sel[20]                                       |mprj_io_ib_mode_sel[20]                                       
mprj_io_inp_dis[20]                                           |mprj_io_inp_dis[20]                                           
mprj_io_oeb[20]                                               |mprj_io_oeb[20]                                               
mprj_io_out[20]                                               |mprj_io_out[20]                                               
mprj_io_slow_sel[20]                                          |mprj_io_slow_sel[20]                                          
mprj_io_vtrip_sel[20]                                         |mprj_io_vtrip_sel[20]                                         
mprj_io_in[20]                                                |mprj_io_in[20]                                                
mprj_analog_io[14]                                            |mprj_analog_io[14]                                            
mprj_io[21]                                                   |mprj_io[21]                                                   
mprj_io_analog_en[21]                                         |mprj_io_analog_en[21]                                         
mprj_io_analog_pol[21]                                        |mprj_io_analog_pol[21]                                        
mprj_io_analog_sel[21]                                        |mprj_io_analog_sel[21]                                        
mprj_io_dm[63]                                                |mprj_io_dm[63]                                                
mprj_io_dm[64]                                                |mprj_io_dm[64]                                                
mprj_io_dm[65]                                                |mprj_io_dm[65]                                                
mprj_io_holdover[21]                                          |mprj_io_holdover[21]                                          
mprj_io_ib_mode_sel[21]                                       |mprj_io_ib_mode_sel[21]                                       
mprj_io_inp_dis[21]                                           |mprj_io_inp_dis[21]                                           
mprj_io_oeb[21]                                               |mprj_io_oeb[21]                                               
mprj_io_out[21]                                               |mprj_io_out[21]                                               
mprj_io_slow_sel[21]                                          |mprj_io_slow_sel[21]                                          
mprj_io_vtrip_sel[21]                                         |mprj_io_vtrip_sel[21]                                         
mprj_io_in[21]                                                |mprj_io_in[21]                                                
mprj_analog_io[15]                                            |mprj_analog_io[15]                                            
mprj_io[22]                                                   |mprj_io[22]                                                   
mprj_io_analog_en[22]                                         |mprj_io_analog_en[22]                                         
mprj_io_analog_pol[22]                                        |mprj_io_analog_pol[22]                                        
mprj_io_analog_sel[22]                                        |mprj_io_analog_sel[22]                                        
mprj_io_dm[66]                                                |mprj_io_dm[66]                                                
mprj_io_dm[67]                                                |mprj_io_dm[67]                                                
mprj_io_dm[68]                                                |mprj_io_dm[68]                                                
mprj_io_holdover[22]                                          |mprj_io_holdover[22]                                          
mprj_io_ib_mode_sel[22]                                       |mprj_io_ib_mode_sel[22]                                       
mprj_io_inp_dis[22]                                           |mprj_io_inp_dis[22]                                           
mprj_io_oeb[22]                                               |mprj_io_oeb[22]                                               
mprj_io_out[22]                                               |mprj_io_out[22]                                               
mprj_io_slow_sel[22]                                          |mprj_io_slow_sel[22]                                          
mprj_io_vtrip_sel[22]                                         |mprj_io_vtrip_sel[22]                                         
mprj_io_in[22]                                                |mprj_io_in[22]                                                
mprj_analog_io[16]                                            |mprj_analog_io[16]                                            
mprj_io[23]                                                   |mprj_io[23]                                                   
mprj_io_analog_en[23]                                         |mprj_io_analog_en[23]                                         
mprj_io_analog_pol[23]                                        |mprj_io_analog_pol[23]                                        
mprj_io_analog_sel[23]                                        |mprj_io_analog_sel[23]                                        
mprj_io_dm[69]                                                |mprj_io_dm[69]                                                
mprj_io_dm[70]                                                |mprj_io_dm[70]                                                
mprj_io_dm[71]                                                |mprj_io_dm[71]                                                
mprj_io_holdover[23]                                          |mprj_io_holdover[23]                                          
mprj_io_ib_mode_sel[23]                                       |mprj_io_ib_mode_sel[23]                                       
mprj_io_inp_dis[23]                                           |mprj_io_inp_dis[23]                                           
mprj_io_oeb[23]                                               |mprj_io_oeb[23]                                               
mprj_io_out[23]                                               |mprj_io_out[23]                                               
mprj_io_slow_sel[23]                                          |mprj_io_slow_sel[23]                                          
mprj_io_vtrip_sel[23]                                         |mprj_io_vtrip_sel[23]                                         
mprj_io_in[23]                                                |mprj_io_in[23]                                                
mprj_analog_io[17]                                            |mprj_analog_io[17]                                            
mprj_io[24]                                                   |mprj_io[24]                                                   
mprj_io_analog_en[24]                                         |mprj_io_analog_en[24]                                         
mprj_io_analog_pol[24]                                        |mprj_io_analog_pol[24]                                        
mprj_io_analog_sel[24]                                        |mprj_io_analog_sel[24]                                        
mprj_io_dm[72]                                                |mprj_io_dm[72]                                                
mprj_io_dm[73]                                                |mprj_io_dm[73]                                                
mprj_io_dm[74]                                                |mprj_io_dm[74]                                                
mprj_io_holdover[24]                                          |mprj_io_holdover[24]                                          
mprj_io_ib_mode_sel[24]                                       |mprj_io_ib_mode_sel[24]                                       
mprj_io_inp_dis[24]                                           |mprj_io_inp_dis[24]                                           
mprj_io_oeb[24]                                               |mprj_io_oeb[24]                                               
mprj_io_out[24]                                               |mprj_io_out[24]                                               
mprj_io_slow_sel[24]                                          |mprj_io_slow_sel[24]                                          
mprj_io_vtrip_sel[24]                                         |mprj_io_vtrip_sel[24]                                         
mprj_io_in[24]                                                |mprj_io_in[24]                                                
mprj_analog_io[18]                                            |mprj_analog_io[18]                                            
mprj_io[25]                                                   |mprj_io[25]                                                   
mprj_io_analog_en[25]                                         |mprj_io_analog_en[25]                                         
mprj_io_analog_pol[25]                                        |mprj_io_analog_pol[25]                                        
mprj_io_analog_sel[25]                                        |mprj_io_analog_sel[25]                                        
mprj_io_dm[75]                                                |mprj_io_dm[75]                                                
mprj_io_dm[76]                                                |mprj_io_dm[76]                                                
mprj_io_dm[77]                                                |mprj_io_dm[77]                                                
mprj_io_holdover[25]                                          |mprj_io_holdover[25]                                          
mprj_io_ib_mode_sel[25]                                       |mprj_io_ib_mode_sel[25]                                       
mprj_io_inp_dis[25]                                           |mprj_io_inp_dis[25]                                           
mprj_io_oeb[25]                                               |mprj_io_oeb[25]                                               
mprj_io_out[25]                                               |mprj_io_out[25]                                               
mprj_io_slow_sel[25]                                          |mprj_io_slow_sel[25]                                          
mprj_io_vtrip_sel[25]                                         |mprj_io_vtrip_sel[25]                                         
mprj_io_in[25]                                                |mprj_io_in[25]                                                
mprj_analog_io[19]                                            |mprj_analog_io[19]                                            
mprj_io[26]                                                   |mprj_io[26]                                                   
mprj_io_analog_en[26]                                         |mprj_io_analog_en[26]                                         
mprj_io_analog_pol[26]                                        |mprj_io_analog_pol[26]                                        
mprj_io_analog_sel[26]                                        |mprj_io_analog_sel[26]                                        
mprj_io_dm[78]                                                |mprj_io_dm[78]                                                
mprj_io_dm[79]                                                |mprj_io_dm[79]                                                
mprj_io_dm[80]                                                |mprj_io_dm[80]                                                
mprj_io_holdover[26]                                          |mprj_io_holdover[26]                                          
mprj_io_ib_mode_sel[26]                                       |mprj_io_ib_mode_sel[26]                                       
mprj_io_inp_dis[26]                                           |mprj_io_inp_dis[26]                                           
mprj_io_oeb[26]                                               |mprj_io_oeb[26]                                               
mprj_io_out[26]                                               |mprj_io_out[26]                                               
mprj_io_slow_sel[26]                                          |mprj_io_slow_sel[26]                                          
mprj_io_vtrip_sel[26]                                         |mprj_io_vtrip_sel[26]                                         
mprj_io_in[26]                                                |mprj_io_in[26]                                                
mprj_analog_io[20]                                            |mprj_analog_io[20]                                            
mprj_io[27]                                                   |mprj_io[27]                                                   
mprj_io_analog_en[27]                                         |mprj_io_analog_en[27]                                         
mprj_io_analog_pol[27]                                        |mprj_io_analog_pol[27]                                        
mprj_io_analog_sel[27]                                        |mprj_io_analog_sel[27]                                        
mprj_io_dm[81]                                                |mprj_io_dm[81]                                                
mprj_io_dm[82]                                                |mprj_io_dm[82]                                                
mprj_io_dm[83]                                                |mprj_io_dm[83]                                                
mprj_io_holdover[27]                                          |mprj_io_holdover[27]                                          
mprj_io_ib_mode_sel[27]                                       |mprj_io_ib_mode_sel[27]                                       
mprj_io_inp_dis[27]                                           |mprj_io_inp_dis[27]                                           
mprj_io_oeb[27]                                               |mprj_io_oeb[27]                                               
mprj_io_out[27]                                               |mprj_io_out[27]                                               
mprj_io_slow_sel[27]                                          |mprj_io_slow_sel[27]                                          
mprj_io_vtrip_sel[27]                                         |mprj_io_vtrip_sel[27]                                         
mprj_io_in[27]                                                |mprj_io_in[27]                                                
mprj_analog_io[21]                                            |mprj_analog_io[21]                                            
mprj_io[28]                                                   |mprj_io[28]                                                   
mprj_io_analog_en[28]                                         |mprj_io_analog_en[28]                                         
mprj_io_analog_pol[28]                                        |mprj_io_analog_pol[28]                                        
mprj_io_analog_sel[28]                                        |mprj_io_analog_sel[28]                                        
mprj_io_dm[84]                                                |mprj_io_dm[84]                                                
mprj_io_dm[85]                                                |mprj_io_dm[85]                                                
mprj_io_dm[86]                                                |mprj_io_dm[86]                                                
mprj_io_holdover[28]                                          |mprj_io_holdover[28]                                          
mprj_io_ib_mode_sel[28]                                       |mprj_io_ib_mode_sel[28]                                       
mprj_io_inp_dis[28]                                           |mprj_io_inp_dis[28]                                           
mprj_io_oeb[28]                                               |mprj_io_oeb[28]                                               
mprj_io_out[28]                                               |mprj_io_out[28]                                               
mprj_io_slow_sel[28]                                          |mprj_io_slow_sel[28]                                          
mprj_io_vtrip_sel[28]                                         |mprj_io_vtrip_sel[28]                                         
mprj_io_in[28]                                                |mprj_io_in[28]                                                
porb_h                                                        |porb_h                                                        
resetb                                                        |resetb                                                        
resetb_core_h                                                 |resetb_core_h                                                 
vdda                                                          |vdda                                                          
vssa                                                          |vssa                                                          
vccd1_pad                                                     |vccd1_pad                                                     
vdda1_pad                                                     |vdda1_pad                                                     
vdda1_pad2                                                    |vdda1_pad2                                                    
vssa1_pad                                                     |vssa1_pad                                                     
vssa1_pad2                                                    |vssa1_pad2                                                    
vccd1                                                         |vccd1                                                         
vdda1                                                         |vdda1                                                         
vssd1                                                         |vssd1                                                         
vssd1_pad                                                     |vssd1_pad                                                     
vccd2_pad                                                     |vccd2_pad                                                     
vdda2_pad                                                     |vdda2_pad                                                     
vssa2_pad                                                     |vssa2_pad                                                     
vccd2                                                         |vccd2                                                         
vdda2                                                         |vdda2                                                         
vddio                                                         |vddio                                                         
vssd2                                                         |vssd2                                                         
vssd2_pad                                                     |vssd2_pad                                                     
vssa2                                                         |vssa2                                                         
flash_io0_ieb_core                                            |flash_io0_ieb_core                                            
vssio                                                         |vssio                                                         
vssa1                                                         |vssa1                                                         
flash_io1_ieb_core                                            |flash_io1_ieb_core                                            
vccd                                                          |vccd                                                          
vssd                                                          |vssd                                                          
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes chip_io and chip_io are equivalent.
Class spare_logic_block:  Merged 68 devices.
Warning: Equate pins:  cell spare_logic_block has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: spare_logic_block                                  |Circuit 2: spare_logic_block                                  
--------------------------------------------------------------|--------------------------------------------------------------
spare_xib                                                     |spare_xib                                                     
vssd                                                          |vssd                                                          
vccd                                                          |vccd                                                          
(no matching pin)                                             |spare_xz                                                      
(no matching pin)                                             |spare_xi                                                      
(no matching pin)                                             |spare_xna                                                     
(no matching pin)                                             |spare_xno                                                     
(no matching pin)                                             |spare_xmx                                                     
(no matching pin)                                             |spare_xfq                                                     
(no matching pin)                                             |spare_xfqn                                                    
spare_xfq[0]                                                  |(no matching pin)                                             
spare_xfq[1]                                                  |(no matching pin)                                             
spare_xfqn[0]                                                 |(no matching pin)                                             
spare_xfqn[1]                                                 |(no matching pin)                                             
spare_xi[0]                                                   |(no matching pin)                                             
spare_xi[1]                                                   |(no matching pin)                                             
spare_xi[2]                                                   |(no matching pin)                                             
spare_xi[3]                                                   |(no matching pin)                                             
spare_xmx[0]                                                  |(no matching pin)                                             
spare_xmx[1]                                                  |(no matching pin)                                             
spare_xna[0]                                                  |(no matching pin)                                             
spare_xna[1]                                                  |(no matching pin)                                             
spare_xno[0]                                                  |(no matching pin)                                             
spare_xno[1]                                                  |(no matching pin)                                             
spare_xz[0]                                                   |(no matching pin)                                             
spare_xz[10]                                                  |(no matching pin)                                             
spare_xz[11]                                                  |(no matching pin)                                             
spare_xz[12]                                                  |(no matching pin)                                             
spare_xz[13]                                                  |(no matching pin)                                             
spare_xz[14]                                                  |(no matching pin)                                             
spare_xz[15]                                                  |(no matching pin)                                             
spare_xz[16]                                                  |(no matching pin)                                             
spare_xz[17]                                                  |(no matching pin)                                             
spare_xz[18]                                                  |(no matching pin)                                             
spare_xz[19]                                                  |(no matching pin)                                             
spare_xz[1]                                                   |(no matching pin)                                             
spare_xz[20]                                                  |(no matching pin)                                             
spare_xz[21]                                                  |(no matching pin)                                             
spare_xz[22]                                                  |(no matching pin)                                             
spare_xz[23]                                                  |(no matching pin)                                             
spare_xz[24]                                                  |(no matching pin)                                             
spare_xz[25]                                                  |(no matching pin)                                             
spare_xz[26]                                                  |(no matching pin)                                             
spare_xz[2]                                                   |(no matching pin)                                             
spare_xz[3]                                                   |(no matching pin)                                             
spare_xz[4]                                                   |(no matching pin)                                             
spare_xz[5]                                                   |(no matching pin)                                             
spare_xz[6]                                                   |(no matching pin)                                             
spare_xz[7]                                                   |(no matching pin)                                             
spare_xz[8]                                                   |(no matching pin)                                             
spare_xz[9]                                                   |(no matching pin)                                             
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes spare_logic_block and spare_logic_block are equivalent.

Cell mgmt_core_wrapper disconnected node: VGND
Cell mgmt_core_wrapper disconnected node: VPWR
Cell mgmt_core_wrapper disconnected node: core_clk
Cell mgmt_core_wrapper disconnected node: core_rstn
Cell mgmt_core_wrapper disconnected node: debug_in
Cell mgmt_core_wrapper disconnected node: debug_mode
Cell mgmt_core_wrapper disconnected node: debug_oeb
Cell mgmt_core_wrapper disconnected node: debug_out
Cell mgmt_core_wrapper disconnected node: flash_clk
Cell mgmt_core_wrapper disconnected node: flash_csb
Cell mgmt_core_wrapper disconnected node: flash_io0_di
Cell mgmt_core_wrapper disconnected node: flash_io0_do
Cell mgmt_core_wrapper disconnected node: flash_io0_oeb
Cell mgmt_core_wrapper disconnected node: flash_io1_di
Cell mgmt_core_wrapper disconnected node: flash_io1_do
Cell mgmt_core_wrapper disconnected node: flash_io1_oeb
Cell mgmt_core_wrapper disconnected node: flash_io2_di
Cell mgmt_core_wrapper disconnected node: flash_io2_do
Cell mgmt_core_wrapper disconnected node: flash_io2_oeb
Cell mgmt_core_wrapper disconnected node: flash_io3_di
Cell mgmt_core_wrapper disconnected node: flash_io3_do
Cell mgmt_core_wrapper disconnected node: flash_io3_oeb
Cell mgmt_core_wrapper disconnected node: gpio_in_pad
Cell mgmt_core_wrapper disconnected node: gpio_inenb_pad
Cell mgmt_core_wrapper disconnected node: gpio_mode0_pad
Cell mgmt_core_wrapper disconnected node: gpio_mode1_pad
Cell mgmt_core_wrapper disconnected node: gpio_out_pad
Cell mgmt_core_wrapper disconnected node: gpio_outenb_pad
Cell mgmt_core_wrapper disconnected node: hk_ack_i
Cell mgmt_core_wrapper disconnected node: hk_cyc_o
Cell mgmt_core_wrapper disconnected node: hk_dat_i[0]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[10]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[11]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[12]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[13]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[14]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[15]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[16]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[17]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[18]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[19]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[1]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[20]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[21]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[22]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[23]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[24]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[25]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[26]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[27]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[28]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[29]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[2]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[30]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[31]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[3]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[4]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[5]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[6]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[7]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[8]
Cell mgmt_core_wrapper disconnected node: hk_dat_i[9]
Cell mgmt_core_wrapper disconnected node: hk_stb_o
Cell mgmt_core_wrapper disconnected node: irq[0]
Cell mgmt_core_wrapper disconnected node: irq[1]
Cell mgmt_core_wrapper disconnected node: irq[2]
Cell mgmt_core_wrapper disconnected node: irq[3]
Cell mgmt_core_wrapper disconnected node: irq[4]
Cell mgmt_core_wrapper disconnected node: irq[5]
Cell mgmt_core_wrapper disconnected node: la_iena[0]
Cell mgmt_core_wrapper disconnected node: la_iena[100]
Cell mgmt_core_wrapper disconnected node: la_iena[101]
Cell mgmt_core_wrapper disconnected node: la_iena[102]
Cell mgmt_core_wrapper disconnected node: la_iena[103]
Cell mgmt_core_wrapper disconnected node: la_iena[104]
Cell mgmt_core_wrapper disconnected node: la_iena[105]
Cell mgmt_core_wrapper disconnected node: la_iena[106]
Cell mgmt_core_wrapper disconnected node: la_iena[107]
Cell mgmt_core_wrapper disconnected node: la_iena[108]
Cell mgmt_core_wrapper disconnected node: la_iena[109]
Cell mgmt_core_wrapper disconnected node: la_iena[10]
Cell mgmt_core_wrapper disconnected node: la_iena[110]
Cell mgmt_core_wrapper disconnected node: la_iena[111]
Cell mgmt_core_wrapper disconnected node: la_iena[112]
Cell mgmt_core_wrapper disconnected node: la_iena[113]
Cell mgmt_core_wrapper disconnected node: la_iena[114]
Cell mgmt_core_wrapper disconnected node: la_iena[115]
Cell mgmt_core_wrapper disconnected node: la_iena[116]
Cell mgmt_core_wrapper disconnected node: la_iena[117]
Cell mgmt_core_wrapper disconnected node: la_iena[118]
Cell mgmt_core_wrapper disconnected node: la_iena[119]
Cell mgmt_core_wrapper disconnected node: la_iena[11]
Cell mgmt_core_wrapper disconnected node: la_iena[120]
Cell mgmt_core_wrapper disconnected node: la_iena[121]
Cell mgmt_core_wrapper disconnected node: la_iena[122]
Cell mgmt_core_wrapper disconnected node: la_iena[123]
Cell mgmt_core_wrapper disconnected node: la_iena[124]
Cell mgmt_core_wrapper disconnected node: la_iena[125]
Cell mgmt_core_wrapper disconnected node: la_iena[126]
Cell mgmt_core_wrapper disconnected node: la_iena[127]
Cell mgmt_core_wrapper disconnected node: la_iena[12]
Cell mgmt_core_wrapper disconnected node: la_iena[13]
Cell mgmt_core_wrapper disconnected node: la_iena[14]
Cell mgmt_core_wrapper disconnected node: la_iena[15]
Cell mgmt_core_wrapper disconnected node: la_iena[16]
Cell mgmt_core_wrapper disconnected node: la_iena[17]
Cell mgmt_core_wrapper disconnected node: la_iena[18]
Cell mgmt_core_wrapper disconnected node: la_iena[19]
Cell mgmt_core_wrapper disconnected node: la_iena[1]
Cell mgmt_core_wrapper disconnected node: la_iena[20]
Cell mgmt_core_wrapper disconnected node: la_iena[21]
Cell mgmt_core_wrapper disconnected node: la_iena[22]
Cell mgmt_core_wrapper disconnected node: la_iena[23]
Cell mgmt_core_wrapper disconnected node: la_iena[24]
Cell mgmt_core_wrapper disconnected node: la_iena[25]
Cell mgmt_core_wrapper disconnected node: la_iena[26]
Cell mgmt_core_wrapper disconnected node: la_iena[27]
Cell mgmt_core_wrapper disconnected node: la_iena[28]
Cell mgmt_core_wrapper disconnected node: la_iena[29]
Cell mgmt_core_wrapper disconnected node: la_iena[2]
Cell mgmt_core_wrapper disconnected node: la_iena[30]
Cell mgmt_core_wrapper disconnected node: la_iena[31]
Cell mgmt_core_wrapper disconnected node: la_iena[32]
Cell mgmt_core_wrapper disconnected node: la_iena[33]
Cell mgmt_core_wrapper disconnected node: la_iena[34]
Cell mgmt_core_wrapper disconnected node: la_iena[35]
Cell mgmt_core_wrapper disconnected node: la_iena[36]
Cell mgmt_core_wrapper disconnected node: la_iena[37]
Cell mgmt_core_wrapper disconnected node: la_iena[38]
Cell mgmt_core_wrapper disconnected node: la_iena[39]
Cell mgmt_core_wrapper disconnected node: la_iena[3]
Cell mgmt_core_wrapper disconnected node: la_iena[40]
Cell mgmt_core_wrapper disconnected node: la_iena[41]
Cell mgmt_core_wrapper disconnected node: la_iena[42]
Cell mgmt_core_wrapper disconnected node: la_iena[43]
Cell mgmt_core_wrapper disconnected node: la_iena[44]
Cell mgmt_core_wrapper disconnected node: la_iena[45]
Cell mgmt_core_wrapper disconnected node: la_iena[46]
Cell mgmt_core_wrapper disconnected node: la_iena[47]
Cell mgmt_core_wrapper disconnected node: la_iena[48]
Cell mgmt_core_wrapper disconnected node: la_iena[49]
Cell mgmt_core_wrapper disconnected node: la_iena[4]
Cell mgmt_core_wrapper disconnected node: la_iena[50]
Cell mgmt_core_wrapper disconnected node: la_iena[51]
Cell mgmt_core_wrapper disconnected node: la_iena[52]
Cell mgmt_core_wrapper disconnected node: la_iena[53]
Cell mgmt_core_wrapper disconnected node: la_iena[54]
Cell mgmt_core_wrapper disconnected node: la_iena[55]
Cell mgmt_core_wrapper disconnected node: la_iena[56]
Cell mgmt_core_wrapper disconnected node: la_iena[57]
Cell mgmt_core_wrapper disconnected node: la_iena[58]
Cell mgmt_core_wrapper disconnected node: la_iena[59]
Cell mgmt_core_wrapper disconnected node: la_iena[5]
Cell mgmt_core_wrapper disconnected node: la_iena[60]
Cell mgmt_core_wrapper disconnected node: la_iena[61]
Cell mgmt_core_wrapper disconnected node: la_iena[62]
Cell mgmt_core_wrapper disconnected node: la_iena[63]
Cell mgmt_core_wrapper disconnected node: la_iena[64]
Cell mgmt_core_wrapper disconnected node: la_iena[65]
Cell mgmt_core_wrapper disconnected node: la_iena[66]
Cell mgmt_core_wrapper disconnected node: la_iena[67]
Cell mgmt_core_wrapper disconnected node: la_iena[68]
Cell mgmt_core_wrapper disconnected node: la_iena[69]
Cell mgmt_core_wrapper disconnected node: la_iena[6]
Cell mgmt_core_wrapper disconnected node: la_iena[70]
Cell mgmt_core_wrapper disconnected node: la_iena[71]
Cell mgmt_core_wrapper disconnected node: la_iena[72]
Cell mgmt_core_wrapper disconnected node: la_iena[73]
Cell mgmt_core_wrapper disconnected node: la_iena[74]
Cell mgmt_core_wrapper disconnected node: la_iena[75]
Cell mgmt_core_wrapper disconnected node: la_iena[76]
Cell mgmt_core_wrapper disconnected node: la_iena[77]
Cell mgmt_core_wrapper disconnected node: la_iena[78]
Cell mgmt_core_wrapper disconnected node: la_iena[79]
Cell mgmt_core_wrapper disconnected node: la_iena[7]
Cell mgmt_core_wrapper disconnected node: la_iena[80]
Cell mgmt_core_wrapper disconnected node: la_iena[81]
Cell mgmt_core_wrapper disconnected node: la_iena[82]
Cell mgmt_core_wrapper disconnected node: la_iena[83]
Cell mgmt_core_wrapper disconnected node: la_iena[84]
Cell mgmt_core_wrapper disconnected node: la_iena[85]
Cell mgmt_core_wrapper disconnected node: la_iena[86]
Cell mgmt_core_wrapper disconnected node: la_iena[87]
Cell mgmt_core_wrapper disconnected node: la_iena[88]
Cell mgmt_core_wrapper disconnected node: la_iena[89]
Cell mgmt_core_wrapper disconnected node: la_iena[8]
Cell mgmt_core_wrapper disconnected node: la_iena[90]
Cell mgmt_core_wrapper disconnected node: la_iena[91]
Cell mgmt_core_wrapper disconnected node: la_iena[92]
Cell mgmt_core_wrapper disconnected node: la_iena[93]
Cell mgmt_core_wrapper disconnected node: la_iena[94]
Cell mgmt_core_wrapper disconnected node: la_iena[95]
Cell mgmt_core_wrapper disconnected node: la_iena[96]
Cell mgmt_core_wrapper disconnected node: la_iena[97]
Cell mgmt_core_wrapper disconnected node: la_iena[98]
Cell mgmt_core_wrapper disconnected node: la_iena[99]
Cell mgmt_core_wrapper disconnected node: la_iena[9]
Cell mgmt_core_wrapper disconnected node: la_input[0]
Cell mgmt_core_wrapper disconnected node: la_input[100]
Cell mgmt_core_wrapper disconnected node: la_input[101]
Cell mgmt_core_wrapper disconnected node: la_input[102]
Cell mgmt_core_wrapper disconnected node: la_input[103]
Cell mgmt_core_wrapper disconnected node: la_input[104]
Cell mgmt_core_wrapper disconnected node: la_input[105]
Cell mgmt_core_wrapper disconnected node: la_input[106]
Cell mgmt_core_wrapper disconnected node: la_input[107]
Cell mgmt_core_wrapper disconnected node: la_input[108]
Cell mgmt_core_wrapper disconnected node: la_input[109]
Cell mgmt_core_wrapper disconnected node: la_input[10]
Cell mgmt_core_wrapper disconnected node: la_input[110]
Cell mgmt_core_wrapper disconnected node: la_input[111]
Cell mgmt_core_wrapper disconnected node: la_input[112]
Cell mgmt_core_wrapper disconnected node: la_input[113]
Cell mgmt_core_wrapper disconnected node: la_input[114]
Cell mgmt_core_wrapper disconnected node: la_input[115]
Cell mgmt_core_wrapper disconnected node: la_input[116]
Cell mgmt_core_wrapper disconnected node: la_input[117]
Cell mgmt_core_wrapper disconnected node: la_input[118]
Cell mgmt_core_wrapper disconnected node: la_input[119]
Cell mgmt_core_wrapper disconnected node: la_input[11]
Cell mgmt_core_wrapper disconnected node: la_input[120]
Cell mgmt_core_wrapper disconnected node: la_input[121]
Cell mgmt_core_wrapper disconnected node: la_input[122]
Cell mgmt_core_wrapper disconnected node: la_input[123]
Cell mgmt_core_wrapper disconnected node: la_input[124]
Cell mgmt_core_wrapper disconnected node: la_input[125]
Cell mgmt_core_wrapper disconnected node: la_input[126]
Cell mgmt_core_wrapper disconnected node: la_input[127]
Cell mgmt_core_wrapper disconnected node: la_input[12]
Cell mgmt_core_wrapper disconnected node: la_input[13]
Cell mgmt_core_wrapper disconnected node: la_input[14]
Cell mgmt_core_wrapper disconnected node: la_input[15]
Cell mgmt_core_wrapper disconnected node: la_input[16]
Cell mgmt_core_wrapper disconnected node: la_input[17]
Cell mgmt_core_wrapper disconnected node: la_input[18]
Cell mgmt_core_wrapper disconnected node: la_input[19]
Cell mgmt_core_wrapper disconnected node: la_input[1]
Cell mgmt_core_wrapper disconnected node: la_input[20]
Cell mgmt_core_wrapper disconnected node: la_input[21]
Cell mgmt_core_wrapper disconnected node: la_input[22]
Cell mgmt_core_wrapper disconnected node: la_input[23]
Cell mgmt_core_wrapper disconnected node: la_input[24]
Cell mgmt_core_wrapper disconnected node: la_input[25]
Cell mgmt_core_wrapper disconnected node: la_input[26]
Cell mgmt_core_wrapper disconnected node: la_input[27]
Cell mgmt_core_wrapper disconnected node: la_input[28]
Cell mgmt_core_wrapper disconnected node: la_input[29]
Cell mgmt_core_wrapper disconnected node: la_input[2]
Cell mgmt_core_wrapper disconnected node: la_input[30]
Cell mgmt_core_wrapper disconnected node: la_input[31]
Cell mgmt_core_wrapper disconnected node: la_input[32]
Cell mgmt_core_wrapper disconnected node: la_input[33]
Cell mgmt_core_wrapper disconnected node: la_input[34]
Cell mgmt_core_wrapper disconnected node: la_input[35]
Cell mgmt_core_wrapper disconnected node: la_input[36]
Cell mgmt_core_wrapper disconnected node: la_input[37]
Cell mgmt_core_wrapper disconnected node: la_input[38]
Cell mgmt_core_wrapper disconnected node: la_input[39]
Cell mgmt_core_wrapper disconnected node: la_input[3]
Cell mgmt_core_wrapper disconnected node: la_input[40]
Cell mgmt_core_wrapper disconnected node: la_input[41]
Cell mgmt_core_wrapper disconnected node: la_input[42]
Cell mgmt_core_wrapper disconnected node: la_input[43]
Cell mgmt_core_wrapper disconnected node: la_input[44]
Cell mgmt_core_wrapper disconnected node: la_input[45]
Cell mgmt_core_wrapper disconnected node: la_input[46]
Cell mgmt_core_wrapper disconnected node: la_input[47]
Cell mgmt_core_wrapper disconnected node: la_input[48]
Cell mgmt_core_wrapper disconnected node: la_input[49]
Cell mgmt_core_wrapper disconnected node: la_input[4]
Cell mgmt_core_wrapper disconnected node: la_input[50]
Cell mgmt_core_wrapper disconnected node: la_input[51]
Cell mgmt_core_wrapper disconnected node: la_input[52]
Cell mgmt_core_wrapper disconnected node: la_input[53]
Cell mgmt_core_wrapper disconnected node: la_input[54]
Cell mgmt_core_wrapper disconnected node: la_input[55]
Cell mgmt_core_wrapper disconnected node: la_input[56]
Cell mgmt_core_wrapper disconnected node: la_input[57]
Cell mgmt_core_wrapper disconnected node: la_input[58]
Cell mgmt_core_wrapper disconnected node: la_input[59]
Cell mgmt_core_wrapper disconnected node: la_input[5]
Cell mgmt_core_wrapper disconnected node: la_input[60]
Cell mgmt_core_wrapper disconnected node: la_input[61]
Cell mgmt_core_wrapper disconnected node: la_input[62]
Cell mgmt_core_wrapper disconnected node: la_input[63]
Cell mgmt_core_wrapper disconnected node: la_input[64]
Cell mgmt_core_wrapper disconnected node: la_input[65]
Cell mgmt_core_wrapper disconnected node: la_input[66]
Cell mgmt_core_wrapper disconnected node: la_input[67]
Cell mgmt_core_wrapper disconnected node: la_input[68]
Cell mgmt_core_wrapper disconnected node: la_input[69]
Cell mgmt_core_wrapper disconnected node: la_input[6]
Cell mgmt_core_wrapper disconnected node: la_input[70]
Cell mgmt_core_wrapper disconnected node: la_input[71]
Cell mgmt_core_wrapper disconnected node: la_input[72]
Cell mgmt_core_wrapper disconnected node: la_input[73]
Cell mgmt_core_wrapper disconnected node: la_input[74]
Cell mgmt_core_wrapper disconnected node: la_input[75]
Cell mgmt_core_wrapper disconnected node: la_input[76]
Cell mgmt_core_wrapper disconnected node: la_input[77]
Cell mgmt_core_wrapper disconnected node: la_input[78]
Cell mgmt_core_wrapper disconnected node: la_input[79]
Cell mgmt_core_wrapper disconnected node: la_input[7]
Cell mgmt_core_wrapper disconnected node: la_input[80]
Cell mgmt_core_wrapper disconnected node: la_input[81]
Cell mgmt_core_wrapper disconnected node: la_input[82]
Cell mgmt_core_wrapper disconnected node: la_input[83]
Cell mgmt_core_wrapper disconnected node: la_input[84]
Cell mgmt_core_wrapper disconnected node: la_input[85]
Cell mgmt_core_wrapper disconnected node: la_input[86]
Cell mgmt_core_wrapper disconnected node: la_input[87]
Cell mgmt_core_wrapper disconnected node: la_input[88]
Cell mgmt_core_wrapper disconnected node: la_input[89]
Cell mgmt_core_wrapper disconnected node: la_input[8]
Cell mgmt_core_wrapper disconnected node: la_input[90]
Cell mgmt_core_wrapper disconnected node: la_input[91]
Cell mgmt_core_wrapper disconnected node: la_input[92]
Cell mgmt_core_wrapper disconnected node: la_input[93]
Cell mgmt_core_wrapper disconnected node: la_input[94]
Cell mgmt_core_wrapper disconnected node: la_input[95]
Cell mgmt_core_wrapper disconnected node: la_input[96]
Cell mgmt_core_wrapper disconnected node: la_input[97]
Cell mgmt_core_wrapper disconnected node: la_input[98]
Cell mgmt_core_wrapper disconnected node: la_input[99]
Cell mgmt_core_wrapper disconnected node: la_input[9]
Cell mgmt_core_wrapper disconnected node: la_oenb[0]
Cell mgmt_core_wrapper disconnected node: la_oenb[100]
Cell mgmt_core_wrapper disconnected node: la_oenb[101]
Cell mgmt_core_wrapper disconnected node: la_oenb[102]
Cell mgmt_core_wrapper disconnected node: la_oenb[103]
Cell mgmt_core_wrapper disconnected node: la_oenb[104]
Cell mgmt_core_wrapper disconnected node: la_oenb[105]
Cell mgmt_core_wrapper disconnected node: la_oenb[106]
Cell mgmt_core_wrapper disconnected node: la_oenb[107]
Cell mgmt_core_wrapper disconnected node: la_oenb[108]
Cell mgmt_core_wrapper disconnected node: la_oenb[109]
Cell mgmt_core_wrapper disconnected node: la_oenb[10]
Cell mgmt_core_wrapper disconnected node: la_oenb[110]
Cell mgmt_core_wrapper disconnected node: la_oenb[111]
Cell mgmt_core_wrapper disconnected node: la_oenb[112]
Cell mgmt_core_wrapper disconnected node: la_oenb[113]
Cell mgmt_core_wrapper disconnected node: la_oenb[114]
Cell mgmt_core_wrapper disconnected node: la_oenb[115]
Cell mgmt_core_wrapper disconnected node: la_oenb[116]
Cell mgmt_core_wrapper disconnected node: la_oenb[117]
Cell mgmt_core_wrapper disconnected node: la_oenb[118]
Cell mgmt_core_wrapper disconnected node: la_oenb[119]
Cell mgmt_core_wrapper disconnected node: la_oenb[11]
Cell mgmt_core_wrapper disconnected node: la_oenb[120]
Cell mgmt_core_wrapper disconnected node: la_oenb[121]
Cell mgmt_core_wrapper disconnected node: la_oenb[122]
Cell mgmt_core_wrapper disconnected node: la_oenb[123]
Cell mgmt_core_wrapper disconnected node: la_oenb[124]
Cell mgmt_core_wrapper disconnected node: la_oenb[125]
Cell mgmt_core_wrapper disconnected node: la_oenb[126]
Cell mgmt_core_wrapper disconnected node: la_oenb[127]
Cell mgmt_core_wrapper disconnected node: la_oenb[12]
Cell mgmt_core_wrapper disconnected node: la_oenb[13]
Cell mgmt_core_wrapper disconnected node: la_oenb[14]
Cell mgmt_core_wrapper disconnected node: la_oenb[15]
Cell mgmt_core_wrapper disconnected node: la_oenb[16]
Cell mgmt_core_wrapper disconnected node: la_oenb[17]
Cell mgmt_core_wrapper disconnected node: la_oenb[18]
Cell mgmt_core_wrapper disconnected node: la_oenb[19]
Cell mgmt_core_wrapper disconnected node: la_oenb[1]
Cell mgmt_core_wrapper disconnected node: la_oenb[20]
Cell mgmt_core_wrapper disconnected node: la_oenb[21]
Cell mgmt_core_wrapper disconnected node: la_oenb[22]
Cell mgmt_core_wrapper disconnected node: la_oenb[23]
Cell mgmt_core_wrapper disconnected node: la_oenb[24]
Cell mgmt_core_wrapper disconnected node: la_oenb[25]
Cell mgmt_core_wrapper disconnected node: la_oenb[26]
Cell mgmt_core_wrapper disconnected node: la_oenb[27]
Cell mgmt_core_wrapper disconnected node: la_oenb[28]
Cell mgmt_core_wrapper disconnected node: la_oenb[29]
Cell mgmt_core_wrapper disconnected node: la_oenb[2]
Cell mgmt_core_wrapper disconnected node: la_oenb[30]
Cell mgmt_core_wrapper disconnected node: la_oenb[31]
Cell mgmt_core_wrapper disconnected node: la_oenb[32]
Cell mgmt_core_wrapper disconnected node: la_oenb[33]
Cell mgmt_core_wrapper disconnected node: la_oenb[34]
Cell mgmt_core_wrapper disconnected node: la_oenb[35]
Cell mgmt_core_wrapper disconnected node: la_oenb[36]
Cell mgmt_core_wrapper disconnected node: la_oenb[37]
Cell mgmt_core_wrapper disconnected node: la_oenb[38]
Cell mgmt_core_wrapper disconnected node: la_oenb[39]
Cell mgmt_core_wrapper disconnected node: la_oenb[3]
Cell mgmt_core_wrapper disconnected node: la_oenb[40]
Cell mgmt_core_wrapper disconnected node: la_oenb[41]
Cell mgmt_core_wrapper disconnected node: la_oenb[42]
Cell mgmt_core_wrapper disconnected node: la_oenb[43]
Cell mgmt_core_wrapper disconnected node: la_oenb[44]
Cell mgmt_core_wrapper disconnected node: la_oenb[45]
Cell mgmt_core_wrapper disconnected node: la_oenb[46]
Cell mgmt_core_wrapper disconnected node: la_oenb[47]
Cell mgmt_core_wrapper disconnected node: la_oenb[48]
Cell mgmt_core_wrapper disconnected node: la_oenb[49]
Cell mgmt_core_wrapper disconnected node: la_oenb[4]
Cell mgmt_core_wrapper disconnected node: la_oenb[50]
Cell mgmt_core_wrapper disconnected node: la_oenb[51]
Cell mgmt_core_wrapper disconnected node: la_oenb[52]
Cell mgmt_core_wrapper disconnected node: la_oenb[53]
Cell mgmt_core_wrapper disconnected node: la_oenb[54]
Cell mgmt_core_wrapper disconnected node: la_oenb[55]
Cell mgmt_core_wrapper disconnected node: la_oenb[56]
Cell mgmt_core_wrapper disconnected node: la_oenb[57]
Cell mgmt_core_wrapper disconnected node: la_oenb[58]
Cell mgmt_core_wrapper disconnected node: la_oenb[59]
Cell mgmt_core_wrapper disconnected node: la_oenb[5]
Cell mgmt_core_wrapper disconnected node: la_oenb[60]
Cell mgmt_core_wrapper disconnected node: la_oenb[61]
Cell mgmt_core_wrapper disconnected node: la_oenb[62]
Cell mgmt_core_wrapper disconnected node: la_oenb[63]
Cell mgmt_core_wrapper disconnected node: la_oenb[64]
Cell mgmt_core_wrapper disconnected node: la_oenb[65]
Cell mgmt_core_wrapper disconnected node: la_oenb[66]
Cell mgmt_core_wrapper disconnected node: la_oenb[67]
Cell mgmt_core_wrapper disconnected node: la_oenb[68]
Cell mgmt_core_wrapper disconnected node: la_oenb[69]
Cell mgmt_core_wrapper disconnected node: la_oenb[6]
Cell mgmt_core_wrapper disconnected node: la_oenb[70]
Cell mgmt_core_wrapper disconnected node: la_oenb[71]
Cell mgmt_core_wrapper disconnected node: la_oenb[72]
Cell mgmt_core_wrapper disconnected node: la_oenb[73]
Cell mgmt_core_wrapper disconnected node: la_oenb[74]
Cell mgmt_core_wrapper disconnected node: la_oenb[75]
Cell mgmt_core_wrapper disconnected node: la_oenb[76]
Cell mgmt_core_wrapper disconnected node: la_oenb[77]
Cell mgmt_core_wrapper disconnected node: la_oenb[78]
Cell mgmt_core_wrapper disconnected node: la_oenb[79]
Cell mgmt_core_wrapper disconnected node: la_oenb[7]
Cell mgmt_core_wrapper disconnected node: la_oenb[80]
Cell mgmt_core_wrapper disconnected node: la_oenb[81]
Cell mgmt_core_wrapper disconnected node: la_oenb[82]
Cell mgmt_core_wrapper disconnected node: la_oenb[83]
Cell mgmt_core_wrapper disconnected node: la_oenb[84]
Cell mgmt_core_wrapper disconnected node: la_oenb[85]
Cell mgmt_core_wrapper disconnected node: la_oenb[86]
Cell mgmt_core_wrapper disconnected node: la_oenb[87]
Cell mgmt_core_wrapper disconnected node: la_oenb[88]
Cell mgmt_core_wrapper disconnected node: la_oenb[89]
Cell mgmt_core_wrapper disconnected node: la_oenb[8]
Cell mgmt_core_wrapper disconnected node: la_oenb[90]
Cell mgmt_core_wrapper disconnected node: la_oenb[91]
Cell mgmt_core_wrapper disconnected node: la_oenb[92]
Cell mgmt_core_wrapper disconnected node: la_oenb[93]
Cell mgmt_core_wrapper disconnected node: la_oenb[94]
Cell mgmt_core_wrapper disconnected node: la_oenb[95]
Cell mgmt_core_wrapper disconnected node: la_oenb[96]
Cell mgmt_core_wrapper disconnected node: la_oenb[97]
Cell mgmt_core_wrapper disconnected node: la_oenb[98]
Cell mgmt_core_wrapper disconnected node: la_oenb[99]
Cell mgmt_core_wrapper disconnected node: la_oenb[9]
Cell mgmt_core_wrapper disconnected node: la_output[0]
Cell mgmt_core_wrapper disconnected node: la_output[100]
Cell mgmt_core_wrapper disconnected node: la_output[101]
Cell mgmt_core_wrapper disconnected node: la_output[102]
Cell mgmt_core_wrapper disconnected node: la_output[103]
Cell mgmt_core_wrapper disconnected node: la_output[104]
Cell mgmt_core_wrapper disconnected node: la_output[105]
Cell mgmt_core_wrapper disconnected node: la_output[106]
Cell mgmt_core_wrapper disconnected node: la_output[107]
Cell mgmt_core_wrapper disconnected node: la_output[108]
Cell mgmt_core_wrapper disconnected node: la_output[109]
Cell mgmt_core_wrapper disconnected node: la_output[10]
Cell mgmt_core_wrapper disconnected node: la_output[110]
Cell mgmt_core_wrapper disconnected node: la_output[111]
Cell mgmt_core_wrapper disconnected node: la_output[112]
Cell mgmt_core_wrapper disconnected node: la_output[113]
Cell mgmt_core_wrapper disconnected node: la_output[114]
Cell mgmt_core_wrapper disconnected node: la_output[115]
Cell mgmt_core_wrapper disconnected node: la_output[116]
Cell mgmt_core_wrapper disconnected node: la_output[117]
Cell mgmt_core_wrapper disconnected node: la_output[118]
Cell mgmt_core_wrapper disconnected node: la_output[119]
Cell mgmt_core_wrapper disconnected node: la_output[11]
Cell mgmt_core_wrapper disconnected node: la_output[120]
Cell mgmt_core_wrapper disconnected node: la_output[121]
Cell mgmt_core_wrapper disconnected node: la_output[122]
Cell mgmt_core_wrapper disconnected node: la_output[123]
Cell mgmt_core_wrapper disconnected node: la_output[124]
Cell mgmt_core_wrapper disconnected node: la_output[125]
Cell mgmt_core_wrapper disconnected node: la_output[126]
Cell mgmt_core_wrapper disconnected node: la_output[127]
Cell mgmt_core_wrapper disconnected node: la_output[12]
Cell mgmt_core_wrapper disconnected node: la_output[13]
Cell mgmt_core_wrapper disconnected node: la_output[14]
Cell mgmt_core_wrapper disconnected node: la_output[15]
Cell mgmt_core_wrapper disconnected node: la_output[16]
Cell mgmt_core_wrapper disconnected node: la_output[17]
Cell mgmt_core_wrapper disconnected node: la_output[18]
Cell mgmt_core_wrapper disconnected node: la_output[19]
Cell mgmt_core_wrapper disconnected node: la_output[1]
Cell mgmt_core_wrapper disconnected node: la_output[20]
Cell mgmt_core_wrapper disconnected node: la_output[21]
Cell mgmt_core_wrapper disconnected node: la_output[22]
Cell mgmt_core_wrapper disconnected node: la_output[23]
Cell mgmt_core_wrapper disconnected node: la_output[24]
Cell mgmt_core_wrapper disconnected node: la_output[25]
Cell mgmt_core_wrapper disconnected node: la_output[26]
Cell mgmt_core_wrapper disconnected node: la_output[27]
Cell mgmt_core_wrapper disconnected node: la_output[28]
Cell mgmt_core_wrapper disconnected node: la_output[29]
Cell mgmt_core_wrapper disconnected node: la_output[2]
Cell mgmt_core_wrapper disconnected node: la_output[30]
Cell mgmt_core_wrapper disconnected node: la_output[31]
Cell mgmt_core_wrapper disconnected node: la_output[32]
Cell mgmt_core_wrapper disconnected node: la_output[33]
Cell mgmt_core_wrapper disconnected node: la_output[34]
Cell mgmt_core_wrapper disconnected node: la_output[35]
Cell mgmt_core_wrapper disconnected node: la_output[36]
Cell mgmt_core_wrapper disconnected node: la_output[37]
Cell mgmt_core_wrapper disconnected node: la_output[38]
Cell mgmt_core_wrapper disconnected node: la_output[39]
Cell mgmt_core_wrapper disconnected node: la_output[3]
Cell mgmt_core_wrapper disconnected node: la_output[40]
Cell mgmt_core_wrapper disconnected node: la_output[41]
Cell mgmt_core_wrapper disconnected node: la_output[42]
Cell mgmt_core_wrapper disconnected node: la_output[43]
Cell mgmt_core_wrapper disconnected node: la_output[44]
Cell mgmt_core_wrapper disconnected node: la_output[45]
Cell mgmt_core_wrapper disconnected node: la_output[46]
Cell mgmt_core_wrapper disconnected node: la_output[47]
Cell mgmt_core_wrapper disconnected node: la_output[48]
Cell mgmt_core_wrapper disconnected node: la_output[49]
Cell mgmt_core_wrapper disconnected node: la_output[4]
Cell mgmt_core_wrapper disconnected node: la_output[50]
Cell mgmt_core_wrapper disconnected node: la_output[51]
Cell mgmt_core_wrapper disconnected node: la_output[52]
Cell mgmt_core_wrapper disconnected node: la_output[53]
Cell mgmt_core_wrapper disconnected node: la_output[54]
Cell mgmt_core_wrapper disconnected node: la_output[55]
Cell mgmt_core_wrapper disconnected node: la_output[56]
Cell mgmt_core_wrapper disconnected node: la_output[57]
Cell mgmt_core_wrapper disconnected node: la_output[58]
Cell mgmt_core_wrapper disconnected node: la_output[59]
Cell mgmt_core_wrapper disconnected node: la_output[5]
Cell mgmt_core_wrapper disconnected node: la_output[60]
Cell mgmt_core_wrapper disconnected node: la_output[61]
Cell mgmt_core_wrapper disconnected node: la_output[62]
Cell mgmt_core_wrapper disconnected node: la_output[63]
Cell mgmt_core_wrapper disconnected node: la_output[64]
Cell mgmt_core_wrapper disconnected node: la_output[65]
Cell mgmt_core_wrapper disconnected node: la_output[66]
Cell mgmt_core_wrapper disconnected node: la_output[67]
Cell mgmt_core_wrapper disconnected node: la_output[68]
Cell mgmt_core_wrapper disconnected node: la_output[69]
Cell mgmt_core_wrapper disconnected node: la_output[6]
Cell mgmt_core_wrapper disconnected node: la_output[70]
Cell mgmt_core_wrapper disconnected node: la_output[71]
Cell mgmt_core_wrapper disconnected node: la_output[72]
Cell mgmt_core_wrapper disconnected node: la_output[73]
Cell mgmt_core_wrapper disconnected node: la_output[74]
Cell mgmt_core_wrapper disconnected node: la_output[75]
Cell mgmt_core_wrapper disconnected node: la_output[76]
Cell mgmt_core_wrapper disconnected node: la_output[77]
Cell mgmt_core_wrapper disconnected node: la_output[78]
Cell mgmt_core_wrapper disconnected node: la_output[79]
Cell mgmt_core_wrapper disconnected node: la_output[7]
Cell mgmt_core_wrapper disconnected node: la_output[80]
Cell mgmt_core_wrapper disconnected node: la_output[81]
Cell mgmt_core_wrapper disconnected node: la_output[82]
Cell mgmt_core_wrapper disconnected node: la_output[83]
Cell mgmt_core_wrapper disconnected node: la_output[84]
Cell mgmt_core_wrapper disconnected node: la_output[85]
Cell mgmt_core_wrapper disconnected node: la_output[86]
Cell mgmt_core_wrapper disconnected node: la_output[87]
Cell mgmt_core_wrapper disconnected node: la_output[88]
Cell mgmt_core_wrapper disconnected node: la_output[89]
Cell mgmt_core_wrapper disconnected node: la_output[8]
Cell mgmt_core_wrapper disconnected node: la_output[90]
Cell mgmt_core_wrapper disconnected node: la_output[91]
Cell mgmt_core_wrapper disconnected node: la_output[92]
Cell mgmt_core_wrapper disconnected node: la_output[93]
Cell mgmt_core_wrapper disconnected node: la_output[94]
Cell mgmt_core_wrapper disconnected node: la_output[95]
Cell mgmt_core_wrapper disconnected node: la_output[96]
Cell mgmt_core_wrapper disconnected node: la_output[97]
Cell mgmt_core_wrapper disconnected node: la_output[98]
Cell mgmt_core_wrapper disconnected node: la_output[99]
Cell mgmt_core_wrapper disconnected node: la_output[9]
Cell mgmt_core_wrapper disconnected node: mprj_ack_i
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[0]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[10]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[11]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[12]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[13]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[14]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[15]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[16]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[17]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[18]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[19]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[1]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[20]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[21]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[22]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[23]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[24]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[25]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[26]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[27]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[28]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[29]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[2]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[30]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[31]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[3]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[4]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[5]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[6]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[7]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[8]
Cell mgmt_core_wrapper disconnected node: mprj_adr_o[9]
Cell mgmt_core_wrapper disconnected node: mprj_cyc_o
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[0]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[10]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[11]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[12]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[13]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[14]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[15]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[16]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[17]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[18]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[19]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[1]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[20]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[21]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[22]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[23]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[24]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[25]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[26]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[27]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[28]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[29]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[2]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[30]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[31]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[3]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[4]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[5]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[6]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[7]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[8]
Cell mgmt_core_wrapper disconnected node: mprj_dat_i[9]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[0]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[10]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[11]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[12]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[13]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[14]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[15]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[16]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[17]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[18]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[19]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[1]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[20]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[21]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[22]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[23]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[24]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[25]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[26]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[27]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[28]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[29]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[2]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[30]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[31]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[3]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[4]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[5]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[6]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[7]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[8]
Cell mgmt_core_wrapper disconnected node: mprj_dat_o[9]
Cell mgmt_core_wrapper disconnected node: mprj_sel_o[0]
Cell mgmt_core_wrapper disconnected node: mprj_sel_o[1]
Cell mgmt_core_wrapper disconnected node: mprj_sel_o[2]
Cell mgmt_core_wrapper disconnected node: mprj_sel_o[3]
Cell mgmt_core_wrapper disconnected node: mprj_stb_o
Cell mgmt_core_wrapper disconnected node: mprj_wb_iena
Cell mgmt_core_wrapper disconnected node: mprj_we_o
Cell mgmt_core_wrapper disconnected node: qspi_enabled
Cell mgmt_core_wrapper disconnected node: ser_rx
Cell mgmt_core_wrapper disconnected node: ser_tx
Cell mgmt_core_wrapper disconnected node: spi_csb
Cell mgmt_core_wrapper disconnected node: spi_enabled
Cell mgmt_core_wrapper disconnected node: spi_sck
Cell mgmt_core_wrapper disconnected node: spi_sdi
Cell mgmt_core_wrapper disconnected node: spi_sdo
Cell mgmt_core_wrapper disconnected node: spi_sdoenb
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[0]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[1]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[2]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[3]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[4]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[5]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[6]
Cell mgmt_core_wrapper disconnected node: sram_ro_addr[7]
Cell mgmt_core_wrapper disconnected node: sram_ro_clk
Cell mgmt_core_wrapper disconnected node: sram_ro_csb
Cell mgmt_core_wrapper disconnected node: sram_ro_data[0]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[10]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[11]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[12]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[13]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[14]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[15]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[16]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[17]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[18]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[19]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[1]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[20]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[21]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[22]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[23]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[24]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[25]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[26]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[27]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[28]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[29]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[2]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[30]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[31]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[3]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[4]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[5]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[6]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[7]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[8]
Cell mgmt_core_wrapper disconnected node: sram_ro_data[9]
Cell mgmt_core_wrapper disconnected node: trap
Cell mgmt_core_wrapper disconnected node: uart_enabled
Cell mgmt_core_wrapper disconnected node: user_irq_ena[0]
Cell mgmt_core_wrapper disconnected node: user_irq_ena[1]
Cell mgmt_core_wrapper disconnected node: user_irq_ena[2]
Warning: Equate pins:  cell mgmt_core_wrapper has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: mgmt_core_wrapper                                  |Circuit 2: mgmt_core_wrapper                                  
--------------------------------------------------------------|--------------------------------------------------------------
VGND                                                          |VGND                                                          
VPWR                                                          |VPWR                                                          
core_clk                                                      |core_clk                                                      
core_rstn                                                     |core_rstn                                                     
debug_in                                                      |debug_in                                                      
debug_mode                                                    |debug_mode                                                    
debug_oeb                                                     |debug_oeb                                                     
debug_out                                                     |debug_out                                                     
flash_clk                                                     |flash_clk                                                     
flash_csb                                                     |flash_csb                                                     
flash_io0_di                                                  |flash_io0_di                                                  
flash_io0_do                                                  |flash_io0_do                                                  
flash_io0_oeb                                                 |flash_io0_oeb                                                 
flash_io1_di                                                  |flash_io1_di                                                  
flash_io1_do                                                  |flash_io1_do                                                  
flash_io1_oeb                                                 |flash_io1_oeb                                                 
flash_io2_di                                                  |flash_io2_di                                                  
flash_io2_do                                                  |flash_io2_do                                                  
flash_io2_oeb                                                 |flash_io2_oeb                                                 
flash_io3_di                                                  |flash_io3_di                                                  
flash_io3_do                                                  |flash_io3_do                                                  
flash_io3_oeb                                                 |flash_io3_oeb                                                 
gpio_in_pad                                                   |gpio_in_pad                                                   
gpio_inenb_pad                                                |gpio_inenb_pad                                                
gpio_mode0_pad                                                |gpio_mode0_pad                                                
gpio_mode1_pad                                                |gpio_mode1_pad                                                
gpio_out_pad                                                  |gpio_out_pad                                                  
gpio_outenb_pad                                               |gpio_outenb_pad                                               
hk_ack_i                                                      |hk_ack_i                                                      
hk_cyc_o                                                      |hk_cyc_o                                                      
hk_dat_i[0]                                                   |hk_dat_i[0]                                                   
hk_dat_i[10]                                                  |hk_dat_i[10]                                                  
hk_dat_i[11]                                                  |hk_dat_i[11]                                                  
hk_dat_i[12]                                                  |hk_dat_i[12]                                                  
hk_dat_i[13]                                                  |hk_dat_i[13]                                                  
hk_dat_i[14]                                                  |hk_dat_i[14]                                                  
hk_dat_i[15]                                                  |hk_dat_i[15]                                                  
hk_dat_i[16]                                                  |hk_dat_i[16]                                                  
hk_dat_i[17]                                                  |hk_dat_i[17]                                                  
hk_dat_i[18]                                                  |hk_dat_i[18]                                                  
hk_dat_i[19]                                                  |hk_dat_i[19]                                                  
hk_dat_i[1]                                                   |hk_dat_i[1]                                                   
hk_dat_i[20]                                                  |hk_dat_i[20]                                                  
hk_dat_i[21]                                                  |hk_dat_i[21]                                                  
hk_dat_i[22]                                                  |hk_dat_i[22]                                                  
hk_dat_i[23]                                                  |hk_dat_i[23]                                                  
hk_dat_i[24]                                                  |hk_dat_i[24]                                                  
hk_dat_i[25]                                                  |hk_dat_i[25]                                                  
hk_dat_i[26]                                                  |hk_dat_i[26]                                                  
hk_dat_i[27]                                                  |hk_dat_i[27]                                                  
hk_dat_i[28]                                                  |hk_dat_i[28]                                                  
hk_dat_i[29]                                                  |hk_dat_i[29]                                                  
hk_dat_i[2]                                                   |hk_dat_i[2]                                                   
hk_dat_i[30]                                                  |hk_dat_i[30]                                                  
hk_dat_i[31]                                                  |hk_dat_i[31]                                                  
hk_dat_i[3]                                                   |hk_dat_i[3]                                                   
hk_dat_i[4]                                                   |hk_dat_i[4]                                                   
hk_dat_i[5]                                                   |hk_dat_i[5]                                                   
hk_dat_i[6]                                                   |hk_dat_i[6]                                                   
hk_dat_i[7]                                                   |hk_dat_i[7]                                                   
hk_dat_i[8]                                                   |hk_dat_i[8]                                                   
hk_dat_i[9]                                                   |hk_dat_i[9]                                                   
hk_stb_o                                                      |hk_stb_o                                                      
irq[0]                                                        |irq[0]                                                        
irq[1]                                                        |irq[1]                                                        
irq[2]                                                        |irq[2]                                                        
irq[3]                                                        |irq[3]                                                        
irq[4]                                                        |irq[4]                                                        
irq[5]                                                        |irq[5]                                                        
la_iena[0]                                                    |la_iena[0]                                                    
la_iena[100]                                                  |la_iena[100]                                                  
la_iena[101]                                                  |la_iena[101]                                                  
la_iena[102]                                                  |la_iena[102]                                                  
la_iena[103]                                                  |la_iena[103]                                                  
la_iena[104]                                                  |la_iena[104]                                                  
la_iena[105]                                                  |la_iena[105]                                                  
la_iena[106]                                                  |la_iena[106]                                                  
la_iena[107]                                                  |la_iena[107]                                                  
la_iena[108]                                                  |la_iena[108]                                                  
la_iena[109]                                                  |la_iena[109]                                                  
la_iena[10]                                                   |la_iena[10]                                                   
la_iena[110]                                                  |la_iena[110]                                                  
la_iena[111]                                                  |la_iena[111]                                                  
la_iena[112]                                                  |la_iena[112]                                                  
la_iena[113]                                                  |la_iena[113]                                                  
la_iena[114]                                                  |la_iena[114]                                                  
la_iena[115]                                                  |la_iena[115]                                                  
la_iena[116]                                                  |la_iena[116]                                                  
la_iena[117]                                                  |la_iena[117]                                                  
la_iena[118]                                                  |la_iena[118]                                                  
la_iena[119]                                                  |la_iena[119]                                                  
la_iena[11]                                                   |la_iena[11]                                                   
la_iena[120]                                                  |la_iena[120]                                                  
la_iena[121]                                                  |la_iena[121]                                                  
la_iena[122]                                                  |la_iena[122]                                                  
la_iena[123]                                                  |la_iena[123]                                                  
la_iena[124]                                                  |la_iena[124]                                                  
la_iena[125]                                                  |la_iena[125]                                                  
la_iena[126]                                                  |la_iena[126]                                                  
la_iena[127]                                                  |la_iena[127]                                                  
la_iena[12]                                                   |la_iena[12]                                                   
la_iena[13]                                                   |la_iena[13]                                                   
la_iena[14]                                                   |la_iena[14]                                                   
la_iena[15]                                                   |la_iena[15]                                                   
la_iena[16]                                                   |la_iena[16]                                                   
la_iena[17]                                                   |la_iena[17]                                                   
la_iena[18]                                                   |la_iena[18]                                                   
la_iena[19]                                                   |la_iena[19]                                                   
la_iena[1]                                                    |la_iena[1]                                                    
la_iena[20]                                                   |la_iena[20]                                                   
la_iena[21]                                                   |la_iena[21]                                                   
la_iena[22]                                                   |la_iena[22]                                                   
la_iena[23]                                                   |la_iena[23]                                                   
la_iena[24]                                                   |la_iena[24]                                                   
la_iena[25]                                                   |la_iena[25]                                                   
la_iena[26]                                                   |la_iena[26]                                                   
la_iena[27]                                                   |la_iena[27]                                                   
la_iena[28]                                                   |la_iena[28]                                                   
la_iena[29]                                                   |la_iena[29]                                                   
la_iena[2]                                                    |la_iena[2]                                                    
la_iena[30]                                                   |la_iena[30]                                                   
la_iena[31]                                                   |la_iena[31]                                                   
la_iena[32]                                                   |la_iena[32]                                                   
la_iena[33]                                                   |la_iena[33]                                                   
la_iena[34]                                                   |la_iena[34]                                                   
la_iena[35]                                                   |la_iena[35]                                                   
la_iena[36]                                                   |la_iena[36]                                                   
la_iena[37]                                                   |la_iena[37]                                                   
la_iena[38]                                                   |la_iena[38]                                                   
la_iena[39]                                                   |la_iena[39]                                                   
la_iena[3]                                                    |la_iena[3]                                                    
la_iena[40]                                                   |la_iena[40]                                                   
la_iena[41]                                                   |la_iena[41]                                                   
la_iena[42]                                                   |la_iena[42]                                                   
la_iena[43]                                                   |la_iena[43]                                                   
la_iena[44]                                                   |la_iena[44]                                                   
la_iena[45]                                                   |la_iena[45]                                                   
la_iena[46]                                                   |la_iena[46]                                                   
la_iena[47]                                                   |la_iena[47]                                                   
la_iena[48]                                                   |la_iena[48]                                                   
la_iena[49]                                                   |la_iena[49]                                                   
la_iena[4]                                                    |la_iena[4]                                                    
la_iena[50]                                                   |la_iena[50]                                                   
la_iena[51]                                                   |la_iena[51]                                                   
la_iena[52]                                                   |la_iena[52]                                                   
la_iena[53]                                                   |la_iena[53]                                                   
la_iena[54]                                                   |la_iena[54]                                                   
la_iena[55]                                                   |la_iena[55]                                                   
la_iena[56]                                                   |la_iena[56]                                                   
la_iena[57]                                                   |la_iena[57]                                                   
la_iena[58]                                                   |la_iena[58]                                                   
la_iena[59]                                                   |la_iena[59]                                                   
la_iena[5]                                                    |la_iena[5]                                                    
la_iena[60]                                                   |la_iena[60]                                                   
la_iena[61]                                                   |la_iena[61]                                                   
la_iena[62]                                                   |la_iena[62]                                                   
la_iena[63]                                                   |la_iena[63]                                                   
la_iena[64]                                                   |la_iena[64]                                                   
la_iena[65]                                                   |la_iena[65]                                                   
la_iena[66]                                                   |la_iena[66]                                                   
la_iena[67]                                                   |la_iena[67]                                                   
la_iena[68]                                                   |la_iena[68]                                                   
la_iena[69]                                                   |la_iena[69]                                                   
la_iena[6]                                                    |la_iena[6]                                                    
la_iena[70]                                                   |la_iena[70]                                                   
la_iena[71]                                                   |la_iena[71]                                                   
la_iena[72]                                                   |la_iena[72]                                                   
la_iena[73]                                                   |la_iena[73]                                                   
la_iena[74]                                                   |la_iena[74]                                                   
la_iena[75]                                                   |la_iena[75]                                                   
la_iena[76]                                                   |la_iena[76]                                                   
la_iena[77]                                                   |la_iena[77]                                                   
la_iena[78]                                                   |la_iena[78]                                                   
la_iena[79]                                                   |la_iena[79]                                                   
la_iena[7]                                                    |la_iena[7]                                                    
la_iena[80]                                                   |la_iena[80]                                                   
la_iena[81]                                                   |la_iena[81]                                                   
la_iena[82]                                                   |la_iena[82]                                                   
la_iena[83]                                                   |la_iena[83]                                                   
la_iena[84]                                                   |la_iena[84]                                                   
la_iena[85]                                                   |la_iena[85]                                                   
la_iena[86]                                                   |la_iena[86]                                                   
la_iena[87]                                                   |la_iena[87]                                                   
la_iena[88]                                                   |la_iena[88]                                                   
la_iena[89]                                                   |la_iena[89]                                                   
la_iena[8]                                                    |la_iena[8]                                                    
la_iena[90]                                                   |la_iena[90]                                                   
la_iena[91]                                                   |la_iena[91]                                                   
la_iena[92]                                                   |la_iena[92]                                                   
la_iena[93]                                                   |la_iena[93]                                                   
la_iena[94]                                                   |la_iena[94]                                                   
la_iena[95]                                                   |la_iena[95]                                                   
la_iena[96]                                                   |la_iena[96]                                                   
la_iena[97]                                                   |la_iena[97]                                                   
la_iena[98]                                                   |la_iena[98]                                                   
la_iena[99]                                                   |la_iena[99]                                                   
la_iena[9]                                                    |la_iena[9]                                                    
la_input[0]                                                   |la_input[0]                                                   
la_input[100]                                                 |la_input[100]                                                 
la_input[101]                                                 |la_input[101]                                                 
la_input[102]                                                 |la_input[102]                                                 
la_input[103]                                                 |la_input[103]                                                 
la_input[104]                                                 |la_input[104]                                                 
la_input[105]                                                 |la_input[105]                                                 
la_input[106]                                                 |la_input[106]                                                 
la_input[107]                                                 |la_input[107]                                                 
la_input[108]                                                 |la_input[108]                                                 
la_input[109]                                                 |la_input[109]                                                 
la_input[10]                                                  |la_input[10]                                                  
la_input[110]                                                 |la_input[110]                                                 
la_input[111]                                                 |la_input[111]                                                 
la_input[112]                                                 |la_input[112]                                                 
la_input[113]                                                 |la_input[113]                                                 
la_input[114]                                                 |la_input[114]                                                 
la_input[115]                                                 |la_input[115]                                                 
la_input[116]                                                 |la_input[116]                                                 
la_input[117]                                                 |la_input[117]                                                 
la_input[118]                                                 |la_input[118]                                                 
la_input[119]                                                 |la_input[119]                                                 
la_input[11]                                                  |la_input[11]                                                  
la_input[120]                                                 |la_input[120]                                                 
la_input[121]                                                 |la_input[121]                                                 
la_input[122]                                                 |la_input[122]                                                 
la_input[123]                                                 |la_input[123]                                                 
la_input[124]                                                 |la_input[124]                                                 
la_input[125]                                                 |la_input[125]                                                 
la_input[126]                                                 |la_input[126]                                                 
la_input[127]                                                 |la_input[127]                                                 
la_input[12]                                                  |la_input[12]                                                  
la_input[13]                                                  |la_input[13]                                                  
la_input[14]                                                  |la_input[14]                                                  
la_input[15]                                                  |la_input[15]                                                  
la_input[16]                                                  |la_input[16]                                                  
la_input[17]                                                  |la_input[17]                                                  
la_input[18]                                                  |la_input[18]                                                  
la_input[19]                                                  |la_input[19]                                                  
la_input[1]                                                   |la_input[1]                                                   
la_input[20]                                                  |la_input[20]                                                  
la_input[21]                                                  |la_input[21]                                                  
la_input[22]                                                  |la_input[22]                                                  
la_input[23]                                                  |la_input[23]                                                  
la_input[24]                                                  |la_input[24]                                                  
la_input[25]                                                  |la_input[25]                                                  
la_input[26]                                                  |la_input[26]                                                  
la_input[27]                                                  |la_input[27]                                                  
la_input[28]                                                  |la_input[28]                                                  
la_input[29]                                                  |la_input[29]                                                  
la_input[2]                                                   |la_input[2]                                                   
la_input[30]                                                  |la_input[30]                                                  
la_input[31]                                                  |la_input[31]                                                  
la_input[32]                                                  |la_input[32]                                                  
la_input[33]                                                  |la_input[33]                                                  
la_input[34]                                                  |la_input[34]                                                  
la_input[35]                                                  |la_input[35]                                                  
la_input[36]                                                  |la_input[36]                                                  
la_input[37]                                                  |la_input[37]                                                  
la_input[38]                                                  |la_input[38]                                                  
la_input[39]                                                  |la_input[39]                                                  
la_input[3]                                                   |la_input[3]                                                   
la_input[40]                                                  |la_input[40]                                                  
la_input[41]                                                  |la_input[41]                                                  
la_input[42]                                                  |la_input[42]                                                  
la_input[43]                                                  |la_input[43]                                                  
la_input[44]                                                  |la_input[44]                                                  
la_input[45]                                                  |la_input[45]                                                  
la_input[46]                                                  |la_input[46]                                                  
la_input[47]                                                  |la_input[47]                                                  
la_input[48]                                                  |la_input[48]                                                  
la_input[49]                                                  |la_input[49]                                                  
la_input[4]                                                   |la_input[4]                                                   
la_input[50]                                                  |la_input[50]                                                  
la_input[51]                                                  |la_input[51]                                                  
la_input[52]                                                  |la_input[52]                                                  
la_input[53]                                                  |la_input[53]                                                  
la_input[54]                                                  |la_input[54]                                                  
la_input[55]                                                  |la_input[55]                                                  
la_input[56]                                                  |la_input[56]                                                  
la_input[57]                                                  |la_input[57]                                                  
la_input[58]                                                  |la_input[58]                                                  
la_input[59]                                                  |la_input[59]                                                  
la_input[5]                                                   |la_input[5]                                                   
la_input[60]                                                  |la_input[60]                                                  
la_input[61]                                                  |la_input[61]                                                  
la_input[62]                                                  |la_input[62]                                                  
la_input[63]                                                  |la_input[63]                                                  
la_input[64]                                                  |la_input[64]                                                  
la_input[65]                                                  |la_input[65]                                                  
la_input[66]                                                  |la_input[66]                                                  
la_input[67]                                                  |la_input[67]                                                  
la_input[68]                                                  |la_input[68]                                                  
la_input[69]                                                  |la_input[69]                                                  
la_input[6]                                                   |la_input[6]                                                   
la_input[70]                                                  |la_input[70]                                                  
la_input[71]                                                  |la_input[71]                                                  
la_input[72]                                                  |la_input[72]                                                  
la_input[73]                                                  |la_input[73]                                                  
la_input[74]                                                  |la_input[74]                                                  
la_input[75]                                                  |la_input[75]                                                  
la_input[76]                                                  |la_input[76]                                                  
la_input[77]                                                  |la_input[77]                                                  
la_input[78]                                                  |la_input[78]                                                  
la_input[79]                                                  |la_input[79]                                                  
la_input[7]                                                   |la_input[7]                                                   
la_input[80]                                                  |la_input[80]                                                  
la_input[81]                                                  |la_input[81]                                                  
la_input[82]                                                  |la_input[82]                                                  
la_input[83]                                                  |la_input[83]                                                  
la_input[84]                                                  |la_input[84]                                                  
la_input[85]                                                  |la_input[85]                                                  
la_input[86]                                                  |la_input[86]                                                  
la_input[87]                                                  |la_input[87]                                                  
la_input[88]                                                  |la_input[88]                                                  
la_input[89]                                                  |la_input[89]                                                  
la_input[8]                                                   |la_input[8]                                                   
la_input[90]                                                  |la_input[90]                                                  
la_input[91]                                                  |la_input[91]                                                  
la_input[92]                                                  |la_input[92]                                                  
la_input[93]                                                  |la_input[93]                                                  
la_input[94]                                                  |la_input[94]                                                  
la_input[95]                                                  |la_input[95]                                                  
la_input[96]                                                  |la_input[96]                                                  
la_input[97]                                                  |la_input[97]                                                  
la_input[98]                                                  |la_input[98]                                                  
la_input[99]                                                  |la_input[99]                                                  
la_input[9]                                                   |la_input[9]                                                   
la_oenb[0]                                                    |la_oenb[0]                                                    
la_oenb[100]                                                  |la_oenb[100]                                                  
la_oenb[101]                                                  |la_oenb[101]                                                  
la_oenb[102]                                                  |la_oenb[102]                                                  
la_oenb[103]                                                  |la_oenb[103]                                                  
la_oenb[104]                                                  |la_oenb[104]                                                  
la_oenb[105]                                                  |la_oenb[105]                                                  
la_oenb[106]                                                  |la_oenb[106]                                                  
la_oenb[107]                                                  |la_oenb[107]                                                  
la_oenb[108]                                                  |la_oenb[108]                                                  
la_oenb[109]                                                  |la_oenb[109]                                                  
la_oenb[10]                                                   |la_oenb[10]                                                   
la_oenb[110]                                                  |la_oenb[110]                                                  
la_oenb[111]                                                  |la_oenb[111]                                                  
la_oenb[112]                                                  |la_oenb[112]                                                  
la_oenb[113]                                                  |la_oenb[113]                                                  
la_oenb[114]                                                  |la_oenb[114]                                                  
la_oenb[115]                                                  |la_oenb[115]                                                  
la_oenb[116]                                                  |la_oenb[116]                                                  
la_oenb[117]                                                  |la_oenb[117]                                                  
la_oenb[118]                                                  |la_oenb[118]                                                  
la_oenb[119]                                                  |la_oenb[119]                                                  
la_oenb[11]                                                   |la_oenb[11]                                                   
la_oenb[120]                                                  |la_oenb[120]                                                  
la_oenb[121]                                                  |la_oenb[121]                                                  
la_oenb[122]                                                  |la_oenb[122]                                                  
la_oenb[123]                                                  |la_oenb[123]                                                  
la_oenb[124]                                                  |la_oenb[124]                                                  
la_oenb[125]                                                  |la_oenb[125]                                                  
la_oenb[126]                                                  |la_oenb[126]                                                  
la_oenb[127]                                                  |la_oenb[127]                                                  
la_oenb[12]                                                   |la_oenb[12]                                                   
la_oenb[13]                                                   |la_oenb[13]                                                   
la_oenb[14]                                                   |la_oenb[14]                                                   
la_oenb[15]                                                   |la_oenb[15]                                                   
la_oenb[16]                                                   |la_oenb[16]                                                   
la_oenb[17]                                                   |la_oenb[17]                                                   
la_oenb[18]                                                   |la_oenb[18]                                                   
la_oenb[19]                                                   |la_oenb[19]                                                   
la_oenb[1]                                                    |la_oenb[1]                                                    
la_oenb[20]                                                   |la_oenb[20]                                                   
la_oenb[21]                                                   |la_oenb[21]                                                   
la_oenb[22]                                                   |la_oenb[22]                                                   
la_oenb[23]                                                   |la_oenb[23]                                                   
la_oenb[24]                                                   |la_oenb[24]                                                   
la_oenb[25]                                                   |la_oenb[25]                                                   
la_oenb[26]                                                   |la_oenb[26]                                                   
la_oenb[27]                                                   |la_oenb[27]                                                   
la_oenb[28]                                                   |la_oenb[28]                                                   
la_oenb[29]                                                   |la_oenb[29]                                                   
la_oenb[2]                                                    |la_oenb[2]                                                    
la_oenb[30]                                                   |la_oenb[30]                                                   
la_oenb[31]                                                   |la_oenb[31]                                                   
la_oenb[32]                                                   |la_oenb[32]                                                   
la_oenb[33]                                                   |la_oenb[33]                                                   
la_oenb[34]                                                   |la_oenb[34]                                                   
la_oenb[35]                                                   |la_oenb[35]                                                   
la_oenb[36]                                                   |la_oenb[36]                                                   
la_oenb[37]                                                   |la_oenb[37]                                                   
la_oenb[38]                                                   |la_oenb[38]                                                   
la_oenb[39]                                                   |la_oenb[39]                                                   
la_oenb[3]                                                    |la_oenb[3]                                                    
la_oenb[40]                                                   |la_oenb[40]                                                   
la_oenb[41]                                                   |la_oenb[41]                                                   
la_oenb[42]                                                   |la_oenb[42]                                                   
la_oenb[43]                                                   |la_oenb[43]                                                   
la_oenb[44]                                                   |la_oenb[44]                                                   
la_oenb[45]                                                   |la_oenb[45]                                                   
la_oenb[46]                                                   |la_oenb[46]                                                   
la_oenb[47]                                                   |la_oenb[47]                                                   
la_oenb[48]                                                   |la_oenb[48]                                                   
la_oenb[49]                                                   |la_oenb[49]                                                   
la_oenb[4]                                                    |la_oenb[4]                                                    
la_oenb[50]                                                   |la_oenb[50]                                                   
la_oenb[51]                                                   |la_oenb[51]                                                   
la_oenb[52]                                                   |la_oenb[52]                                                   
la_oenb[53]                                                   |la_oenb[53]                                                   
la_oenb[54]                                                   |la_oenb[54]                                                   
la_oenb[55]                                                   |la_oenb[55]                                                   
la_oenb[56]                                                   |la_oenb[56]                                                   
la_oenb[57]                                                   |la_oenb[57]                                                   
la_oenb[58]                                                   |la_oenb[58]                                                   
la_oenb[59]                                                   |la_oenb[59]                                                   
la_oenb[5]                                                    |la_oenb[5]                                                    
la_oenb[60]                                                   |la_oenb[60]                                                   
la_oenb[61]                                                   |la_oenb[61]                                                   
la_oenb[62]                                                   |la_oenb[62]                                                   
la_oenb[63]                                                   |la_oenb[63]                                                   
la_oenb[64]                                                   |la_oenb[64]                                                   
la_oenb[65]                                                   |la_oenb[65]                                                   
la_oenb[66]                                                   |la_oenb[66]                                                   
la_oenb[67]                                                   |la_oenb[67]                                                   
la_oenb[68]                                                   |la_oenb[68]                                                   
la_oenb[69]                                                   |la_oenb[69]                                                   
la_oenb[6]                                                    |la_oenb[6]                                                    
la_oenb[70]                                                   |la_oenb[70]                                                   
la_oenb[71]                                                   |la_oenb[71]                                                   
la_oenb[72]                                                   |la_oenb[72]                                                   
la_oenb[73]                                                   |la_oenb[73]                                                   
la_oenb[74]                                                   |la_oenb[74]                                                   
la_oenb[75]                                                   |la_oenb[75]                                                   
la_oenb[76]                                                   |la_oenb[76]                                                   
la_oenb[77]                                                   |la_oenb[77]                                                   
la_oenb[78]                                                   |la_oenb[78]                                                   
la_oenb[79]                                                   |la_oenb[79]                                                   
la_oenb[7]                                                    |la_oenb[7]                                                    
la_oenb[80]                                                   |la_oenb[80]                                                   
la_oenb[81]                                                   |la_oenb[81]                                                   
la_oenb[82]                                                   |la_oenb[82]                                                   
la_oenb[83]                                                   |la_oenb[83]                                                   
la_oenb[84]                                                   |la_oenb[84]                                                   
la_oenb[85]                                                   |la_oenb[85]                                                   
la_oenb[86]                                                   |la_oenb[86]                                                   
la_oenb[87]                                                   |la_oenb[87]                                                   
la_oenb[88]                                                   |la_oenb[88]                                                   
la_oenb[89]                                                   |la_oenb[89]                                                   
la_oenb[8]                                                    |la_oenb[8]                                                    
la_oenb[90]                                                   |la_oenb[90]                                                   
la_oenb[91]                                                   |la_oenb[91]                                                   
la_oenb[92]                                                   |la_oenb[92]                                                   
la_oenb[93]                                                   |la_oenb[93]                                                   
la_oenb[94]                                                   |la_oenb[94]                                                   
la_oenb[95]                                                   |la_oenb[95]                                                   
la_oenb[96]                                                   |la_oenb[96]                                                   
la_oenb[97]                                                   |la_oenb[97]                                                   
la_oenb[98]                                                   |la_oenb[98]                                                   
la_oenb[99]                                                   |la_oenb[99]                                                   
la_oenb[9]                                                    |la_oenb[9]                                                    
la_output[0]                                                  |la_output[0]                                                  
la_output[100]                                                |la_output[100]                                                
la_output[101]                                                |la_output[101]                                                
la_output[102]                                                |la_output[102]                                                
la_output[103]                                                |la_output[103]                                                
la_output[104]                                                |la_output[104]                                                
la_output[105]                                                |la_output[105]                                                
la_output[106]                                                |la_output[106]                                                
la_output[107]                                                |la_output[107]                                                
la_output[108]                                                |la_output[108]                                                
la_output[109]                                                |la_output[109]                                                
la_output[10]                                                 |la_output[10]                                                 
la_output[110]                                                |la_output[110]                                                
la_output[111]                                                |la_output[111]                                                
la_output[112]                                                |la_output[112]                                                
la_output[113]                                                |la_output[113]                                                
la_output[114]                                                |la_output[114]                                                
la_output[115]                                                |la_output[115]                                                
la_output[116]                                                |la_output[116]                                                
la_output[117]                                                |la_output[117]                                                
la_output[118]                                                |la_output[118]                                                
la_output[119]                                                |la_output[119]                                                
la_output[11]                                                 |la_output[11]                                                 
la_output[120]                                                |la_output[120]                                                
la_output[121]                                                |la_output[121]                                                
la_output[122]                                                |la_output[122]                                                
la_output[123]                                                |la_output[123]                                                
la_output[124]                                                |la_output[124]                                                
la_output[125]                                                |la_output[125]                                                
la_output[126]                                                |la_output[126]                                                
la_output[127]                                                |la_output[127]                                                
la_output[12]                                                 |la_output[12]                                                 
la_output[13]                                                 |la_output[13]                                                 
la_output[14]                                                 |la_output[14]                                                 
la_output[15]                                                 |la_output[15]                                                 
la_output[16]                                                 |la_output[16]                                                 
la_output[17]                                                 |la_output[17]                                                 
la_output[18]                                                 |la_output[18]                                                 
la_output[19]                                                 |la_output[19]                                                 
la_output[1]                                                  |la_output[1]                                                  
la_output[20]                                                 |la_output[20]                                                 
la_output[21]                                                 |la_output[21]                                                 
la_output[22]                                                 |la_output[22]                                                 
la_output[23]                                                 |la_output[23]                                                 
la_output[24]                                                 |la_output[24]                                                 
la_output[25]                                                 |la_output[25]                                                 
la_output[26]                                                 |la_output[26]                                                 
la_output[27]                                                 |la_output[27]                                                 
la_output[28]                                                 |la_output[28]                                                 
la_output[29]                                                 |la_output[29]                                                 
la_output[2]                                                  |la_output[2]                                                  
la_output[30]                                                 |la_output[30]                                                 
la_output[31]                                                 |la_output[31]                                                 
la_output[32]                                                 |la_output[32]                                                 
la_output[33]                                                 |la_output[33]                                                 
la_output[34]                                                 |la_output[34]                                                 
la_output[35]                                                 |la_output[35]                                                 
la_output[36]                                                 |la_output[36]                                                 
la_output[37]                                                 |la_output[37]                                                 
la_output[38]                                                 |la_output[38]                                                 
la_output[39]                                                 |la_output[39]                                                 
la_output[3]                                                  |la_output[3]                                                  
la_output[40]                                                 |la_output[40]                                                 
la_output[41]                                                 |la_output[41]                                                 
la_output[42]                                                 |la_output[42]                                                 
la_output[43]                                                 |la_output[43]                                                 
la_output[44]                                                 |la_output[44]                                                 
la_output[45]                                                 |la_output[45]                                                 
la_output[46]                                                 |la_output[46]                                                 
la_output[47]                                                 |la_output[47]                                                 
la_output[48]                                                 |la_output[48]                                                 
la_output[49]                                                 |la_output[49]                                                 
la_output[4]                                                  |la_output[4]                                                  
la_output[50]                                                 |la_output[50]                                                 
la_output[51]                                                 |la_output[51]                                                 
la_output[52]                                                 |la_output[52]                                                 
la_output[53]                                                 |la_output[53]                                                 
la_output[54]                                                 |la_output[54]                                                 
la_output[55]                                                 |la_output[55]                                                 
la_output[56]                                                 |la_output[56]                                                 
la_output[57]                                                 |la_output[57]                                                 
la_output[58]                                                 |la_output[58]                                                 
la_output[59]                                                 |la_output[59]                                                 
la_output[5]                                                  |la_output[5]                                                  
la_output[60]                                                 |la_output[60]                                                 
la_output[61]                                                 |la_output[61]                                                 
la_output[62]                                                 |la_output[62]                                                 
la_output[63]                                                 |la_output[63]                                                 
la_output[64]                                                 |la_output[64]                                                 
la_output[65]                                                 |la_output[65]                                                 
la_output[66]                                                 |la_output[66]                                                 
la_output[67]                                                 |la_output[67]                                                 
la_output[68]                                                 |la_output[68]                                                 
la_output[69]                                                 |la_output[69]                                                 
la_output[6]                                                  |la_output[6]                                                  
la_output[70]                                                 |la_output[70]                                                 
la_output[71]                                                 |la_output[71]                                                 
la_output[72]                                                 |la_output[72]                                                 
la_output[73]                                                 |la_output[73]                                                 
la_output[74]                                                 |la_output[74]                                                 
la_output[75]                                                 |la_output[75]                                                 
la_output[76]                                                 |la_output[76]                                                 
la_output[77]                                                 |la_output[77]                                                 
la_output[78]                                                 |la_output[78]                                                 
la_output[79]                                                 |la_output[79]                                                 
la_output[7]                                                  |la_output[7]                                                  
la_output[80]                                                 |la_output[80]                                                 
la_output[81]                                                 |la_output[81]                                                 
la_output[82]                                                 |la_output[82]                                                 
la_output[83]                                                 |la_output[83]                                                 
la_output[84]                                                 |la_output[84]                                                 
la_output[85]                                                 |la_output[85]                                                 
la_output[86]                                                 |la_output[86]                                                 
la_output[87]                                                 |la_output[87]                                                 
la_output[88]                                                 |la_output[88]                                                 
la_output[89]                                                 |la_output[89]                                                 
la_output[8]                                                  |la_output[8]                                                  
la_output[90]                                                 |la_output[90]                                                 
la_output[91]                                                 |la_output[91]                                                 
la_output[92]                                                 |la_output[92]                                                 
la_output[93]                                                 |la_output[93]                                                 
la_output[94]                                                 |la_output[94]                                                 
la_output[95]                                                 |la_output[95]                                                 
la_output[96]                                                 |la_output[96]                                                 
la_output[97]                                                 |la_output[97]                                                 
la_output[98]                                                 |la_output[98]                                                 
la_output[99]                                                 |la_output[99]                                                 
la_output[9]                                                  |la_output[9]                                                  
mprj_ack_i                                                    |mprj_ack_i                                                    
mprj_adr_o[0]                                                 |mprj_adr_o[0]                                                 
mprj_adr_o[10]                                                |mprj_adr_o[10]                                                
mprj_adr_o[11]                                                |mprj_adr_o[11]                                                
mprj_adr_o[12]                                                |mprj_adr_o[12]                                                
mprj_adr_o[13]                                                |mprj_adr_o[13]                                                
mprj_adr_o[14]                                                |mprj_adr_o[14]                                                
mprj_adr_o[15]                                                |mprj_adr_o[15]                                                
mprj_adr_o[16]                                                |mprj_adr_o[16]                                                
mprj_adr_o[17]                                                |mprj_adr_o[17]                                                
mprj_adr_o[18]                                                |mprj_adr_o[18]                                                
mprj_adr_o[19]                                                |mprj_adr_o[19]                                                
mprj_adr_o[1]                                                 |mprj_adr_o[1]                                                 
mprj_adr_o[20]                                                |mprj_adr_o[20]                                                
mprj_adr_o[21]                                                |mprj_adr_o[21]                                                
mprj_adr_o[22]                                                |mprj_adr_o[22]                                                
mprj_adr_o[23]                                                |mprj_adr_o[23]                                                
mprj_adr_o[24]                                                |mprj_adr_o[24]                                                
mprj_adr_o[25]                                                |mprj_adr_o[25]                                                
mprj_adr_o[26]                                                |mprj_adr_o[26]                                                
mprj_adr_o[27]                                                |mprj_adr_o[27]                                                
mprj_adr_o[28]                                                |mprj_adr_o[28]                                                
mprj_adr_o[29]                                                |mprj_adr_o[29]                                                
mprj_adr_o[2]                                                 |mprj_adr_o[2]                                                 
mprj_adr_o[30]                                                |mprj_adr_o[30]                                                
mprj_adr_o[31]                                                |mprj_adr_o[31]                                                
mprj_adr_o[3]                                                 |mprj_adr_o[3]                                                 
mprj_adr_o[4]                                                 |mprj_adr_o[4]                                                 
mprj_adr_o[5]                                                 |mprj_adr_o[5]                                                 
mprj_adr_o[6]                                                 |mprj_adr_o[6]                                                 
mprj_adr_o[7]                                                 |mprj_adr_o[7]                                                 
mprj_adr_o[8]                                                 |mprj_adr_o[8]                                                 
mprj_adr_o[9]                                                 |mprj_adr_o[9]                                                 
mprj_cyc_o                                                    |mprj_cyc_o                                                    
mprj_dat_i[0]                                                 |mprj_dat_i[0]                                                 
mprj_dat_i[10]                                                |mprj_dat_i[10]                                                
mprj_dat_i[11]                                                |mprj_dat_i[11]                                                
mprj_dat_i[12]                                                |mprj_dat_i[12]                                                
mprj_dat_i[13]                                                |mprj_dat_i[13]                                                
mprj_dat_i[14]                                                |mprj_dat_i[14]                                                
mprj_dat_i[15]                                                |mprj_dat_i[15]                                                
mprj_dat_i[16]                                                |mprj_dat_i[16]                                                
mprj_dat_i[17]                                                |mprj_dat_i[17]                                                
mprj_dat_i[18]                                                |mprj_dat_i[18]                                                
mprj_dat_i[19]                                                |mprj_dat_i[19]                                                
mprj_dat_i[1]                                                 |mprj_dat_i[1]                                                 
mprj_dat_i[20]                                                |mprj_dat_i[20]                                                
mprj_dat_i[21]                                                |mprj_dat_i[21]                                                
mprj_dat_i[22]                                                |mprj_dat_i[22]                                                
mprj_dat_i[23]                                                |mprj_dat_i[23]                                                
mprj_dat_i[24]                                                |mprj_dat_i[24]                                                
mprj_dat_i[25]                                                |mprj_dat_i[25]                                                
mprj_dat_i[26]                                                |mprj_dat_i[26]                                                
mprj_dat_i[27]                                                |mprj_dat_i[27]                                                
mprj_dat_i[28]                                                |mprj_dat_i[28]                                                
mprj_dat_i[29]                                                |mprj_dat_i[29]                                                
mprj_dat_i[2]                                                 |mprj_dat_i[2]                                                 
mprj_dat_i[30]                                                |mprj_dat_i[30]                                                
mprj_dat_i[31]                                                |mprj_dat_i[31]                                                
mprj_dat_i[3]                                                 |mprj_dat_i[3]                                                 
mprj_dat_i[4]                                                 |mprj_dat_i[4]                                                 
mprj_dat_i[5]                                                 |mprj_dat_i[5]                                                 
mprj_dat_i[6]                                                 |mprj_dat_i[6]                                                 
mprj_dat_i[7]                                                 |mprj_dat_i[7]                                                 
mprj_dat_i[8]                                                 |mprj_dat_i[8]                                                 
mprj_dat_i[9]                                                 |mprj_dat_i[9]                                                 
mprj_dat_o[0]                                                 |mprj_dat_o[0]                                                 
mprj_dat_o[10]                                                |mprj_dat_o[10]                                                
mprj_dat_o[11]                                                |mprj_dat_o[11]                                                
mprj_dat_o[12]                                                |mprj_dat_o[12]                                                
mprj_dat_o[13]                                                |mprj_dat_o[13]                                                
mprj_dat_o[14]                                                |mprj_dat_o[14]                                                
mprj_dat_o[15]                                                |mprj_dat_o[15]                                                
mprj_dat_o[16]                                                |mprj_dat_o[16]                                                
mprj_dat_o[17]                                                |mprj_dat_o[17]                                                
mprj_dat_o[18]                                                |mprj_dat_o[18]                                                
mprj_dat_o[19]                                                |mprj_dat_o[19]                                                
mprj_dat_o[1]                                                 |mprj_dat_o[1]                                                 
mprj_dat_o[20]                                                |mprj_dat_o[20]                                                
mprj_dat_o[21]                                                |mprj_dat_o[21]                                                
mprj_dat_o[22]                                                |mprj_dat_o[22]                                                
mprj_dat_o[23]                                                |mprj_dat_o[23]                                                
mprj_dat_o[24]                                                |mprj_dat_o[24]                                                
mprj_dat_o[25]                                                |mprj_dat_o[25]                                                
mprj_dat_o[26]                                                |mprj_dat_o[26]                                                
mprj_dat_o[27]                                                |mprj_dat_o[27]                                                
mprj_dat_o[28]                                                |mprj_dat_o[28]                                                
mprj_dat_o[29]                                                |mprj_dat_o[29]                                                
mprj_dat_o[2]                                                 |mprj_dat_o[2]                                                 
mprj_dat_o[30]                                                |mprj_dat_o[30]                                                
mprj_dat_o[31]                                                |mprj_dat_o[31]                                                
mprj_dat_o[3]                                                 |mprj_dat_o[3]                                                 
mprj_dat_o[4]                                                 |mprj_dat_o[4]                                                 
mprj_dat_o[5]                                                 |mprj_dat_o[5]                                                 
mprj_dat_o[6]                                                 |mprj_dat_o[6]                                                 
mprj_dat_o[7]                                                 |mprj_dat_o[7]                                                 
mprj_dat_o[8]                                                 |mprj_dat_o[8]                                                 
mprj_dat_o[9]                                                 |mprj_dat_o[9]                                                 
mprj_sel_o[0]                                                 |mprj_sel_o[0]                                                 
mprj_sel_o[1]                                                 |mprj_sel_o[1]                                                 
mprj_sel_o[2]                                                 |mprj_sel_o[2]                                                 
mprj_sel_o[3]                                                 |mprj_sel_o[3]                                                 
mprj_stb_o                                                    |mprj_stb_o                                                    
mprj_wb_iena                                                  |mprj_wb_iena                                                  
mprj_we_o                                                     |mprj_we_o                                                     
qspi_enabled                                                  |qspi_enabled                                                  
ser_rx                                                        |ser_rx                                                        
ser_tx                                                        |ser_tx                                                        
spi_csb                                                       |spi_csb                                                       
spi_enabled                                                   |spi_enabled                                                   
spi_sck                                                       |spi_sck                                                       
spi_sdi                                                       |spi_sdi                                                       
spi_sdo                                                       |spi_sdo                                                       
spi_sdoenb                                                    |spi_sdoenb                                                    
sram_ro_addr[0]                                               |sram_ro_addr[0]                                               
sram_ro_addr[1]                                               |sram_ro_addr[1]                                               
sram_ro_addr[2]                                               |sram_ro_addr[2]                                               
sram_ro_addr[3]                                               |sram_ro_addr[3]                                               
sram_ro_addr[4]                                               |sram_ro_addr[4]                                               
sram_ro_addr[5]                                               |sram_ro_addr[5]                                               
sram_ro_addr[6]                                               |sram_ro_addr[6]                                               
sram_ro_addr[7]                                               |sram_ro_addr[7]                                               
sram_ro_clk                                                   |sram_ro_clk                                                   
sram_ro_csb                                                   |sram_ro_csb                                                   
sram_ro_data[0]                                               |sram_ro_data[0]                                               
sram_ro_data[10]                                              |sram_ro_data[10]                                              
sram_ro_data[11]                                              |sram_ro_data[11]                                              
sram_ro_data[12]                                              |sram_ro_data[12]                                              
sram_ro_data[13]                                              |sram_ro_data[13]                                              
sram_ro_data[14]                                              |sram_ro_data[14]                                              
sram_ro_data[15]                                              |sram_ro_data[15]                                              
sram_ro_data[16]                                              |sram_ro_data[16]                                              
sram_ro_data[17]                                              |sram_ro_data[17]                                              
sram_ro_data[18]                                              |sram_ro_data[18]                                              
sram_ro_data[19]                                              |sram_ro_data[19]                                              
sram_ro_data[1]                                               |sram_ro_data[1]                                               
sram_ro_data[20]                                              |sram_ro_data[20]                                              
sram_ro_data[21]                                              |sram_ro_data[21]                                              
sram_ro_data[22]                                              |sram_ro_data[22]                                              
sram_ro_data[23]                                              |sram_ro_data[23]                                              
sram_ro_data[24]                                              |sram_ro_data[24]                                              
sram_ro_data[25]                                              |sram_ro_data[25]                                              
sram_ro_data[26]                                              |sram_ro_data[26]                                              
sram_ro_data[27]                                              |sram_ro_data[27]                                              
sram_ro_data[28]                                              |sram_ro_data[28]                                              
sram_ro_data[29]                                              |sram_ro_data[29]                                              
sram_ro_data[2]                                               |sram_ro_data[2]                                               
sram_ro_data[30]                                              |sram_ro_data[30]                                              
sram_ro_data[31]                                              |sram_ro_data[31]                                              
sram_ro_data[3]                                               |sram_ro_data[3]                                               
sram_ro_data[4]                                               |sram_ro_data[4]                                               
sram_ro_data[5]                                               |sram_ro_data[5]                                               
sram_ro_data[6]                                               |sram_ro_data[6]                                               
sram_ro_data[7]                                               |sram_ro_data[7]                                               
sram_ro_data[8]                                               |sram_ro_data[8]                                               
sram_ro_data[9]                                               |sram_ro_data[9]                                               
trap                                                          |trap                                                          
uart_enabled                                                  |uart_enabled                                                  
user_irq_ena[0]                                               |user_irq_ena[0]                                               
user_irq_ena[1]                                               |user_irq_ena[1]                                               
user_irq_ena[2]                                               |user_irq_ena[2]                                               
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mgmt_core_wrapper and mgmt_core_wrapper are equivalent.

Cell simple_por disconnected node: vdd1v8
Cell simple_por disconnected node: vdd3v3
Cell simple_por disconnected node: vss3v3
Cell simple_por disconnected node: porb_h
Cell simple_por disconnected node: por_l
Cell simple_por disconnected node: porb_l
Cell simple_por disconnected node: vss1v8
Warning: Equate pins:  cell simple_por has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: simple_por                                         |Circuit 2: simple_por                                         
--------------------------------------------------------------|--------------------------------------------------------------
vdd1v8                                                        |vdd1v8                                                        
vdd3v3                                                        |vdd3v3                                                        
vss3v3                                                        |vss3v3                                                        
porb_h                                                        |porb_h                                                        
por_l                                                         |por_l                                                         
porb_l                                                        |porb_l                                                        
vss1v8                                                        |vss1v8                                                        
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_por and simple_por are equivalent.
Class caravel_clocking:  Merged 525 devices.
Warning: Equate pins:  cell caravel_clocking has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: caravel_clocking                                   |Circuit 2: caravel_clocking                                   
--------------------------------------------------------------|--------------------------------------------------------------
core_clk                                                      |core_clk                                                      
ext_clk                                                       |ext_clk                                                       
ext_clk_sel                                                   |ext_clk_sel                                                   
ext_reset                                                     |ext_reset                                                     
pll_clk                                                       |pll_clk                                                       
pll_clk90                                                     |pll_clk90                                                     
resetb                                                        |resetb                                                        
resetb_sync                                                   |resetb_sync                                                   
sel2[0]                                                       |sel2[0]                                                       
sel2[1]                                                       |sel2[1]                                                       
sel2[2]                                                       |sel2[2]                                                       
sel[0]                                                        |sel[0]                                                        
sel[1]                                                        |sel[1]                                                        
sel[2]                                                        |sel[2]                                                        
user_clk                                                      |user_clk                                                      
VPWR                                                          |VPWR                                                          
VGND                                                          |VGND                                                          
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes caravel_clocking and caravel_clocking are equivalent.
Class gpio_defaults_block_1803:  Merged 11 devices.
Warning: Equate pins:  cell gpio_defaults_block_1803 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_defaults_block_1803                           |Circuit 2: gpio_defaults_block_1803                           
--------------------------------------------------------------|--------------------------------------------------------------
VGND                                                          |VGND                                                          
VPWR                                                          |VPWR                                                          
gpio_defaults[0]                                              |gpio_defaults[0]                                              
gpio_defaults[10]                                             |gpio_defaults[10]                                             
gpio_defaults[11]                                             |gpio_defaults[11]                                             
gpio_defaults[12]                                             |gpio_defaults[12]                                             
gpio_defaults[1]                                              |gpio_defaults[1]                                              
gpio_defaults[2]                                              |gpio_defaults[2]                                              
gpio_defaults[3]                                              |gpio_defaults[3]                                              
gpio_defaults[4]                                              |gpio_defaults[4]                                              
gpio_defaults[5]                                              |gpio_defaults[5]                                              
gpio_defaults[6]                                              |gpio_defaults[6]                                              
gpio_defaults[7]                                              |gpio_defaults[7]                                              
gpio_defaults[8]                                              |gpio_defaults[8]                                              
gpio_defaults[9]                                              |gpio_defaults[9]                                              
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_defaults_block_1803 and gpio_defaults_block_1803 are equivalent.
Class user_id_programming:  Merged 31 devices.
Warning: Equate pins:  cell user_id_programming has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: user_id_programming                                |Circuit 2: user_id_programming                                
--------------------------------------------------------------|--------------------------------------------------------------
mask_rev[0]                                                   |mask_rev[0]                                                   
mask_rev[10]                                                  |mask_rev[10]                                                  
mask_rev[11]                                                  |mask_rev[11]                                                  
mask_rev[12]                                                  |mask_rev[12]                                                  
mask_rev[13]                                                  |mask_rev[13]                                                  
mask_rev[14]                                                  |mask_rev[14]                                                  
mask_rev[15]                                                  |mask_rev[15]                                                  
mask_rev[16]                                                  |mask_rev[16]                                                  
mask_rev[17]                                                  |mask_rev[17]                                                  
mask_rev[18]                                                  |mask_rev[18]                                                  
mask_rev[19]                                                  |mask_rev[19]                                                  
mask_rev[1]                                                   |mask_rev[1]                                                   
mask_rev[20]                                                  |mask_rev[20]                                                  
mask_rev[21]                                                  |mask_rev[21]                                                  
mask_rev[22]                                                  |mask_rev[22]                                                  
mask_rev[23]                                                  |mask_rev[23]                                                  
mask_rev[24]                                                  |mask_rev[24]                                                  
mask_rev[25]                                                  |mask_rev[25]                                                  
mask_rev[26]                                                  |mask_rev[26]                                                  
mask_rev[27]                                                  |mask_rev[27]                                                  
mask_rev[28]                                                  |mask_rev[28]                                                  
mask_rev[29]                                                  |mask_rev[29]                                                  
mask_rev[2]                                                   |mask_rev[2]                                                   
mask_rev[30]                                                  |mask_rev[30]                                                  
mask_rev[31]                                                  |mask_rev[31]                                                  
mask_rev[3]                                                   |mask_rev[3]                                                   
mask_rev[4]                                                   |mask_rev[4]                                                   
mask_rev[5]                                                   |mask_rev[5]                                                   
mask_rev[6]                                                   |mask_rev[6]                                                   
mask_rev[7]                                                   |mask_rev[7]                                                   
mask_rev[8]                                                   |mask_rev[8]                                                   
mask_rev[9]                                                   |mask_rev[9]                                                   
VGND                                                          |VGND                                                          
VPWR                                                          |VPWR                                                          
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_id_programming and user_id_programming are equivalent.
Class gpio_defaults_block_0403:  Merged 11 devices.
Warning: Equate pins:  cell gpio_defaults_block_0403 has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_defaults_block_0403                           |Circuit 2: gpio_defaults_block_0403                           
--------------------------------------------------------------|--------------------------------------------------------------
VGND                                                          |VGND                                                          
VPWR                                                          |VPWR                                                          
gpio_defaults[0]                                              |gpio_defaults[0]                                              
gpio_defaults[10]                                             |gpio_defaults[10]                                             
gpio_defaults[11]                                             |gpio_defaults[11]                                             
gpio_defaults[12]                                             |gpio_defaults[12]                                             
gpio_defaults[1]                                              |gpio_defaults[1]                                              
gpio_defaults[2]                                              |gpio_defaults[2]                                              
gpio_defaults[3]                                              |gpio_defaults[3]                                              
gpio_defaults[4]                                              |gpio_defaults[4]                                              
gpio_defaults[5]                                              |gpio_defaults[5]                                              
gpio_defaults[6]                                              |gpio_defaults[6]                                              
gpio_defaults[7]                                              |gpio_defaults[7]                                              
gpio_defaults[8]                                              |gpio_defaults[8]                                              
gpio_defaults[9]                                              |gpio_defaults[9]                                              
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_defaults_block_0403 and gpio_defaults_block_0403 are equivalent.

Cell mgmt_protect disconnected node: caravel_clk
Cell mgmt_protect disconnected node: caravel_clk2
Cell mgmt_protect disconnected node: caravel_rstn
Cell mgmt_protect disconnected node: la_data_in_core[0]
Cell mgmt_protect disconnected node: la_data_in_core[100]
Cell mgmt_protect disconnected node: la_data_in_core[101]
Cell mgmt_protect disconnected node: la_data_in_core[102]
Cell mgmt_protect disconnected node: la_data_in_core[103]
Cell mgmt_protect disconnected node: la_data_in_core[104]
Cell mgmt_protect disconnected node: la_data_in_core[105]
Cell mgmt_protect disconnected node: la_data_in_core[106]
Cell mgmt_protect disconnected node: la_data_in_core[107]
Cell mgmt_protect disconnected node: la_data_in_core[108]
Cell mgmt_protect disconnected node: la_data_in_core[109]
Cell mgmt_protect disconnected node: la_data_in_core[10]
Cell mgmt_protect disconnected node: la_data_in_core[110]
Cell mgmt_protect disconnected node: la_data_in_core[111]
Cell mgmt_protect disconnected node: la_data_in_core[112]
Cell mgmt_protect disconnected node: la_data_in_core[113]
Cell mgmt_protect disconnected node: la_data_in_core[114]
Cell mgmt_protect disconnected node: la_data_in_core[115]
Cell mgmt_protect disconnected node: la_data_in_core[116]
Cell mgmt_protect disconnected node: la_data_in_core[117]
Cell mgmt_protect disconnected node: la_data_in_core[118]
Cell mgmt_protect disconnected node: la_data_in_core[119]
Cell mgmt_protect disconnected node: la_data_in_core[11]
Cell mgmt_protect disconnected node: la_data_in_core[120]
Cell mgmt_protect disconnected node: la_data_in_core[121]
Cell mgmt_protect disconnected node: la_data_in_core[122]
Cell mgmt_protect disconnected node: la_data_in_core[123]
Cell mgmt_protect disconnected node: la_data_in_core[124]
Cell mgmt_protect disconnected node: la_data_in_core[125]
Cell mgmt_protect disconnected node: la_data_in_core[126]
Cell mgmt_protect disconnected node: la_data_in_core[127]
Cell mgmt_protect disconnected node: la_data_in_core[12]
Cell mgmt_protect disconnected node: la_data_in_core[13]
Cell mgmt_protect disconnected node: la_data_in_core[14]
Cell mgmt_protect disconnected node: la_data_in_core[15]
Cell mgmt_protect disconnected node: la_data_in_core[16]
Cell mgmt_protect disconnected node: la_data_in_core[17]
Cell mgmt_protect disconnected node: la_data_in_core[18]
Cell mgmt_protect disconnected node: la_data_in_core[19]
Cell mgmt_protect disconnected node: la_data_in_core[1]
Cell mgmt_protect disconnected node: la_data_in_core[20]
Cell mgmt_protect disconnected node: la_data_in_core[21]
Cell mgmt_protect disconnected node: la_data_in_core[22]
Cell mgmt_protect disconnected node: la_data_in_core[23]
Cell mgmt_protect disconnected node: la_data_in_core[24]
Cell mgmt_protect disconnected node: la_data_in_core[25]
Cell mgmt_protect disconnected node: la_data_in_core[26]
Cell mgmt_protect disconnected node: la_data_in_core[27]
Cell mgmt_protect disconnected node: la_data_in_core[28]
Cell mgmt_protect disconnected node: la_data_in_core[29]
Cell mgmt_protect disconnected node: la_data_in_core[2]
Cell mgmt_protect disconnected node: la_data_in_core[30]
Cell mgmt_protect disconnected node: la_data_in_core[31]
Cell mgmt_protect disconnected node: la_data_in_core[32]
Cell mgmt_protect disconnected node: la_data_in_core[33]
Cell mgmt_protect disconnected node: la_data_in_core[34]
Cell mgmt_protect disconnected node: la_data_in_core[35]
Cell mgmt_protect disconnected node: la_data_in_core[36]
Cell mgmt_protect disconnected node: la_data_in_core[37]
Cell mgmt_protect disconnected node: la_data_in_core[38]
Cell mgmt_protect disconnected node: la_data_in_core[39]
Cell mgmt_protect disconnected node: la_data_in_core[3]
Cell mgmt_protect disconnected node: la_data_in_core[40]
Cell mgmt_protect disconnected node: la_data_in_core[41]
Cell mgmt_protect disconnected node: la_data_in_core[42]
Cell mgmt_protect disconnected node: la_data_in_core[43]
Cell mgmt_protect disconnected node: la_data_in_core[44]
Cell mgmt_protect disconnected node: la_data_in_core[45]
Cell mgmt_protect disconnected node: la_data_in_core[46]
Cell mgmt_protect disconnected node: la_data_in_core[47]
Cell mgmt_protect disconnected node: la_data_in_core[48]
Cell mgmt_protect disconnected node: la_data_in_core[49]
Cell mgmt_protect disconnected node: la_data_in_core[4]
Cell mgmt_protect disconnected node: la_data_in_core[50]
Cell mgmt_protect disconnected node: la_data_in_core[51]
Cell mgmt_protect disconnected node: la_data_in_core[52]
Cell mgmt_protect disconnected node: la_data_in_core[53]
Cell mgmt_protect disconnected node: la_data_in_core[54]
Cell mgmt_protect disconnected node: la_data_in_core[55]
Cell mgmt_protect disconnected node: la_data_in_core[56]
Cell mgmt_protect disconnected node: la_data_in_core[57]
Cell mgmt_protect disconnected node: la_data_in_core[58]
Cell mgmt_protect disconnected node: la_data_in_core[59]
Cell mgmt_protect disconnected node: la_data_in_core[5]
Cell mgmt_protect disconnected node: la_data_in_core[60]
Cell mgmt_protect disconnected node: la_data_in_core[61]
Cell mgmt_protect disconnected node: la_data_in_core[62]
Cell mgmt_protect disconnected node: la_data_in_core[63]
Cell mgmt_protect disconnected node: la_data_in_core[64]
Cell mgmt_protect disconnected node: la_data_in_core[65]
Cell mgmt_protect disconnected node: la_data_in_core[66]
Cell mgmt_protect disconnected node: la_data_in_core[67]
Cell mgmt_protect disconnected node: la_data_in_core[68]
Cell mgmt_protect disconnected node: la_data_in_core[69]
Cell mgmt_protect disconnected node: la_data_in_core[6]
Cell mgmt_protect disconnected node: la_data_in_core[70]
Cell mgmt_protect disconnected node: la_data_in_core[71]
Cell mgmt_protect disconnected node: la_data_in_core[72]
Cell mgmt_protect disconnected node: la_data_in_core[73]
Cell mgmt_protect disconnected node: la_data_in_core[74]
Cell mgmt_protect disconnected node: la_data_in_core[75]
Cell mgmt_protect disconnected node: la_data_in_core[76]
Cell mgmt_protect disconnected node: la_data_in_core[77]
Cell mgmt_protect disconnected node: la_data_in_core[78]
Cell mgmt_protect disconnected node: la_data_in_core[79]
Cell mgmt_protect disconnected node: la_data_in_core[7]
Cell mgmt_protect disconnected node: la_data_in_core[80]
Cell mgmt_protect disconnected node: la_data_in_core[81]
Cell mgmt_protect disconnected node: la_data_in_core[82]
Cell mgmt_protect disconnected node: la_data_in_core[83]
Cell mgmt_protect disconnected node: la_data_in_core[84]
Cell mgmt_protect disconnected node: la_data_in_core[85]
Cell mgmt_protect disconnected node: la_data_in_core[86]
Cell mgmt_protect disconnected node: la_data_in_core[87]
Cell mgmt_protect disconnected node: la_data_in_core[88]
Cell mgmt_protect disconnected node: la_data_in_core[89]
Cell mgmt_protect disconnected node: la_data_in_core[8]
Cell mgmt_protect disconnected node: la_data_in_core[90]
Cell mgmt_protect disconnected node: la_data_in_core[91]
Cell mgmt_protect disconnected node: la_data_in_core[92]
Cell mgmt_protect disconnected node: la_data_in_core[93]
Cell mgmt_protect disconnected node: la_data_in_core[94]
Cell mgmt_protect disconnected node: la_data_in_core[95]
Cell mgmt_protect disconnected node: la_data_in_core[96]
Cell mgmt_protect disconnected node: la_data_in_core[97]
Cell mgmt_protect disconnected node: la_data_in_core[98]
Cell mgmt_protect disconnected node: la_data_in_core[99]
Cell mgmt_protect disconnected node: la_data_in_core[9]
Cell mgmt_protect disconnected node: la_data_in_mprj[0]
Cell mgmt_protect disconnected node: la_data_in_mprj[100]
Cell mgmt_protect disconnected node: la_data_in_mprj[101]
Cell mgmt_protect disconnected node: la_data_in_mprj[102]
Cell mgmt_protect disconnected node: la_data_in_mprj[103]
Cell mgmt_protect disconnected node: la_data_in_mprj[104]
Cell mgmt_protect disconnected node: la_data_in_mprj[105]
Cell mgmt_protect disconnected node: la_data_in_mprj[106]
Cell mgmt_protect disconnected node: la_data_in_mprj[107]
Cell mgmt_protect disconnected node: la_data_in_mprj[108]
Cell mgmt_protect disconnected node: la_data_in_mprj[109]
Cell mgmt_protect disconnected node: la_data_in_mprj[10]
Cell mgmt_protect disconnected node: la_data_in_mprj[110]
Cell mgmt_protect disconnected node: la_data_in_mprj[111]
Cell mgmt_protect disconnected node: la_data_in_mprj[112]
Cell mgmt_protect disconnected node: la_data_in_mprj[113]
Cell mgmt_protect disconnected node: la_data_in_mprj[114]
Cell mgmt_protect disconnected node: la_data_in_mprj[115]
Cell mgmt_protect disconnected node: la_data_in_mprj[116]
Cell mgmt_protect disconnected node: la_data_in_mprj[117]
Cell mgmt_protect disconnected node: la_data_in_mprj[118]
Cell mgmt_protect disconnected node: la_data_in_mprj[119]
Cell mgmt_protect disconnected node: la_data_in_mprj[11]
Cell mgmt_protect disconnected node: la_data_in_mprj[120]
Cell mgmt_protect disconnected node: la_data_in_mprj[121]
Cell mgmt_protect disconnected node: la_data_in_mprj[122]
Cell mgmt_protect disconnected node: la_data_in_mprj[123]
Cell mgmt_protect disconnected node: la_data_in_mprj[124]
Cell mgmt_protect disconnected node: la_data_in_mprj[125]
Cell mgmt_protect disconnected node: la_data_in_mprj[126]
Cell mgmt_protect disconnected node: la_data_in_mprj[127]
Cell mgmt_protect disconnected node: la_data_in_mprj[12]
Cell mgmt_protect disconnected node: la_data_in_mprj[13]
Cell mgmt_protect disconnected node: la_data_in_mprj[14]
Cell mgmt_protect disconnected node: la_data_in_mprj[15]
Cell mgmt_protect disconnected node: la_data_in_mprj[16]
Cell mgmt_protect disconnected node: la_data_in_mprj[17]
Cell mgmt_protect disconnected node: la_data_in_mprj[18]
Cell mgmt_protect disconnected node: la_data_in_mprj[19]
Cell mgmt_protect disconnected node: la_data_in_mprj[1]
Cell mgmt_protect disconnected node: la_data_in_mprj[20]
Cell mgmt_protect disconnected node: la_data_in_mprj[21]
Cell mgmt_protect disconnected node: la_data_in_mprj[22]
Cell mgmt_protect disconnected node: la_data_in_mprj[23]
Cell mgmt_protect disconnected node: la_data_in_mprj[24]
Cell mgmt_protect disconnected node: la_data_in_mprj[25]
Cell mgmt_protect disconnected node: la_data_in_mprj[26]
Cell mgmt_protect disconnected node: la_data_in_mprj[27]
Cell mgmt_protect disconnected node: la_data_in_mprj[28]
Cell mgmt_protect disconnected node: la_data_in_mprj[29]
Cell mgmt_protect disconnected node: la_data_in_mprj[2]
Cell mgmt_protect disconnected node: la_data_in_mprj[30]
Cell mgmt_protect disconnected node: la_data_in_mprj[31]
Cell mgmt_protect disconnected node: la_data_in_mprj[32]
Cell mgmt_protect disconnected node: la_data_in_mprj[33]
Cell mgmt_protect disconnected node: la_data_in_mprj[34]
Cell mgmt_protect disconnected node: la_data_in_mprj[35]
Cell mgmt_protect disconnected node: la_data_in_mprj[36]
Cell mgmt_protect disconnected node: la_data_in_mprj[37]
Cell mgmt_protect disconnected node: la_data_in_mprj[38]
Cell mgmt_protect disconnected node: la_data_in_mprj[39]
Cell mgmt_protect disconnected node: la_data_in_mprj[3]
Cell mgmt_protect disconnected node: la_data_in_mprj[40]
Cell mgmt_protect disconnected node: la_data_in_mprj[41]
Cell mgmt_protect disconnected node: la_data_in_mprj[42]
Cell mgmt_protect disconnected node: la_data_in_mprj[43]
Cell mgmt_protect disconnected node: la_data_in_mprj[44]
Cell mgmt_protect disconnected node: la_data_in_mprj[45]
Cell mgmt_protect disconnected node: la_data_in_mprj[46]
Cell mgmt_protect disconnected node: la_data_in_mprj[47]
Cell mgmt_protect disconnected node: la_data_in_mprj[48]
Cell mgmt_protect disconnected node: la_data_in_mprj[49]
Cell mgmt_protect disconnected node: la_data_in_mprj[4]
Cell mgmt_protect disconnected node: la_data_in_mprj[50]
Cell mgmt_protect disconnected node: la_data_in_mprj[51]
Cell mgmt_protect disconnected node: la_data_in_mprj[52]
Cell mgmt_protect disconnected node: la_data_in_mprj[53]
Cell mgmt_protect disconnected node: la_data_in_mprj[54]
Cell mgmt_protect disconnected node: la_data_in_mprj[55]
Cell mgmt_protect disconnected node: la_data_in_mprj[56]
Cell mgmt_protect disconnected node: la_data_in_mprj[57]
Cell mgmt_protect disconnected node: la_data_in_mprj[58]
Cell mgmt_protect disconnected node: la_data_in_mprj[59]
Cell mgmt_protect disconnected node: la_data_in_mprj[5]
Cell mgmt_protect disconnected node: la_data_in_mprj[60]
Cell mgmt_protect disconnected node: la_data_in_mprj[61]
Cell mgmt_protect disconnected node: la_data_in_mprj[62]
Cell mgmt_protect disconnected node: la_data_in_mprj[63]
Cell mgmt_protect disconnected node: la_data_in_mprj[64]
Cell mgmt_protect disconnected node: la_data_in_mprj[65]
Cell mgmt_protect disconnected node: la_data_in_mprj[66]
Cell mgmt_protect disconnected node: la_data_in_mprj[67]
Cell mgmt_protect disconnected node: la_data_in_mprj[68]
Cell mgmt_protect disconnected node: la_data_in_mprj[69]
Cell mgmt_protect disconnected node: la_data_in_mprj[6]
Cell mgmt_protect disconnected node: la_data_in_mprj[70]
Cell mgmt_protect disconnected node: la_data_in_mprj[71]
Cell mgmt_protect disconnected node: la_data_in_mprj[72]
Cell mgmt_protect disconnected node: la_data_in_mprj[73]
Cell mgmt_protect disconnected node: la_data_in_mprj[74]
Cell mgmt_protect disconnected node: la_data_in_mprj[75]
Cell mgmt_protect disconnected node: la_data_in_mprj[76]
Cell mgmt_protect disconnected node: la_data_in_mprj[77]
Cell mgmt_protect disconnected node: la_data_in_mprj[78]
Cell mgmt_protect disconnected node: la_data_in_mprj[79]
Cell mgmt_protect disconnected node: la_data_in_mprj[7]
Cell mgmt_protect disconnected node: la_data_in_mprj[80]
Cell mgmt_protect disconnected node: la_data_in_mprj[81]
Cell mgmt_protect disconnected node: la_data_in_mprj[82]
Cell mgmt_protect disconnected node: la_data_in_mprj[83]
Cell mgmt_protect disconnected node: la_data_in_mprj[84]
Cell mgmt_protect disconnected node: la_data_in_mprj[85]
Cell mgmt_protect disconnected node: la_data_in_mprj[86]
Cell mgmt_protect disconnected node: la_data_in_mprj[87]
Cell mgmt_protect disconnected node: la_data_in_mprj[88]
Cell mgmt_protect disconnected node: la_data_in_mprj[89]
Cell mgmt_protect disconnected node: la_data_in_mprj[8]
Cell mgmt_protect disconnected node: la_data_in_mprj[90]
Cell mgmt_protect disconnected node: la_data_in_mprj[91]
Cell mgmt_protect disconnected node: la_data_in_mprj[92]
Cell mgmt_protect disconnected node: la_data_in_mprj[93]
Cell mgmt_protect disconnected node: la_data_in_mprj[94]
Cell mgmt_protect disconnected node: la_data_in_mprj[95]
Cell mgmt_protect disconnected node: la_data_in_mprj[96]
Cell mgmt_protect disconnected node: la_data_in_mprj[97]
Cell mgmt_protect disconnected node: la_data_in_mprj[98]
Cell mgmt_protect disconnected node: la_data_in_mprj[99]
Cell mgmt_protect disconnected node: la_data_in_mprj[9]
Cell mgmt_protect disconnected node: la_data_out_core[0]
Cell mgmt_protect disconnected node: la_data_out_core[100]
Cell mgmt_protect disconnected node: la_data_out_core[101]
Cell mgmt_protect disconnected node: la_data_out_core[102]
Cell mgmt_protect disconnected node: la_data_out_core[103]
Cell mgmt_protect disconnected node: la_data_out_core[104]
Cell mgmt_protect disconnected node: la_data_out_core[105]
Cell mgmt_protect disconnected node: la_data_out_core[106]
Cell mgmt_protect disconnected node: la_data_out_core[107]
Cell mgmt_protect disconnected node: la_data_out_core[108]
Cell mgmt_protect disconnected node: la_data_out_core[109]
Cell mgmt_protect disconnected node: la_data_out_core[10]
Cell mgmt_protect disconnected node: la_data_out_core[110]
Cell mgmt_protect disconnected node: la_data_out_core[111]
Cell mgmt_protect disconnected node: la_data_out_core[112]
Cell mgmt_protect disconnected node: la_data_out_core[113]
Cell mgmt_protect disconnected node: la_data_out_core[114]
Cell mgmt_protect disconnected node: la_data_out_core[115]
Cell mgmt_protect disconnected node: la_data_out_core[116]
Cell mgmt_protect disconnected node: la_data_out_core[117]
Cell mgmt_protect disconnected node: la_data_out_core[118]
Cell mgmt_protect disconnected node: la_data_out_core[119]
Cell mgmt_protect disconnected node: la_data_out_core[11]
Cell mgmt_protect disconnected node: la_data_out_core[120]
Cell mgmt_protect disconnected node: la_data_out_core[121]
Cell mgmt_protect disconnected node: la_data_out_core[122]
Cell mgmt_protect disconnected node: la_data_out_core[123]
Cell mgmt_protect disconnected node: la_data_out_core[124]
Cell mgmt_protect disconnected node: la_data_out_core[125]
Cell mgmt_protect disconnected node: la_data_out_core[126]
Cell mgmt_protect disconnected node: la_data_out_core[127]
Cell mgmt_protect disconnected node: la_data_out_core[12]
Cell mgmt_protect disconnected node: la_data_out_core[13]
Cell mgmt_protect disconnected node: la_data_out_core[14]
Cell mgmt_protect disconnected node: la_data_out_core[15]
Cell mgmt_protect disconnected node: la_data_out_core[16]
Cell mgmt_protect disconnected node: la_data_out_core[17]
Cell mgmt_protect disconnected node: la_data_out_core[18]
Cell mgmt_protect disconnected node: la_data_out_core[19]
Cell mgmt_protect disconnected node: la_data_out_core[1]
Cell mgmt_protect disconnected node: la_data_out_core[20]
Cell mgmt_protect disconnected node: la_data_out_core[21]
Cell mgmt_protect disconnected node: la_data_out_core[22]
Cell mgmt_protect disconnected node: la_data_out_core[23]
Cell mgmt_protect disconnected node: la_data_out_core[24]
Cell mgmt_protect disconnected node: la_data_out_core[25]
Cell mgmt_protect disconnected node: la_data_out_core[26]
Cell mgmt_protect disconnected node: la_data_out_core[27]
Cell mgmt_protect disconnected node: la_data_out_core[28]
Cell mgmt_protect disconnected node: la_data_out_core[29]
Cell mgmt_protect disconnected node: la_data_out_core[2]
Cell mgmt_protect disconnected node: la_data_out_core[30]
Cell mgmt_protect disconnected node: la_data_out_core[31]
Cell mgmt_protect disconnected node: la_data_out_core[32]
Cell mgmt_protect disconnected node: la_data_out_core[33]
Cell mgmt_protect disconnected node: la_data_out_core[34]
Cell mgmt_protect disconnected node: la_data_out_core[35]
Cell mgmt_protect disconnected node: la_data_out_core[36]
Cell mgmt_protect disconnected node: la_data_out_core[37]
Cell mgmt_protect disconnected node: la_data_out_core[38]
Cell mgmt_protect disconnected node: la_data_out_core[39]
Cell mgmt_protect disconnected node: la_data_out_core[3]
Cell mgmt_protect disconnected node: la_data_out_core[40]
Cell mgmt_protect disconnected node: la_data_out_core[41]
Cell mgmt_protect disconnected node: la_data_out_core[42]
Cell mgmt_protect disconnected node: la_data_out_core[43]
Cell mgmt_protect disconnected node: la_data_out_core[44]
Cell mgmt_protect disconnected node: la_data_out_core[45]
Cell mgmt_protect disconnected node: la_data_out_core[46]
Cell mgmt_protect disconnected node: la_data_out_core[47]
Cell mgmt_protect disconnected node: la_data_out_core[48]
Cell mgmt_protect disconnected node: la_data_out_core[49]
Cell mgmt_protect disconnected node: la_data_out_core[4]
Cell mgmt_protect disconnected node: la_data_out_core[50]
Cell mgmt_protect disconnected node: la_data_out_core[51]
Cell mgmt_protect disconnected node: la_data_out_core[52]
Cell mgmt_protect disconnected node: la_data_out_core[53]
Cell mgmt_protect disconnected node: la_data_out_core[54]
Cell mgmt_protect disconnected node: la_data_out_core[55]
Cell mgmt_protect disconnected node: la_data_out_core[56]
Cell mgmt_protect disconnected node: la_data_out_core[57]
Cell mgmt_protect disconnected node: la_data_out_core[58]
Cell mgmt_protect disconnected node: la_data_out_core[59]
Cell mgmt_protect disconnected node: la_data_out_core[5]
Cell mgmt_protect disconnected node: la_data_out_core[60]
Cell mgmt_protect disconnected node: la_data_out_core[61]
Cell mgmt_protect disconnected node: la_data_out_core[62]
Cell mgmt_protect disconnected node: la_data_out_core[63]
Cell mgmt_protect disconnected node: la_data_out_core[64]
Cell mgmt_protect disconnected node: la_data_out_core[65]
Cell mgmt_protect disconnected node: la_data_out_core[66]
Cell mgmt_protect disconnected node: la_data_out_core[67]
Cell mgmt_protect disconnected node: la_data_out_core[68]
Cell mgmt_protect disconnected node: la_data_out_core[69]
Cell mgmt_protect disconnected node: la_data_out_core[6]
Cell mgmt_protect disconnected node: la_data_out_core[70]
Cell mgmt_protect disconnected node: la_data_out_core[71]
Cell mgmt_protect disconnected node: la_data_out_core[72]
Cell mgmt_protect disconnected node: la_data_out_core[73]
Cell mgmt_protect disconnected node: la_data_out_core[74]
Cell mgmt_protect disconnected node: la_data_out_core[75]
Cell mgmt_protect disconnected node: la_data_out_core[76]
Cell mgmt_protect disconnected node: la_data_out_core[77]
Cell mgmt_protect disconnected node: la_data_out_core[78]
Cell mgmt_protect disconnected node: la_data_out_core[79]
Cell mgmt_protect disconnected node: la_data_out_core[7]
Cell mgmt_protect disconnected node: la_data_out_core[80]
Cell mgmt_protect disconnected node: la_data_out_core[81]
Cell mgmt_protect disconnected node: la_data_out_core[82]
Cell mgmt_protect disconnected node: la_data_out_core[83]
Cell mgmt_protect disconnected node: la_data_out_core[84]
Cell mgmt_protect disconnected node: la_data_out_core[85]
Cell mgmt_protect disconnected node: la_data_out_core[86]
Cell mgmt_protect disconnected node: la_data_out_core[87]
Cell mgmt_protect disconnected node: la_data_out_core[88]
Cell mgmt_protect disconnected node: la_data_out_core[89]
Cell mgmt_protect disconnected node: la_data_out_core[8]
Cell mgmt_protect disconnected node: la_data_out_core[90]
Cell mgmt_protect disconnected node: la_data_out_core[91]
Cell mgmt_protect disconnected node: la_data_out_core[92]
Cell mgmt_protect disconnected node: la_data_out_core[93]
Cell mgmt_protect disconnected node: la_data_out_core[94]
Cell mgmt_protect disconnected node: la_data_out_core[95]
Cell mgmt_protect disconnected node: la_data_out_core[96]
Cell mgmt_protect disconnected node: la_data_out_core[97]
Cell mgmt_protect disconnected node: la_data_out_core[98]
Cell mgmt_protect disconnected node: la_data_out_core[99]
Cell mgmt_protect disconnected node: la_data_out_core[9]
Cell mgmt_protect disconnected node: la_data_out_mprj[0]
Cell mgmt_protect disconnected node: la_data_out_mprj[100]
Cell mgmt_protect disconnected node: la_data_out_mprj[101]
Cell mgmt_protect disconnected node: la_data_out_mprj[102]
Cell mgmt_protect disconnected node: la_data_out_mprj[103]
Cell mgmt_protect disconnected node: la_data_out_mprj[104]
Cell mgmt_protect disconnected node: la_data_out_mprj[105]
Cell mgmt_protect disconnected node: la_data_out_mprj[106]
Cell mgmt_protect disconnected node: la_data_out_mprj[107]
Cell mgmt_protect disconnected node: la_data_out_mprj[108]
Cell mgmt_protect disconnected node: la_data_out_mprj[109]
Cell mgmt_protect disconnected node: la_data_out_mprj[10]
Cell mgmt_protect disconnected node: la_data_out_mprj[110]
Cell mgmt_protect disconnected node: la_data_out_mprj[111]
Cell mgmt_protect disconnected node: la_data_out_mprj[112]
Cell mgmt_protect disconnected node: la_data_out_mprj[113]
Cell mgmt_protect disconnected node: la_data_out_mprj[114]
Cell mgmt_protect disconnected node: la_data_out_mprj[115]
Cell mgmt_protect disconnected node: la_data_out_mprj[116]
Cell mgmt_protect disconnected node: la_data_out_mprj[117]
Cell mgmt_protect disconnected node: la_data_out_mprj[118]
Cell mgmt_protect disconnected node: la_data_out_mprj[119]
Cell mgmt_protect disconnected node: la_data_out_mprj[11]
Cell mgmt_protect disconnected node: la_data_out_mprj[120]
Cell mgmt_protect disconnected node: la_data_out_mprj[121]
Cell mgmt_protect disconnected node: la_data_out_mprj[122]
Cell mgmt_protect disconnected node: la_data_out_mprj[123]
Cell mgmt_protect disconnected node: la_data_out_mprj[124]
Cell mgmt_protect disconnected node: la_data_out_mprj[125]
Cell mgmt_protect disconnected node: la_data_out_mprj[126]
Cell mgmt_protect disconnected node: la_data_out_mprj[127]
Cell mgmt_protect disconnected node: la_data_out_mprj[12]
Cell mgmt_protect disconnected node: la_data_out_mprj[13]
Cell mgmt_protect disconnected node: la_data_out_mprj[14]
Cell mgmt_protect disconnected node: la_data_out_mprj[15]
Cell mgmt_protect disconnected node: la_data_out_mprj[16]
Cell mgmt_protect disconnected node: la_data_out_mprj[17]
Cell mgmt_protect disconnected node: la_data_out_mprj[18]
Cell mgmt_protect disconnected node: la_data_out_mprj[19]
Cell mgmt_protect disconnected node: la_data_out_mprj[1]
Cell mgmt_protect disconnected node: la_data_out_mprj[20]
Cell mgmt_protect disconnected node: la_data_out_mprj[21]
Cell mgmt_protect disconnected node: la_data_out_mprj[22]
Cell mgmt_protect disconnected node: la_data_out_mprj[23]
Cell mgmt_protect disconnected node: la_data_out_mprj[24]
Cell mgmt_protect disconnected node: la_data_out_mprj[25]
Cell mgmt_protect disconnected node: la_data_out_mprj[26]
Cell mgmt_protect disconnected node: la_data_out_mprj[27]
Cell mgmt_protect disconnected node: la_data_out_mprj[28]
Cell mgmt_protect disconnected node: la_data_out_mprj[29]
Cell mgmt_protect disconnected node: la_data_out_mprj[2]
Cell mgmt_protect disconnected node: la_data_out_mprj[30]
Cell mgmt_protect disconnected node: la_data_out_mprj[31]
Cell mgmt_protect disconnected node: la_data_out_mprj[32]
Cell mgmt_protect disconnected node: la_data_out_mprj[33]
Cell mgmt_protect disconnected node: la_data_out_mprj[34]
Cell mgmt_protect disconnected node: la_data_out_mprj[35]
Cell mgmt_protect disconnected node: la_data_out_mprj[36]
Cell mgmt_protect disconnected node: la_data_out_mprj[37]
Cell mgmt_protect disconnected node: la_data_out_mprj[38]
Cell mgmt_protect disconnected node: la_data_out_mprj[39]
Cell mgmt_protect disconnected node: la_data_out_mprj[3]
Cell mgmt_protect disconnected node: la_data_out_mprj[40]
Cell mgmt_protect disconnected node: la_data_out_mprj[41]
Cell mgmt_protect disconnected node: la_data_out_mprj[42]
Cell mgmt_protect disconnected node: la_data_out_mprj[43]
Cell mgmt_protect disconnected node: la_data_out_mprj[44]
Cell mgmt_protect disconnected node: la_data_out_mprj[45]
Cell mgmt_protect disconnected node: la_data_out_mprj[46]
Cell mgmt_protect disconnected node: la_data_out_mprj[47]
Cell mgmt_protect disconnected node: la_data_out_mprj[48]
Cell mgmt_protect disconnected node: la_data_out_mprj[49]
Cell mgmt_protect disconnected node: la_data_out_mprj[4]
Cell mgmt_protect disconnected node: la_data_out_mprj[50]
Cell mgmt_protect disconnected node: la_data_out_mprj[51]
Cell mgmt_protect disconnected node: la_data_out_mprj[52]
Cell mgmt_protect disconnected node: la_data_out_mprj[53]
Cell mgmt_protect disconnected node: la_data_out_mprj[54]
Cell mgmt_protect disconnected node: la_data_out_mprj[55]
Cell mgmt_protect disconnected node: la_data_out_mprj[56]
Cell mgmt_protect disconnected node: la_data_out_mprj[57]
Cell mgmt_protect disconnected node: la_data_out_mprj[58]
Cell mgmt_protect disconnected node: la_data_out_mprj[59]
Cell mgmt_protect disconnected node: la_data_out_mprj[5]
Cell mgmt_protect disconnected node: la_data_out_mprj[60]
Cell mgmt_protect disconnected node: la_data_out_mprj[61]
Cell mgmt_protect disconnected node: la_data_out_mprj[62]
Cell mgmt_protect disconnected node: la_data_out_mprj[63]
Cell mgmt_protect disconnected node: la_data_out_mprj[64]
Cell mgmt_protect disconnected node: la_data_out_mprj[65]
Cell mgmt_protect disconnected node: la_data_out_mprj[66]
Cell mgmt_protect disconnected node: la_data_out_mprj[67]
Cell mgmt_protect disconnected node: la_data_out_mprj[68]
Cell mgmt_protect disconnected node: la_data_out_mprj[69]
Cell mgmt_protect disconnected node: la_data_out_mprj[6]
Cell mgmt_protect disconnected node: la_data_out_mprj[70]
Cell mgmt_protect disconnected node: la_data_out_mprj[71]
Cell mgmt_protect disconnected node: la_data_out_mprj[72]
Cell mgmt_protect disconnected node: la_data_out_mprj[73]
Cell mgmt_protect disconnected node: la_data_out_mprj[74]
Cell mgmt_protect disconnected node: la_data_out_mprj[75]
Cell mgmt_protect disconnected node: la_data_out_mprj[76]
Cell mgmt_protect disconnected node: la_data_out_mprj[77]
Cell mgmt_protect disconnected node: la_data_out_mprj[78]
Cell mgmt_protect disconnected node: la_data_out_mprj[79]
Cell mgmt_protect disconnected node: la_data_out_mprj[7]
Cell mgmt_protect disconnected node: la_data_out_mprj[80]
Cell mgmt_protect disconnected node: la_data_out_mprj[81]
Cell mgmt_protect disconnected node: la_data_out_mprj[82]
Cell mgmt_protect disconnected node: la_data_out_mprj[83]
Cell mgmt_protect disconnected node: la_data_out_mprj[84]
Cell mgmt_protect disconnected node: la_data_out_mprj[85]
Cell mgmt_protect disconnected node: la_data_out_mprj[86]
Cell mgmt_protect disconnected node: la_data_out_mprj[87]
Cell mgmt_protect disconnected node: la_data_out_mprj[88]
Cell mgmt_protect disconnected node: la_data_out_mprj[89]
Cell mgmt_protect disconnected node: la_data_out_mprj[8]
Cell mgmt_protect disconnected node: la_data_out_mprj[90]
Cell mgmt_protect disconnected node: la_data_out_mprj[91]
Cell mgmt_protect disconnected node: la_data_out_mprj[92]
Cell mgmt_protect disconnected node: la_data_out_mprj[93]
Cell mgmt_protect disconnected node: la_data_out_mprj[94]
Cell mgmt_protect disconnected node: la_data_out_mprj[95]
Cell mgmt_protect disconnected node: la_data_out_mprj[96]
Cell mgmt_protect disconnected node: la_data_out_mprj[97]
Cell mgmt_protect disconnected node: la_data_out_mprj[98]
Cell mgmt_protect disconnected node: la_data_out_mprj[99]
Cell mgmt_protect disconnected node: la_data_out_mprj[9]
Cell mgmt_protect disconnected node: la_iena_mprj[0]
Cell mgmt_protect disconnected node: la_iena_mprj[100]
Cell mgmt_protect disconnected node: la_iena_mprj[101]
Cell mgmt_protect disconnected node: la_iena_mprj[102]
Cell mgmt_protect disconnected node: la_iena_mprj[103]
Cell mgmt_protect disconnected node: la_iena_mprj[104]
Cell mgmt_protect disconnected node: la_iena_mprj[105]
Cell mgmt_protect disconnected node: la_iena_mprj[106]
Cell mgmt_protect disconnected node: la_iena_mprj[107]
Cell mgmt_protect disconnected node: la_iena_mprj[108]
Cell mgmt_protect disconnected node: la_iena_mprj[109]
Cell mgmt_protect disconnected node: la_iena_mprj[10]
Cell mgmt_protect disconnected node: la_iena_mprj[110]
Cell mgmt_protect disconnected node: la_iena_mprj[111]
Cell mgmt_protect disconnected node: la_iena_mprj[112]
Cell mgmt_protect disconnected node: la_iena_mprj[113]
Cell mgmt_protect disconnected node: la_iena_mprj[114]
Cell mgmt_protect disconnected node: la_iena_mprj[115]
Cell mgmt_protect disconnected node: la_iena_mprj[116]
Cell mgmt_protect disconnected node: la_iena_mprj[117]
Cell mgmt_protect disconnected node: la_iena_mprj[118]
Cell mgmt_protect disconnected node: la_iena_mprj[119]
Cell mgmt_protect disconnected node: la_iena_mprj[11]
Cell mgmt_protect disconnected node: la_iena_mprj[120]
Cell mgmt_protect disconnected node: la_iena_mprj[121]
Cell mgmt_protect disconnected node: la_iena_mprj[122]
Cell mgmt_protect disconnected node: la_iena_mprj[123]
Cell mgmt_protect disconnected node: la_iena_mprj[124]
Cell mgmt_protect disconnected node: la_iena_mprj[125]
Cell mgmt_protect disconnected node: la_iena_mprj[126]
Cell mgmt_protect disconnected node: la_iena_mprj[127]
Cell mgmt_protect disconnected node: la_iena_mprj[12]
Cell mgmt_protect disconnected node: la_iena_mprj[13]
Cell mgmt_protect disconnected node: la_iena_mprj[14]
Cell mgmt_protect disconnected node: la_iena_mprj[15]
Cell mgmt_protect disconnected node: la_iena_mprj[16]
Cell mgmt_protect disconnected node: la_iena_mprj[17]
Cell mgmt_protect disconnected node: la_iena_mprj[18]
Cell mgmt_protect disconnected node: la_iena_mprj[19]
Cell mgmt_protect disconnected node: la_iena_mprj[1]
Cell mgmt_protect disconnected node: la_iena_mprj[20]
Cell mgmt_protect disconnected node: la_iena_mprj[21]
Cell mgmt_protect disconnected node: la_iena_mprj[22]
Cell mgmt_protect disconnected node: la_iena_mprj[23]
Cell mgmt_protect disconnected node: la_iena_mprj[24]
Cell mgmt_protect disconnected node: la_iena_mprj[25]
Cell mgmt_protect disconnected node: la_iena_mprj[26]
Cell mgmt_protect disconnected node: la_iena_mprj[27]
Cell mgmt_protect disconnected node: la_iena_mprj[28]
Cell mgmt_protect disconnected node: la_iena_mprj[29]
Cell mgmt_protect disconnected node: la_iena_mprj[2]
Cell mgmt_protect disconnected node: la_iena_mprj[30]
Cell mgmt_protect disconnected node: la_iena_mprj[31]
Cell mgmt_protect disconnected node: la_iena_mprj[32]
Cell mgmt_protect disconnected node: la_iena_mprj[33]
Cell mgmt_protect disconnected node: la_iena_mprj[34]
Cell mgmt_protect disconnected node: la_iena_mprj[35]
Cell mgmt_protect disconnected node: la_iena_mprj[36]
Cell mgmt_protect disconnected node: la_iena_mprj[37]
Cell mgmt_protect disconnected node: la_iena_mprj[38]
Cell mgmt_protect disconnected node: la_iena_mprj[39]
Cell mgmt_protect disconnected node: la_iena_mprj[3]
Cell mgmt_protect disconnected node: la_iena_mprj[40]
Cell mgmt_protect disconnected node: la_iena_mprj[41]
Cell mgmt_protect disconnected node: la_iena_mprj[42]
Cell mgmt_protect disconnected node: la_iena_mprj[43]
Cell mgmt_protect disconnected node: la_iena_mprj[44]
Cell mgmt_protect disconnected node: la_iena_mprj[45]
Cell mgmt_protect disconnected node: la_iena_mprj[46]
Cell mgmt_protect disconnected node: la_iena_mprj[47]
Cell mgmt_protect disconnected node: la_iena_mprj[48]
Cell mgmt_protect disconnected node: la_iena_mprj[49]
Cell mgmt_protect disconnected node: la_iena_mprj[4]
Cell mgmt_protect disconnected node: la_iena_mprj[50]
Cell mgmt_protect disconnected node: la_iena_mprj[51]
Cell mgmt_protect disconnected node: la_iena_mprj[52]
Cell mgmt_protect disconnected node: la_iena_mprj[53]
Cell mgmt_protect disconnected node: la_iena_mprj[54]
Cell mgmt_protect disconnected node: la_iena_mprj[55]
Cell mgmt_protect disconnected node: la_iena_mprj[56]
Cell mgmt_protect disconnected node: la_iena_mprj[57]
Cell mgmt_protect disconnected node: la_iena_mprj[58]
Cell mgmt_protect disconnected node: la_iena_mprj[59]
Cell mgmt_protect disconnected node: la_iena_mprj[5]
Cell mgmt_protect disconnected node: la_iena_mprj[60]
Cell mgmt_protect disconnected node: la_iena_mprj[61]
Cell mgmt_protect disconnected node: la_iena_mprj[62]
Cell mgmt_protect disconnected node: la_iena_mprj[63]
Cell mgmt_protect disconnected node: la_iena_mprj[64]
Cell mgmt_protect disconnected node: la_iena_mprj[65]
Cell mgmt_protect disconnected node: la_iena_mprj[66]
Cell mgmt_protect disconnected node: la_iena_mprj[67]
Cell mgmt_protect disconnected node: la_iena_mprj[68]
Cell mgmt_protect disconnected node: la_iena_mprj[69]
Cell mgmt_protect disconnected node: la_iena_mprj[6]
Cell mgmt_protect disconnected node: la_iena_mprj[70]
Cell mgmt_protect disconnected node: la_iena_mprj[71]
Cell mgmt_protect disconnected node: la_iena_mprj[72]
Cell mgmt_protect disconnected node: la_iena_mprj[73]
Cell mgmt_protect disconnected node: la_iena_mprj[74]
Cell mgmt_protect disconnected node: la_iena_mprj[75]
Cell mgmt_protect disconnected node: la_iena_mprj[76]
Cell mgmt_protect disconnected node: la_iena_mprj[77]
Cell mgmt_protect disconnected node: la_iena_mprj[78]
Cell mgmt_protect disconnected node: la_iena_mprj[79]
Cell mgmt_protect disconnected node: la_iena_mprj[7]
Cell mgmt_protect disconnected node: la_iena_mprj[80]
Cell mgmt_protect disconnected node: la_iena_mprj[81]
Cell mgmt_protect disconnected node: la_iena_mprj[82]
Cell mgmt_protect disconnected node: la_iena_mprj[83]
Cell mgmt_protect disconnected node: la_iena_mprj[84]
Cell mgmt_protect disconnected node: la_iena_mprj[85]
Cell mgmt_protect disconnected node: la_iena_mprj[86]
Cell mgmt_protect disconnected node: la_iena_mprj[87]
Cell mgmt_protect disconnected node: la_iena_mprj[88]
Cell mgmt_protect disconnected node: la_iena_mprj[89]
Cell mgmt_protect disconnected node: la_iena_mprj[8]
Cell mgmt_protect disconnected node: la_iena_mprj[90]
Cell mgmt_protect disconnected node: la_iena_mprj[91]
Cell mgmt_protect disconnected node: la_iena_mprj[92]
Cell mgmt_protect disconnected node: la_iena_mprj[93]
Cell mgmt_protect disconnected node: la_iena_mprj[94]
Cell mgmt_protect disconnected node: la_iena_mprj[95]
Cell mgmt_protect disconnected node: la_iena_mprj[96]
Cell mgmt_protect disconnected node: la_iena_mprj[97]
Cell mgmt_protect disconnected node: la_iena_mprj[98]
Cell mgmt_protect disconnected node: la_iena_mprj[99]
Cell mgmt_protect disconnected node: la_iena_mprj[9]
Cell mgmt_protect disconnected node: la_oenb_core[0]
Cell mgmt_protect disconnected node: la_oenb_core[100]
Cell mgmt_protect disconnected node: la_oenb_core[101]
Cell mgmt_protect disconnected node: la_oenb_core[102]
Cell mgmt_protect disconnected node: la_oenb_core[103]
Cell mgmt_protect disconnected node: la_oenb_core[104]
Cell mgmt_protect disconnected node: la_oenb_core[105]
Cell mgmt_protect disconnected node: la_oenb_core[106]
Cell mgmt_protect disconnected node: la_oenb_core[107]
Cell mgmt_protect disconnected node: la_oenb_core[108]
Cell mgmt_protect disconnected node: la_oenb_core[109]
Cell mgmt_protect disconnected node: la_oenb_core[10]
Cell mgmt_protect disconnected node: la_oenb_core[110]
Cell mgmt_protect disconnected node: la_oenb_core[111]
Cell mgmt_protect disconnected node: la_oenb_core[112]
Cell mgmt_protect disconnected node: la_oenb_core[113]
Cell mgmt_protect disconnected node: la_oenb_core[114]
Cell mgmt_protect disconnected node: la_oenb_core[115]
Cell mgmt_protect disconnected node: la_oenb_core[116]
Cell mgmt_protect disconnected node: la_oenb_core[117]
Cell mgmt_protect disconnected node: la_oenb_core[118]
Cell mgmt_protect disconnected node: la_oenb_core[119]
Cell mgmt_protect disconnected node: la_oenb_core[11]
Cell mgmt_protect disconnected node: la_oenb_core[120]
Cell mgmt_protect disconnected node: la_oenb_core[121]
Cell mgmt_protect disconnected node: la_oenb_core[122]
Cell mgmt_protect disconnected node: la_oenb_core[123]
Cell mgmt_protect disconnected node: la_oenb_core[124]
Cell mgmt_protect disconnected node: la_oenb_core[125]
Cell mgmt_protect disconnected node: la_oenb_core[126]
Cell mgmt_protect disconnected node: la_oenb_core[127]
Cell mgmt_protect disconnected node: la_oenb_core[12]
Cell mgmt_protect disconnected node: la_oenb_core[13]
Cell mgmt_protect disconnected node: la_oenb_core[14]
Cell mgmt_protect disconnected node: la_oenb_core[15]
Cell mgmt_protect disconnected node: la_oenb_core[16]
Cell mgmt_protect disconnected node: la_oenb_core[17]
Cell mgmt_protect disconnected node: la_oenb_core[18]
Cell mgmt_protect disconnected node: la_oenb_core[19]
Cell mgmt_protect disconnected node: la_oenb_core[1]
Cell mgmt_protect disconnected node: la_oenb_core[20]
Cell mgmt_protect disconnected node: la_oenb_core[21]
Cell mgmt_protect disconnected node: la_oenb_core[22]
Cell mgmt_protect disconnected node: la_oenb_core[23]
Cell mgmt_protect disconnected node: la_oenb_core[24]
Cell mgmt_protect disconnected node: la_oenb_core[25]
Cell mgmt_protect disconnected node: la_oenb_core[26]
Cell mgmt_protect disconnected node: la_oenb_core[27]
Cell mgmt_protect disconnected node: la_oenb_core[28]
Cell mgmt_protect disconnected node: la_oenb_core[29]
Cell mgmt_protect disconnected node: la_oenb_core[2]
Cell mgmt_protect disconnected node: la_oenb_core[30]
Cell mgmt_protect disconnected node: la_oenb_core[31]
Cell mgmt_protect disconnected node: la_oenb_core[32]
Cell mgmt_protect disconnected node: la_oenb_core[33]
Cell mgmt_protect disconnected node: la_oenb_core[34]
Cell mgmt_protect disconnected node: la_oenb_core[35]
Cell mgmt_protect disconnected node: la_oenb_core[36]
Cell mgmt_protect disconnected node: la_oenb_core[37]
Cell mgmt_protect disconnected node: la_oenb_core[38]
Cell mgmt_protect disconnected node: la_oenb_core[39]
Cell mgmt_protect disconnected node: la_oenb_core[3]
Cell mgmt_protect disconnected node: la_oenb_core[40]
Cell mgmt_protect disconnected node: la_oenb_core[41]
Cell mgmt_protect disconnected node: la_oenb_core[42]
Cell mgmt_protect disconnected node: la_oenb_core[43]
Cell mgmt_protect disconnected node: la_oenb_core[44]
Cell mgmt_protect disconnected node: la_oenb_core[45]
Cell mgmt_protect disconnected node: la_oenb_core[46]
Cell mgmt_protect disconnected node: la_oenb_core[47]
Cell mgmt_protect disconnected node: la_oenb_core[48]
Cell mgmt_protect disconnected node: la_oenb_core[49]
Cell mgmt_protect disconnected node: la_oenb_core[4]
Cell mgmt_protect disconnected node: la_oenb_core[50]
Cell mgmt_protect disconnected node: la_oenb_core[51]
Cell mgmt_protect disconnected node: la_oenb_core[52]
Cell mgmt_protect disconnected node: la_oenb_core[53]
Cell mgmt_protect disconnected node: la_oenb_core[54]
Cell mgmt_protect disconnected node: la_oenb_core[55]
Cell mgmt_protect disconnected node: la_oenb_core[56]
Cell mgmt_protect disconnected node: la_oenb_core[57]
Cell mgmt_protect disconnected node: la_oenb_core[58]
Cell mgmt_protect disconnected node: la_oenb_core[59]
Cell mgmt_protect disconnected node: la_oenb_core[5]
Cell mgmt_protect disconnected node: la_oenb_core[60]
Cell mgmt_protect disconnected node: la_oenb_core[61]
Cell mgmt_protect disconnected node: la_oenb_core[62]
Cell mgmt_protect disconnected node: la_oenb_core[63]
Cell mgmt_protect disconnected node: la_oenb_core[64]
Cell mgmt_protect disconnected node: la_oenb_core[65]
Cell mgmt_protect disconnected node: la_oenb_core[66]
Cell mgmt_protect disconnected node: la_oenb_core[67]
Cell mgmt_protect disconnected node: la_oenb_core[68]
Cell mgmt_protect disconnected node: la_oenb_core[69]
Cell mgmt_protect disconnected node: la_oenb_core[6]
Cell mgmt_protect disconnected node: la_oenb_core[70]
Cell mgmt_protect disconnected node: la_oenb_core[71]
Cell mgmt_protect disconnected node: la_oenb_core[72]
Cell mgmt_protect disconnected node: la_oenb_core[73]
Cell mgmt_protect disconnected node: la_oenb_core[74]
Cell mgmt_protect disconnected node: la_oenb_core[75]
Cell mgmt_protect disconnected node: la_oenb_core[76]
Cell mgmt_protect disconnected node: la_oenb_core[77]
Cell mgmt_protect disconnected node: la_oenb_core[78]
Cell mgmt_protect disconnected node: la_oenb_core[79]
Cell mgmt_protect disconnected node: la_oenb_core[7]
Cell mgmt_protect disconnected node: la_oenb_core[80]
Cell mgmt_protect disconnected node: la_oenb_core[81]
Cell mgmt_protect disconnected node: la_oenb_core[82]
Cell mgmt_protect disconnected node: la_oenb_core[83]
Cell mgmt_protect disconnected node: la_oenb_core[84]
Cell mgmt_protect disconnected node: la_oenb_core[85]
Cell mgmt_protect disconnected node: la_oenb_core[86]
Cell mgmt_protect disconnected node: la_oenb_core[87]
Cell mgmt_protect disconnected node: la_oenb_core[88]
Cell mgmt_protect disconnected node: la_oenb_core[89]
Cell mgmt_protect disconnected node: la_oenb_core[8]
Cell mgmt_protect disconnected node: la_oenb_core[90]
Cell mgmt_protect disconnected node: la_oenb_core[91]
Cell mgmt_protect disconnected node: la_oenb_core[92]
Cell mgmt_protect disconnected node: la_oenb_core[93]
Cell mgmt_protect disconnected node: la_oenb_core[94]
Cell mgmt_protect disconnected node: la_oenb_core[95]
Cell mgmt_protect disconnected node: la_oenb_core[96]
Cell mgmt_protect disconnected node: la_oenb_core[97]
Cell mgmt_protect disconnected node: la_oenb_core[98]
Cell mgmt_protect disconnected node: la_oenb_core[99]
Cell mgmt_protect disconnected node: la_oenb_core[9]
Cell mgmt_protect disconnected node: la_oenb_mprj[0]
Cell mgmt_protect disconnected node: la_oenb_mprj[100]
Cell mgmt_protect disconnected node: la_oenb_mprj[101]
Cell mgmt_protect disconnected node: la_oenb_mprj[102]
Cell mgmt_protect disconnected node: la_oenb_mprj[103]
Cell mgmt_protect disconnected node: la_oenb_mprj[104]
Cell mgmt_protect disconnected node: la_oenb_mprj[105]
Cell mgmt_protect disconnected node: la_oenb_mprj[106]
Cell mgmt_protect disconnected node: la_oenb_mprj[107]
Cell mgmt_protect disconnected node: la_oenb_mprj[108]
Cell mgmt_protect disconnected node: la_oenb_mprj[109]
Cell mgmt_protect disconnected node: la_oenb_mprj[10]
Cell mgmt_protect disconnected node: la_oenb_mprj[110]
Cell mgmt_protect disconnected node: la_oenb_mprj[111]
Cell mgmt_protect disconnected node: la_oenb_mprj[112]
Cell mgmt_protect disconnected node: la_oenb_mprj[113]
Cell mgmt_protect disconnected node: la_oenb_mprj[114]
Cell mgmt_protect disconnected node: la_oenb_mprj[115]
Cell mgmt_protect disconnected node: la_oenb_mprj[116]
Cell mgmt_protect disconnected node: la_oenb_mprj[117]
Cell mgmt_protect disconnected node: la_oenb_mprj[118]
Cell mgmt_protect disconnected node: la_oenb_mprj[119]
Cell mgmt_protect disconnected node: la_oenb_mprj[11]
Cell mgmt_protect disconnected node: la_oenb_mprj[120]
Cell mgmt_protect disconnected node: la_oenb_mprj[121]
Cell mgmt_protect disconnected node: la_oenb_mprj[122]
Cell mgmt_protect disconnected node: la_oenb_mprj[123]
Cell mgmt_protect disconnected node: la_oenb_mprj[124]
Cell mgmt_protect disconnected node: la_oenb_mprj[125]
Cell mgmt_protect disconnected node: la_oenb_mprj[126]
Cell mgmt_protect disconnected node: la_oenb_mprj[127]
Cell mgmt_protect disconnected node: la_oenb_mprj[12]
Cell mgmt_protect disconnected node: la_oenb_mprj[13]
Cell mgmt_protect disconnected node: la_oenb_mprj[14]
Cell mgmt_protect disconnected node: la_oenb_mprj[15]
Cell mgmt_protect disconnected node: la_oenb_mprj[16]
Cell mgmt_protect disconnected node: la_oenb_mprj[17]
Cell mgmt_protect disconnected node: la_oenb_mprj[18]
Cell mgmt_protect disconnected node: la_oenb_mprj[19]
Cell mgmt_protect disconnected node: la_oenb_mprj[1]
Cell mgmt_protect disconnected node: la_oenb_mprj[20]
Cell mgmt_protect disconnected node: la_oenb_mprj[21]
Cell mgmt_protect disconnected node: la_oenb_mprj[22]
Cell mgmt_protect disconnected node: la_oenb_mprj[23]
Cell mgmt_protect disconnected node: la_oenb_mprj[24]
Cell mgmt_protect disconnected node: la_oenb_mprj[25]
Cell mgmt_protect disconnected node: la_oenb_mprj[26]
Cell mgmt_protect disconnected node: la_oenb_mprj[27]
Cell mgmt_protect disconnected node: la_oenb_mprj[28]
Cell mgmt_protect disconnected node: la_oenb_mprj[29]
Cell mgmt_protect disconnected node: la_oenb_mprj[2]
Cell mgmt_protect disconnected node: la_oenb_mprj[30]
Cell mgmt_protect disconnected node: la_oenb_mprj[31]
Cell mgmt_protect disconnected node: la_oenb_mprj[32]
Cell mgmt_protect disconnected node: la_oenb_mprj[33]
Cell mgmt_protect disconnected node: la_oenb_mprj[34]
Cell mgmt_protect disconnected node: la_oenb_mprj[35]
Cell mgmt_protect disconnected node: la_oenb_mprj[36]
Cell mgmt_protect disconnected node: la_oenb_mprj[37]
Cell mgmt_protect disconnected node: la_oenb_mprj[38]
Cell mgmt_protect disconnected node: la_oenb_mprj[39]
Cell mgmt_protect disconnected node: la_oenb_mprj[3]
Cell mgmt_protect disconnected node: la_oenb_mprj[40]
Cell mgmt_protect disconnected node: la_oenb_mprj[41]
Cell mgmt_protect disconnected node: la_oenb_mprj[42]
Cell mgmt_protect disconnected node: la_oenb_mprj[43]
Cell mgmt_protect disconnected node: la_oenb_mprj[44]
Cell mgmt_protect disconnected node: la_oenb_mprj[45]
Cell mgmt_protect disconnected node: la_oenb_mprj[46]
Cell mgmt_protect disconnected node: la_oenb_mprj[47]
Cell mgmt_protect disconnected node: la_oenb_mprj[48]
Cell mgmt_protect disconnected node: la_oenb_mprj[49]
Cell mgmt_protect disconnected node: la_oenb_mprj[4]
Cell mgmt_protect disconnected node: la_oenb_mprj[50]
Cell mgmt_protect disconnected node: la_oenb_mprj[51]
Cell mgmt_protect disconnected node: la_oenb_mprj[52]
Cell mgmt_protect disconnected node: la_oenb_mprj[53]
Cell mgmt_protect disconnected node: la_oenb_mprj[54]
Cell mgmt_protect disconnected node: la_oenb_mprj[55]
Cell mgmt_protect disconnected node: la_oenb_mprj[56]
Cell mgmt_protect disconnected node: la_oenb_mprj[57]
Cell mgmt_protect disconnected node: la_oenb_mprj[58]
Cell mgmt_protect disconnected node: la_oenb_mprj[59]
Cell mgmt_protect disconnected node: la_oenb_mprj[5]
Cell mgmt_protect disconnected node: la_oenb_mprj[60]
Cell mgmt_protect disconnected node: la_oenb_mprj[61]
Cell mgmt_protect disconnected node: la_oenb_mprj[62]
Cell mgmt_protect disconnected node: la_oenb_mprj[63]
Cell mgmt_protect disconnected node: la_oenb_mprj[64]
Cell mgmt_protect disconnected node: la_oenb_mprj[65]
Cell mgmt_protect disconnected node: la_oenb_mprj[66]
Cell mgmt_protect disconnected node: la_oenb_mprj[67]
Cell mgmt_protect disconnected node: la_oenb_mprj[68]
Cell mgmt_protect disconnected node: la_oenb_mprj[69]
Cell mgmt_protect disconnected node: la_oenb_mprj[6]
Cell mgmt_protect disconnected node: la_oenb_mprj[70]
Cell mgmt_protect disconnected node: la_oenb_mprj[71]
Cell mgmt_protect disconnected node: la_oenb_mprj[72]
Cell mgmt_protect disconnected node: la_oenb_mprj[73]
Cell mgmt_protect disconnected node: la_oenb_mprj[74]
Cell mgmt_protect disconnected node: la_oenb_mprj[75]
Cell mgmt_protect disconnected node: la_oenb_mprj[76]
Cell mgmt_protect disconnected node: la_oenb_mprj[77]
Cell mgmt_protect disconnected node: la_oenb_mprj[78]
Cell mgmt_protect disconnected node: la_oenb_mprj[79]
Cell mgmt_protect disconnected node: la_oenb_mprj[7]
Cell mgmt_protect disconnected node: la_oenb_mprj[80]
Cell mgmt_protect disconnected node: la_oenb_mprj[81]
Cell mgmt_protect disconnected node: la_oenb_mprj[82]
Cell mgmt_protect disconnected node: la_oenb_mprj[83]
Cell mgmt_protect disconnected node: la_oenb_mprj[84]
Cell mgmt_protect disconnected node: la_oenb_mprj[85]
Cell mgmt_protect disconnected node: la_oenb_mprj[86]
Cell mgmt_protect disconnected node: la_oenb_mprj[87]
Cell mgmt_protect disconnected node: la_oenb_mprj[88]
Cell mgmt_protect disconnected node: la_oenb_mprj[89]
Cell mgmt_protect disconnected node: la_oenb_mprj[8]
Cell mgmt_protect disconnected node: la_oenb_mprj[90]
Cell mgmt_protect disconnected node: la_oenb_mprj[91]
Cell mgmt_protect disconnected node: la_oenb_mprj[92]
Cell mgmt_protect disconnected node: la_oenb_mprj[93]
Cell mgmt_protect disconnected node: la_oenb_mprj[94]
Cell mgmt_protect disconnected node: la_oenb_mprj[95]
Cell mgmt_protect disconnected node: la_oenb_mprj[96]
Cell mgmt_protect disconnected node: la_oenb_mprj[97]
Cell mgmt_protect disconnected node: la_oenb_mprj[98]
Cell mgmt_protect disconnected node: la_oenb_mprj[99]
Cell mgmt_protect disconnected node: la_oenb_mprj[9]
Cell mgmt_protect disconnected node: mprj_ack_i_core
Cell mgmt_protect disconnected node: mprj_ack_i_user
Cell mgmt_protect disconnected node: mprj_adr_o_core[0]
Cell mgmt_protect disconnected node: mprj_adr_o_core[10]
Cell mgmt_protect disconnected node: mprj_adr_o_core[11]
Cell mgmt_protect disconnected node: mprj_adr_o_core[12]
Cell mgmt_protect disconnected node: mprj_adr_o_core[13]
Cell mgmt_protect disconnected node: mprj_adr_o_core[14]
Cell mgmt_protect disconnected node: mprj_adr_o_core[15]
Cell mgmt_protect disconnected node: mprj_adr_o_core[16]
Cell mgmt_protect disconnected node: mprj_adr_o_core[17]
Cell mgmt_protect disconnected node: mprj_adr_o_core[18]
Cell mgmt_protect disconnected node: mprj_adr_o_core[19]
Cell mgmt_protect disconnected node: mprj_adr_o_core[1]
Cell mgmt_protect disconnected node: mprj_adr_o_core[20]
Cell mgmt_protect disconnected node: mprj_adr_o_core[21]
Cell mgmt_protect disconnected node: mprj_adr_o_core[22]
Cell mgmt_protect disconnected node: mprj_adr_o_core[23]
Cell mgmt_protect disconnected node: mprj_adr_o_core[24]
Cell mgmt_protect disconnected node: mprj_adr_o_core[25]
Cell mgmt_protect disconnected node: mprj_adr_o_core[26]
Cell mgmt_protect disconnected node: mprj_adr_o_core[27]
Cell mgmt_protect disconnected node: mprj_adr_o_core[28]
Cell mgmt_protect disconnected node: mprj_adr_o_core[29]
Cell mgmt_protect disconnected node: mprj_adr_o_core[2]
Cell mgmt_protect disconnected node: mprj_adr_o_core[30]
Cell mgmt_protect disconnected node: mprj_adr_o_core[31]
Cell mgmt_protect disconnected node: mprj_adr_o_core[3]
Cell mgmt_protect disconnected node: mprj_adr_o_core[4]
Cell mgmt_protect disconnected node: mprj_adr_o_core[5]
Cell mgmt_protect disconnected node: mprj_adr_o_core[6]
Cell mgmt_protect disconnected node: mprj_adr_o_core[7]
Cell mgmt_protect disconnected node: mprj_adr_o_core[8]
Cell mgmt_protect disconnected node: mprj_adr_o_core[9]
Cell mgmt_protect disconnected node: mprj_adr_o_user[0]
Cell mgmt_protect disconnected node: mprj_adr_o_user[10]
Cell mgmt_protect disconnected node: mprj_adr_o_user[11]
Cell mgmt_protect disconnected node: mprj_adr_o_user[12]
Cell mgmt_protect disconnected node: mprj_adr_o_user[13]
Cell mgmt_protect disconnected node: mprj_adr_o_user[14]
Cell mgmt_protect disconnected node: mprj_adr_o_user[15]
Cell mgmt_protect disconnected node: mprj_adr_o_user[16]
Cell mgmt_protect disconnected node: mprj_adr_o_user[17]
Cell mgmt_protect disconnected node: mprj_adr_o_user[18]
Cell mgmt_protect disconnected node: mprj_adr_o_user[19]
Cell mgmt_protect disconnected node: mprj_adr_o_user[1]
Cell mgmt_protect disconnected node: mprj_adr_o_user[20]
Cell mgmt_protect disconnected node: mprj_adr_o_user[21]
Cell mgmt_protect disconnected node: mprj_adr_o_user[22]
Cell mgmt_protect disconnected node: mprj_adr_o_user[23]
Cell mgmt_protect disconnected node: mprj_adr_o_user[24]
Cell mgmt_protect disconnected node: mprj_adr_o_user[25]
Cell mgmt_protect disconnected node: mprj_adr_o_user[26]
Cell mgmt_protect disconnected node: mprj_adr_o_user[27]
Cell mgmt_protect disconnected node: mprj_adr_o_user[28]
Cell mgmt_protect disconnected node: mprj_adr_o_user[29]
Cell mgmt_protect disconnected node: mprj_adr_o_user[2]
Cell mgmt_protect disconnected node: mprj_adr_o_user[30]
Cell mgmt_protect disconnected node: mprj_adr_o_user[31]
Cell mgmt_protect disconnected node: mprj_adr_o_user[3]
Cell mgmt_protect disconnected node: mprj_adr_o_user[4]
Cell mgmt_protect disconnected node: mprj_adr_o_user[5]
Cell mgmt_protect disconnected node: mprj_adr_o_user[6]
Cell mgmt_protect disconnected node: mprj_adr_o_user[7]
Cell mgmt_protect disconnected node: mprj_adr_o_user[8]
Cell mgmt_protect disconnected node: mprj_adr_o_user[9]
Cell mgmt_protect disconnected node: mprj_cyc_o_core
Cell mgmt_protect disconnected node: mprj_cyc_o_user
Cell mgmt_protect disconnected node: mprj_dat_i_core[0]
Cell mgmt_protect disconnected node: mprj_dat_i_core[10]
Cell mgmt_protect disconnected node: mprj_dat_i_core[11]
Cell mgmt_protect disconnected node: mprj_dat_i_core[12]
Cell mgmt_protect disconnected node: mprj_dat_i_core[13]
Cell mgmt_protect disconnected node: mprj_dat_i_core[14]
Cell mgmt_protect disconnected node: mprj_dat_i_core[15]
Cell mgmt_protect disconnected node: mprj_dat_i_core[16]
Cell mgmt_protect disconnected node: mprj_dat_i_core[17]
Cell mgmt_protect disconnected node: mprj_dat_i_core[18]
Cell mgmt_protect disconnected node: mprj_dat_i_core[19]
Cell mgmt_protect disconnected node: mprj_dat_i_core[1]
Cell mgmt_protect disconnected node: mprj_dat_i_core[20]
Cell mgmt_protect disconnected node: mprj_dat_i_core[21]
Cell mgmt_protect disconnected node: mprj_dat_i_core[22]
Cell mgmt_protect disconnected node: mprj_dat_i_core[23]
Cell mgmt_protect disconnected node: mprj_dat_i_core[24]
Cell mgmt_protect disconnected node: mprj_dat_i_core[25]
Cell mgmt_protect disconnected node: mprj_dat_i_core[26]
Cell mgmt_protect disconnected node: mprj_dat_i_core[27]
Cell mgmt_protect disconnected node: mprj_dat_i_core[28]
Cell mgmt_protect disconnected node: mprj_dat_i_core[29]
Cell mgmt_protect disconnected node: mprj_dat_i_core[2]
Cell mgmt_protect disconnected node: mprj_dat_i_core[30]
Cell mgmt_protect disconnected node: mprj_dat_i_core[31]
Cell mgmt_protect disconnected node: mprj_dat_i_core[3]
Cell mgmt_protect disconnected node: mprj_dat_i_core[4]
Cell mgmt_protect disconnected node: mprj_dat_i_core[5]
Cell mgmt_protect disconnected node: mprj_dat_i_core[6]
Cell mgmt_protect disconnected node: mprj_dat_i_core[7]
Cell mgmt_protect disconnected node: mprj_dat_i_core[8]
Cell mgmt_protect disconnected node: mprj_dat_i_core[9]
Cell mgmt_protect disconnected node: mprj_dat_i_user[0]
Cell mgmt_protect disconnected node: mprj_dat_i_user[10]
Cell mgmt_protect disconnected node: mprj_dat_i_user[11]
Cell mgmt_protect disconnected node: mprj_dat_i_user[12]
Cell mgmt_protect disconnected node: mprj_dat_i_user[13]
Cell mgmt_protect disconnected node: mprj_dat_i_user[14]
Cell mgmt_protect disconnected node: mprj_dat_i_user[15]
Cell mgmt_protect disconnected node: mprj_dat_i_user[16]
Cell mgmt_protect disconnected node: mprj_dat_i_user[17]
Cell mgmt_protect disconnected node: mprj_dat_i_user[18]
Cell mgmt_protect disconnected node: mprj_dat_i_user[19]
Cell mgmt_protect disconnected node: mprj_dat_i_user[1]
Cell mgmt_protect disconnected node: mprj_dat_i_user[20]
Cell mgmt_protect disconnected node: mprj_dat_i_user[21]
Cell mgmt_protect disconnected node: mprj_dat_i_user[22]
Cell mgmt_protect disconnected node: mprj_dat_i_user[23]
Cell mgmt_protect disconnected node: mprj_dat_i_user[24]
Cell mgmt_protect disconnected node: mprj_dat_i_user[25]
Cell mgmt_protect disconnected node: mprj_dat_i_user[26]
Cell mgmt_protect disconnected node: mprj_dat_i_user[27]
Cell mgmt_protect disconnected node: mprj_dat_i_user[28]
Cell mgmt_protect disconnected node: mprj_dat_i_user[29]
Cell mgmt_protect disconnected node: mprj_dat_i_user[2]
Cell mgmt_protect disconnected node: mprj_dat_i_user[30]
Cell mgmt_protect disconnected node: mprj_dat_i_user[31]
Cell mgmt_protect disconnected node: mprj_dat_i_user[3]
Cell mgmt_protect disconnected node: mprj_dat_i_user[4]
Cell mgmt_protect disconnected node: mprj_dat_i_user[5]
Cell mgmt_protect disconnected node: mprj_dat_i_user[6]
Cell mgmt_protect disconnected node: mprj_dat_i_user[7]
Cell mgmt_protect disconnected node: mprj_dat_i_user[8]
Cell mgmt_protect disconnected node: mprj_dat_i_user[9]
Cell mgmt_protect disconnected node: mprj_dat_o_core[0]
Cell mgmt_protect disconnected node: mprj_dat_o_core[10]
Cell mgmt_protect disconnected node: mprj_dat_o_core[11]
Cell mgmt_protect disconnected node: mprj_dat_o_core[12]
Cell mgmt_protect disconnected node: mprj_dat_o_core[13]
Cell mgmt_protect disconnected node: mprj_dat_o_core[14]
Cell mgmt_protect disconnected node: mprj_dat_o_core[15]
Cell mgmt_protect disconnected node: mprj_dat_o_core[16]
Cell mgmt_protect disconnected node: mprj_dat_o_core[17]
Cell mgmt_protect disconnected node: mprj_dat_o_core[18]
Cell mgmt_protect disconnected node: mprj_dat_o_core[19]
Cell mgmt_protect disconnected node: mprj_dat_o_core[1]
Cell mgmt_protect disconnected node: mprj_dat_o_core[20]
Cell mgmt_protect disconnected node: mprj_dat_o_core[21]
Cell mgmt_protect disconnected node: mprj_dat_o_core[22]
Cell mgmt_protect disconnected node: mprj_dat_o_core[23]
Cell mgmt_protect disconnected node: mprj_dat_o_core[24]
Cell mgmt_protect disconnected node: mprj_dat_o_core[25]
Cell mgmt_protect disconnected node: mprj_dat_o_core[26]
Cell mgmt_protect disconnected node: mprj_dat_o_core[27]
Cell mgmt_protect disconnected node: mprj_dat_o_core[28]
Cell mgmt_protect disconnected node: mprj_dat_o_core[29]
Cell mgmt_protect disconnected node: mprj_dat_o_core[2]
Cell mgmt_protect disconnected node: mprj_dat_o_core[30]
Cell mgmt_protect disconnected node: mprj_dat_o_core[31]
Cell mgmt_protect disconnected node: mprj_dat_o_core[3]
Cell mgmt_protect disconnected node: mprj_dat_o_core[4]
Cell mgmt_protect disconnected node: mprj_dat_o_core[5]
Cell mgmt_protect disconnected node: mprj_dat_o_core[6]
Cell mgmt_protect disconnected node: mprj_dat_o_core[7]
Cell mgmt_protect disconnected node: mprj_dat_o_core[8]
Cell mgmt_protect disconnected node: mprj_dat_o_core[9]
Cell mgmt_protect disconnected node: mprj_dat_o_user[0]
Cell mgmt_protect disconnected node: mprj_dat_o_user[10]
Cell mgmt_protect disconnected node: mprj_dat_o_user[11]
Cell mgmt_protect disconnected node: mprj_dat_o_user[12]
Cell mgmt_protect disconnected node: mprj_dat_o_user[13]
Cell mgmt_protect disconnected node: mprj_dat_o_user[14]
Cell mgmt_protect disconnected node: mprj_dat_o_user[15]
Cell mgmt_protect disconnected node: mprj_dat_o_user[16]
Cell mgmt_protect disconnected node: mprj_dat_o_user[17]
Cell mgmt_protect disconnected node: mprj_dat_o_user[18]
Cell mgmt_protect disconnected node: mprj_dat_o_user[19]
Cell mgmt_protect disconnected node: mprj_dat_o_user[1]
Cell mgmt_protect disconnected node: mprj_dat_o_user[20]
Cell mgmt_protect disconnected node: mprj_dat_o_user[21]
Cell mgmt_protect disconnected node: mprj_dat_o_user[22]
Cell mgmt_protect disconnected node: mprj_dat_o_user[23]
Cell mgmt_protect disconnected node: mprj_dat_o_user[24]
Cell mgmt_protect disconnected node: mprj_dat_o_user[25]
Cell mgmt_protect disconnected node: mprj_dat_o_user[26]
Cell mgmt_protect disconnected node: mprj_dat_o_user[27]
Cell mgmt_protect disconnected node: mprj_dat_o_user[28]
Cell mgmt_protect disconnected node: mprj_dat_o_user[29]
Cell mgmt_protect disconnected node: mprj_dat_o_user[2]
Cell mgmt_protect disconnected node: mprj_dat_o_user[30]
Cell mgmt_protect disconnected node: mprj_dat_o_user[31]
Cell mgmt_protect disconnected node: mprj_dat_o_user[3]
Cell mgmt_protect disconnected node: mprj_dat_o_user[4]
Cell mgmt_protect disconnected node: mprj_dat_o_user[5]
Cell mgmt_protect disconnected node: mprj_dat_o_user[6]
Cell mgmt_protect disconnected node: mprj_dat_o_user[7]
Cell mgmt_protect disconnected node: mprj_dat_o_user[8]
Cell mgmt_protect disconnected node: mprj_dat_o_user[9]
Cell mgmt_protect disconnected node: mprj_iena_wb
Cell mgmt_protect disconnected node: mprj_sel_o_core[0]
Cell mgmt_protect disconnected node: mprj_sel_o_core[1]
Cell mgmt_protect disconnected node: mprj_sel_o_core[2]
Cell mgmt_protect disconnected node: mprj_sel_o_core[3]
Cell mgmt_protect disconnected node: mprj_sel_o_user[0]
Cell mgmt_protect disconnected node: mprj_sel_o_user[1]
Cell mgmt_protect disconnected node: mprj_sel_o_user[2]
Cell mgmt_protect disconnected node: mprj_sel_o_user[3]
Cell mgmt_protect disconnected node: mprj_stb_o_core
Cell mgmt_protect disconnected node: mprj_stb_o_user
Cell mgmt_protect disconnected node: mprj_we_o_core
Cell mgmt_protect disconnected node: mprj_we_o_user
Cell mgmt_protect disconnected node: user1_vcc_powergood
Cell mgmt_protect disconnected node: user1_vdd_powergood
Cell mgmt_protect disconnected node: user2_vcc_powergood
Cell mgmt_protect disconnected node: user2_vdd_powergood
Cell mgmt_protect disconnected node: user_clock
Cell mgmt_protect disconnected node: user_clock2
Cell mgmt_protect disconnected node: user_irq[0]
Cell mgmt_protect disconnected node: user_irq[1]
Cell mgmt_protect disconnected node: user_irq[2]
Cell mgmt_protect disconnected node: user_irq_core[0]
Cell mgmt_protect disconnected node: user_irq_core[1]
Cell mgmt_protect disconnected node: user_irq_core[2]
Cell mgmt_protect disconnected node: user_irq_ena[0]
Cell mgmt_protect disconnected node: user_irq_ena[1]
Cell mgmt_protect disconnected node: user_irq_ena[2]
Cell mgmt_protect disconnected node: user_reset
Cell mgmt_protect disconnected node: vccd
Cell mgmt_protect disconnected node: vccd1
Cell mgmt_protect disconnected node: vccd2
Cell mgmt_protect disconnected node: vdda1
Cell mgmt_protect disconnected node: vdda2
Cell mgmt_protect disconnected node: vssa1
Cell mgmt_protect disconnected node: vssa2
Cell mgmt_protect disconnected node: vssd
Cell mgmt_protect disconnected node: vssd1
Cell mgmt_protect disconnected node: vssd2
Cell mgmt_protect disconnected node: FILLER_1_25/VPWR
Cell mgmt_protect disconnected node: FILLER_1_1826/VGND
Cell mgmt_protect disconnected node: FILLER_1_1168/VGND
Cell mgmt_protect disconnected node: TAP_210/VPWR
Cell mgmt_protect disconnected node: FILLER_1_2307/VPWR
Cell mgmt_protect disconnected node: dw_201986_9164#
Cell mgmt_protect disconnected node: w_71130_9070#
Cell mgmt_protect disconnected node: w_201986_9164#
Cell mgmt_protect disconnected node: FILLER_5_2142/VGND
Cell mgmt_protect disconnected node: dw_194404_9184#
Cell mgmt_protect disconnected node: w_194404_9184#
Cell mgmt_protect disconnected node: FILLER_1_345/VPWR
Cell mgmt_protect disconnected node: dw_1776_7190#
Cell mgmt_protect disconnected node: FILLER_1_180/VGND
Cell mgmt_protect disconnected node: dw_71130_9070#
Cell mgmt_protect disconnected node: FILLER_1_664/VPWR
Cell mgmt_protect disconnected node: FILLER_0_1659/VPWR
Class mgmt_protect:  Merged 19423 devices.
Warning: Equate pins:  cell mgmt_protect has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: mgmt_protect                                       |Circuit 2: mgmt_protect                                       
--------------------------------------------------------------|--------------------------------------------------------------
caravel_clk                                                   |caravel_clk                                                   
caravel_clk2                                                  |caravel_clk2                                                  
caravel_rstn                                                  |caravel_rstn                                                  
la_data_in_core[0]                                            |la_data_in_core[0]                                            
la_data_in_core[100]                                          |la_data_in_core[100]                                          
la_data_in_core[101]                                          |la_data_in_core[101]                                          
la_data_in_core[102]                                          |la_data_in_core[102]                                          
la_data_in_core[103]                                          |la_data_in_core[103]                                          
la_data_in_core[104]                                          |la_data_in_core[104]                                          
la_data_in_core[105]                                          |la_data_in_core[105]                                          
la_data_in_core[106]                                          |la_data_in_core[106]                                          
la_data_in_core[107]                                          |la_data_in_core[107]                                          
la_data_in_core[108]                                          |la_data_in_core[108]                                          
la_data_in_core[109]                                          |la_data_in_core[109]                                          
la_data_in_core[10]                                           |la_data_in_core[10]                                           
la_data_in_core[110]                                          |la_data_in_core[110]                                          
la_data_in_core[111]                                          |la_data_in_core[111]                                          
la_data_in_core[112]                                          |la_data_in_core[112]                                          
la_data_in_core[113]                                          |la_data_in_core[113]                                          
la_data_in_core[114]                                          |la_data_in_core[114]                                          
la_data_in_core[115]                                          |la_data_in_core[115]                                          
la_data_in_core[116]                                          |la_data_in_core[116]                                          
la_data_in_core[117]                                          |la_data_in_core[117]                                          
la_data_in_core[118]                                          |la_data_in_core[118]                                          
la_data_in_core[119]                                          |la_data_in_core[119]                                          
la_data_in_core[11]                                           |la_data_in_core[11]                                           
la_data_in_core[120]                                          |la_data_in_core[120]                                          
la_data_in_core[121]                                          |la_data_in_core[121]                                          
la_data_in_core[122]                                          |la_data_in_core[122]                                          
la_data_in_core[123]                                          |la_data_in_core[123]                                          
la_data_in_core[124]                                          |la_data_in_core[124]                                          
la_data_in_core[125]                                          |la_data_in_core[125]                                          
la_data_in_core[126]                                          |la_data_in_core[126]                                          
la_data_in_core[127]                                          |la_data_in_core[127]                                          
la_data_in_core[12]                                           |la_data_in_core[12]                                           
la_data_in_core[13]                                           |la_data_in_core[13]                                           
la_data_in_core[14]                                           |la_data_in_core[14]                                           
la_data_in_core[15]                                           |la_data_in_core[15]                                           
la_data_in_core[16]                                           |la_data_in_core[16]                                           
la_data_in_core[17]                                           |la_data_in_core[17]                                           
la_data_in_core[18]                                           |la_data_in_core[18]                                           
la_data_in_core[19]                                           |la_data_in_core[19]                                           
la_data_in_core[1]                                            |la_data_in_core[1]                                            
la_data_in_core[20]                                           |la_data_in_core[20]                                           
la_data_in_core[21]                                           |la_data_in_core[21]                                           
la_data_in_core[22]                                           |la_data_in_core[22]                                           
la_data_in_core[23]                                           |la_data_in_core[23]                                           
la_data_in_core[24]                                           |la_data_in_core[24]                                           
la_data_in_core[25]                                           |la_data_in_core[25]                                           
la_data_in_core[26]                                           |la_data_in_core[26]                                           
la_data_in_core[27]                                           |la_data_in_core[27]                                           
la_data_in_core[28]                                           |la_data_in_core[28]                                           
la_data_in_core[29]                                           |la_data_in_core[29]                                           
la_data_in_core[2]                                            |la_data_in_core[2]                                            
la_data_in_core[30]                                           |la_data_in_core[30]                                           
la_data_in_core[31]                                           |la_data_in_core[31]                                           
la_data_in_core[32]                                           |la_data_in_core[32]                                           
la_data_in_core[33]                                           |la_data_in_core[33]                                           
la_data_in_core[34]                                           |la_data_in_core[34]                                           
la_data_in_core[35]                                           |la_data_in_core[35]                                           
la_data_in_core[36]                                           |la_data_in_core[36]                                           
la_data_in_core[37]                                           |la_data_in_core[37]                                           
la_data_in_core[38]                                           |la_data_in_core[38]                                           
la_data_in_core[39]                                           |la_data_in_core[39]                                           
la_data_in_core[3]                                            |la_data_in_core[3]                                            
la_data_in_core[40]                                           |la_data_in_core[40]                                           
la_data_in_core[41]                                           |la_data_in_core[41]                                           
la_data_in_core[42]                                           |la_data_in_core[42]                                           
la_data_in_core[43]                                           |la_data_in_core[43]                                           
la_data_in_core[44]                                           |la_data_in_core[44]                                           
la_data_in_core[45]                                           |la_data_in_core[45]                                           
la_data_in_core[46]                                           |la_data_in_core[46]                                           
la_data_in_core[47]                                           |la_data_in_core[47]                                           
la_data_in_core[48]                                           |la_data_in_core[48]                                           
la_data_in_core[49]                                           |la_data_in_core[49]                                           
la_data_in_core[4]                                            |la_data_in_core[4]                                            
la_data_in_core[50]                                           |la_data_in_core[50]                                           
la_data_in_core[51]                                           |la_data_in_core[51]                                           
la_data_in_core[52]                                           |la_data_in_core[52]                                           
la_data_in_core[53]                                           |la_data_in_core[53]                                           
la_data_in_core[54]                                           |la_data_in_core[54]                                           
la_data_in_core[55]                                           |la_data_in_core[55]                                           
la_data_in_core[56]                                           |la_data_in_core[56]                                           
la_data_in_core[57]                                           |la_data_in_core[57]                                           
la_data_in_core[58]                                           |la_data_in_core[58]                                           
la_data_in_core[59]                                           |la_data_in_core[59]                                           
la_data_in_core[5]                                            |la_data_in_core[5]                                            
la_data_in_core[60]                                           |la_data_in_core[60]                                           
la_data_in_core[61]                                           |la_data_in_core[61]                                           
la_data_in_core[62]                                           |la_data_in_core[62]                                           
la_data_in_core[63]                                           |la_data_in_core[63]                                           
la_data_in_core[64]                                           |la_data_in_core[64]                                           
la_data_in_core[65]                                           |la_data_in_core[65]                                           
la_data_in_core[66]                                           |la_data_in_core[66]                                           
la_data_in_core[67]                                           |la_data_in_core[67]                                           
la_data_in_core[68]                                           |la_data_in_core[68]                                           
la_data_in_core[69]                                           |la_data_in_core[69]                                           
la_data_in_core[6]                                            |la_data_in_core[6]                                            
la_data_in_core[70]                                           |la_data_in_core[70]                                           
la_data_in_core[71]                                           |la_data_in_core[71]                                           
la_data_in_core[72]                                           |la_data_in_core[72]                                           
la_data_in_core[73]                                           |la_data_in_core[73]                                           
la_data_in_core[74]                                           |la_data_in_core[74]                                           
la_data_in_core[75]                                           |la_data_in_core[75]                                           
la_data_in_core[76]                                           |la_data_in_core[76]                                           
la_data_in_core[77]                                           |la_data_in_core[77]                                           
la_data_in_core[78]                                           |la_data_in_core[78]                                           
la_data_in_core[79]                                           |la_data_in_core[79]                                           
la_data_in_core[7]                                            |la_data_in_core[7]                                            
la_data_in_core[80]                                           |la_data_in_core[80]                                           
la_data_in_core[81]                                           |la_data_in_core[81]                                           
la_data_in_core[82]                                           |la_data_in_core[82]                                           
la_data_in_core[83]                                           |la_data_in_core[83]                                           
la_data_in_core[84]                                           |la_data_in_core[84]                                           
la_data_in_core[85]                                           |la_data_in_core[85]                                           
la_data_in_core[86]                                           |la_data_in_core[86]                                           
la_data_in_core[87]                                           |la_data_in_core[87]                                           
la_data_in_core[88]                                           |la_data_in_core[88]                                           
la_data_in_core[89]                                           |la_data_in_core[89]                                           
la_data_in_core[8]                                            |la_data_in_core[8]                                            
la_data_in_core[90]                                           |la_data_in_core[90]                                           
la_data_in_core[91]                                           |la_data_in_core[91]                                           
la_data_in_core[92]                                           |la_data_in_core[92]                                           
la_data_in_core[93]                                           |la_data_in_core[93]                                           
la_data_in_core[94]                                           |la_data_in_core[94]                                           
la_data_in_core[95]                                           |la_data_in_core[95]                                           
la_data_in_core[96]                                           |la_data_in_core[96]                                           
la_data_in_core[97]                                           |la_data_in_core[97]                                           
la_data_in_core[98]                                           |la_data_in_core[98]                                           
la_data_in_core[99]                                           |la_data_in_core[99]                                           
la_data_in_core[9]                                            |la_data_in_core[9]                                            
la_data_in_mprj[0]                                            |la_data_in_mprj[0]                                            
la_data_in_mprj[100]                                          |la_data_in_mprj[100]                                          
la_data_in_mprj[101]                                          |la_data_in_mprj[101]                                          
la_data_in_mprj[102]                                          |la_data_in_mprj[102]                                          
la_data_in_mprj[103]                                          |la_data_in_mprj[103]                                          
la_data_in_mprj[104]                                          |la_data_in_mprj[104]                                          
la_data_in_mprj[105]                                          |la_data_in_mprj[105]                                          
la_data_in_mprj[106]                                          |la_data_in_mprj[106]                                          
la_data_in_mprj[107]                                          |la_data_in_mprj[107]                                          
la_data_in_mprj[108]                                          |la_data_in_mprj[108]                                          
la_data_in_mprj[109]                                          |la_data_in_mprj[109]                                          
la_data_in_mprj[10]                                           |la_data_in_mprj[10]                                           
la_data_in_mprj[110]                                          |la_data_in_mprj[110]                                          
la_data_in_mprj[111]                                          |la_data_in_mprj[111]                                          
la_data_in_mprj[112]                                          |la_data_in_mprj[112]                                          
la_data_in_mprj[113]                                          |la_data_in_mprj[113]                                          
la_data_in_mprj[114]                                          |la_data_in_mprj[114]                                          
la_data_in_mprj[115]                                          |la_data_in_mprj[115]                                          
la_data_in_mprj[116]                                          |la_data_in_mprj[116]                                          
la_data_in_mprj[117]                                          |la_data_in_mprj[117]                                          
la_data_in_mprj[118]                                          |la_data_in_mprj[118]                                          
la_data_in_mprj[119]                                          |la_data_in_mprj[119]                                          
la_data_in_mprj[11]                                           |la_data_in_mprj[11]                                           
la_data_in_mprj[120]                                          |la_data_in_mprj[120]                                          
la_data_in_mprj[121]                                          |la_data_in_mprj[121]                                          
la_data_in_mprj[122]                                          |la_data_in_mprj[122]                                          
la_data_in_mprj[123]                                          |la_data_in_mprj[123]                                          
la_data_in_mprj[124]                                          |la_data_in_mprj[124]                                          
la_data_in_mprj[125]                                          |la_data_in_mprj[125]                                          
la_data_in_mprj[126]                                          |la_data_in_mprj[126]                                          
la_data_in_mprj[127]                                          |la_data_in_mprj[127]                                          
la_data_in_mprj[12]                                           |la_data_in_mprj[12]                                           
la_data_in_mprj[13]                                           |la_data_in_mprj[13]                                           
la_data_in_mprj[14]                                           |la_data_in_mprj[14]                                           
la_data_in_mprj[15]                                           |la_data_in_mprj[15]                                           
la_data_in_mprj[16]                                           |la_data_in_mprj[16]                                           
la_data_in_mprj[17]                                           |la_data_in_mprj[17]                                           
la_data_in_mprj[18]                                           |la_data_in_mprj[18]                                           
la_data_in_mprj[19]                                           |la_data_in_mprj[19]                                           
la_data_in_mprj[1]                                            |la_data_in_mprj[1]                                            
la_data_in_mprj[20]                                           |la_data_in_mprj[20]                                           
la_data_in_mprj[21]                                           |la_data_in_mprj[21]                                           
la_data_in_mprj[22]                                           |la_data_in_mprj[22]                                           
la_data_in_mprj[23]                                           |la_data_in_mprj[23]                                           
la_data_in_mprj[24]                                           |la_data_in_mprj[24]                                           
la_data_in_mprj[25]                                           |la_data_in_mprj[25]                                           
la_data_in_mprj[26]                                           |la_data_in_mprj[26]                                           
la_data_in_mprj[27]                                           |la_data_in_mprj[27]                                           
la_data_in_mprj[28]                                           |la_data_in_mprj[28]                                           
la_data_in_mprj[29]                                           |la_data_in_mprj[29]                                           
la_data_in_mprj[2]                                            |la_data_in_mprj[2]                                            
la_data_in_mprj[30]                                           |la_data_in_mprj[30]                                           
la_data_in_mprj[31]                                           |la_data_in_mprj[31]                                           
la_data_in_mprj[32]                                           |la_data_in_mprj[32]                                           
la_data_in_mprj[33]                                           |la_data_in_mprj[33]                                           
la_data_in_mprj[34]                                           |la_data_in_mprj[34]                                           
la_data_in_mprj[35]                                           |la_data_in_mprj[35]                                           
la_data_in_mprj[36]                                           |la_data_in_mprj[36]                                           
la_data_in_mprj[37]                                           |la_data_in_mprj[37]                                           
la_data_in_mprj[38]                                           |la_data_in_mprj[38]                                           
la_data_in_mprj[39]                                           |la_data_in_mprj[39]                                           
la_data_in_mprj[3]                                            |la_data_in_mprj[3]                                            
la_data_in_mprj[40]                                           |la_data_in_mprj[40]                                           
la_data_in_mprj[41]                                           |la_data_in_mprj[41]                                           
la_data_in_mprj[42]                                           |la_data_in_mprj[42]                                           
la_data_in_mprj[43]                                           |la_data_in_mprj[43]                                           
la_data_in_mprj[44]                                           |la_data_in_mprj[44]                                           
la_data_in_mprj[45]                                           |la_data_in_mprj[45]                                           
la_data_in_mprj[46]                                           |la_data_in_mprj[46]                                           
la_data_in_mprj[47]                                           |la_data_in_mprj[47]                                           
la_data_in_mprj[48]                                           |la_data_in_mprj[48]                                           
la_data_in_mprj[49]                                           |la_data_in_mprj[49]                                           
la_data_in_mprj[4]                                            |la_data_in_mprj[4]                                            
la_data_in_mprj[50]                                           |la_data_in_mprj[50]                                           
la_data_in_mprj[51]                                           |la_data_in_mprj[51]                                           
la_data_in_mprj[52]                                           |la_data_in_mprj[52]                                           
la_data_in_mprj[53]                                           |la_data_in_mprj[53]                                           
la_data_in_mprj[54]                                           |la_data_in_mprj[54]                                           
la_data_in_mprj[55]                                           |la_data_in_mprj[55]                                           
la_data_in_mprj[56]                                           |la_data_in_mprj[56]                                           
la_data_in_mprj[57]                                           |la_data_in_mprj[57]                                           
la_data_in_mprj[58]                                           |la_data_in_mprj[58]                                           
la_data_in_mprj[59]                                           |la_data_in_mprj[59]                                           
la_data_in_mprj[5]                                            |la_data_in_mprj[5]                                            
la_data_in_mprj[60]                                           |la_data_in_mprj[60]                                           
la_data_in_mprj[61]                                           |la_data_in_mprj[61]                                           
la_data_in_mprj[62]                                           |la_data_in_mprj[62]                                           
la_data_in_mprj[63]                                           |la_data_in_mprj[63]                                           
la_data_in_mprj[64]                                           |la_data_in_mprj[64]                                           
la_data_in_mprj[65]                                           |la_data_in_mprj[65]                                           
la_data_in_mprj[66]                                           |la_data_in_mprj[66]                                           
la_data_in_mprj[67]                                           |la_data_in_mprj[67]                                           
la_data_in_mprj[68]                                           |la_data_in_mprj[68]                                           
la_data_in_mprj[69]                                           |la_data_in_mprj[69]                                           
la_data_in_mprj[6]                                            |la_data_in_mprj[6]                                            
la_data_in_mprj[70]                                           |la_data_in_mprj[70]                                           
la_data_in_mprj[71]                                           |la_data_in_mprj[71]                                           
la_data_in_mprj[72]                                           |la_data_in_mprj[72]                                           
la_data_in_mprj[73]                                           |la_data_in_mprj[73]                                           
la_data_in_mprj[74]                                           |la_data_in_mprj[74]                                           
la_data_in_mprj[75]                                           |la_data_in_mprj[75]                                           
la_data_in_mprj[76]                                           |la_data_in_mprj[76]                                           
la_data_in_mprj[77]                                           |la_data_in_mprj[77]                                           
la_data_in_mprj[78]                                           |la_data_in_mprj[78]                                           
la_data_in_mprj[79]                                           |la_data_in_mprj[79]                                           
la_data_in_mprj[7]                                            |la_data_in_mprj[7]                                            
la_data_in_mprj[80]                                           |la_data_in_mprj[80]                                           
la_data_in_mprj[81]                                           |la_data_in_mprj[81]                                           
la_data_in_mprj[82]                                           |la_data_in_mprj[82]                                           
la_data_in_mprj[83]                                           |la_data_in_mprj[83]                                           
la_data_in_mprj[84]                                           |la_data_in_mprj[84]                                           
la_data_in_mprj[85]                                           |la_data_in_mprj[85]                                           
la_data_in_mprj[86]                                           |la_data_in_mprj[86]                                           
la_data_in_mprj[87]                                           |la_data_in_mprj[87]                                           
la_data_in_mprj[88]                                           |la_data_in_mprj[88]                                           
la_data_in_mprj[89]                                           |la_data_in_mprj[89]                                           
la_data_in_mprj[8]                                            |la_data_in_mprj[8]                                            
la_data_in_mprj[90]                                           |la_data_in_mprj[90]                                           
la_data_in_mprj[91]                                           |la_data_in_mprj[91]                                           
la_data_in_mprj[92]                                           |la_data_in_mprj[92]                                           
la_data_in_mprj[93]                                           |la_data_in_mprj[93]                                           
la_data_in_mprj[94]                                           |la_data_in_mprj[94]                                           
la_data_in_mprj[95]                                           |la_data_in_mprj[95]                                           
la_data_in_mprj[96]                                           |la_data_in_mprj[96]                                           
la_data_in_mprj[97]                                           |la_data_in_mprj[97]                                           
la_data_in_mprj[98]                                           |la_data_in_mprj[98]                                           
la_data_in_mprj[99]                                           |la_data_in_mprj[99]                                           
la_data_in_mprj[9]                                            |la_data_in_mprj[9]                                            
la_data_out_core[0]                                           |la_data_out_core[0]                                           
la_data_out_core[100]                                         |la_data_out_core[100]                                         
la_data_out_core[101]                                         |la_data_out_core[101]                                         
la_data_out_core[102]                                         |la_data_out_core[102]                                         
la_data_out_core[103]                                         |la_data_out_core[103]                                         
la_data_out_core[104]                                         |la_data_out_core[104]                                         
la_data_out_core[105]                                         |la_data_out_core[105]                                         
la_data_out_core[106]                                         |la_data_out_core[106]                                         
la_data_out_core[107]                                         |la_data_out_core[107]                                         
la_data_out_core[108]                                         |la_data_out_core[108]                                         
la_data_out_core[109]                                         |la_data_out_core[109]                                         
la_data_out_core[10]                                          |la_data_out_core[10]                                          
la_data_out_core[110]                                         |la_data_out_core[110]                                         
la_data_out_core[111]                                         |la_data_out_core[111]                                         
la_data_out_core[112]                                         |la_data_out_core[112]                                         
la_data_out_core[113]                                         |la_data_out_core[113]                                         
la_data_out_core[114]                                         |la_data_out_core[114]                                         
la_data_out_core[115]                                         |la_data_out_core[115]                                         
la_data_out_core[116]                                         |la_data_out_core[116]                                         
la_data_out_core[117]                                         |la_data_out_core[117]                                         
la_data_out_core[118]                                         |la_data_out_core[118]                                         
la_data_out_core[119]                                         |la_data_out_core[119]                                         
la_data_out_core[11]                                          |la_data_out_core[11]                                          
la_data_out_core[120]                                         |la_data_out_core[120]                                         
la_data_out_core[121]                                         |la_data_out_core[121]                                         
la_data_out_core[122]                                         |la_data_out_core[122]                                         
la_data_out_core[123]                                         |la_data_out_core[123]                                         
la_data_out_core[124]                                         |la_data_out_core[124]                                         
la_data_out_core[125]                                         |la_data_out_core[125]                                         
la_data_out_core[126]                                         |la_data_out_core[126]                                         
la_data_out_core[127]                                         |la_data_out_core[127]                                         
la_data_out_core[12]                                          |la_data_out_core[12]                                          
la_data_out_core[13]                                          |la_data_out_core[13]                                          
la_data_out_core[14]                                          |la_data_out_core[14]                                          
la_data_out_core[15]                                          |la_data_out_core[15]                                          
la_data_out_core[16]                                          |la_data_out_core[16]                                          
la_data_out_core[17]                                          |la_data_out_core[17]                                          
la_data_out_core[18]                                          |la_data_out_core[18]                                          
la_data_out_core[19]                                          |la_data_out_core[19]                                          
la_data_out_core[1]                                           |la_data_out_core[1]                                           
la_data_out_core[20]                                          |la_data_out_core[20]                                          
la_data_out_core[21]                                          |la_data_out_core[21]                                          
la_data_out_core[22]                                          |la_data_out_core[22]                                          
la_data_out_core[23]                                          |la_data_out_core[23]                                          
la_data_out_core[24]                                          |la_data_out_core[24]                                          
la_data_out_core[25]                                          |la_data_out_core[25]                                          
la_data_out_core[26]                                          |la_data_out_core[26]                                          
la_data_out_core[27]                                          |la_data_out_core[27]                                          
la_data_out_core[28]                                          |la_data_out_core[28]                                          
la_data_out_core[29]                                          |la_data_out_core[29]                                          
la_data_out_core[2]                                           |la_data_out_core[2]                                           
la_data_out_core[30]                                          |la_data_out_core[30]                                          
la_data_out_core[31]                                          |la_data_out_core[31]                                          
la_data_out_core[32]                                          |la_data_out_core[32]                                          
la_data_out_core[33]                                          |la_data_out_core[33]                                          
la_data_out_core[34]                                          |la_data_out_core[34]                                          
la_data_out_core[35]                                          |la_data_out_core[35]                                          
la_data_out_core[36]                                          |la_data_out_core[36]                                          
la_data_out_core[37]                                          |la_data_out_core[37]                                          
la_data_out_core[38]                                          |la_data_out_core[38]                                          
la_data_out_core[39]                                          |la_data_out_core[39]                                          
la_data_out_core[3]                                           |la_data_out_core[3]                                           
la_data_out_core[40]                                          |la_data_out_core[40]                                          
la_data_out_core[41]                                          |la_data_out_core[41]                                          
la_data_out_core[42]                                          |la_data_out_core[42]                                          
la_data_out_core[43]                                          |la_data_out_core[43]                                          
la_data_out_core[44]                                          |la_data_out_core[44]                                          
la_data_out_core[45]                                          |la_data_out_core[45]                                          
la_data_out_core[46]                                          |la_data_out_core[46]                                          
la_data_out_core[47]                                          |la_data_out_core[47]                                          
la_data_out_core[48]                                          |la_data_out_core[48]                                          
la_data_out_core[49]                                          |la_data_out_core[49]                                          
la_data_out_core[4]                                           |la_data_out_core[4]                                           
la_data_out_core[50]                                          |la_data_out_core[50]                                          
la_data_out_core[51]                                          |la_data_out_core[51]                                          
la_data_out_core[52]                                          |la_data_out_core[52]                                          
la_data_out_core[53]                                          |la_data_out_core[53]                                          
la_data_out_core[54]                                          |la_data_out_core[54]                                          
la_data_out_core[55]                                          |la_data_out_core[55]                                          
la_data_out_core[56]                                          |la_data_out_core[56]                                          
la_data_out_core[57]                                          |la_data_out_core[57]                                          
la_data_out_core[58]                                          |la_data_out_core[58]                                          
la_data_out_core[59]                                          |la_data_out_core[59]                                          
la_data_out_core[5]                                           |la_data_out_core[5]                                           
la_data_out_core[60]                                          |la_data_out_core[60]                                          
la_data_out_core[61]                                          |la_data_out_core[61]                                          
la_data_out_core[62]                                          |la_data_out_core[62]                                          
la_data_out_core[63]                                          |la_data_out_core[63]                                          
la_data_out_core[64]                                          |la_data_out_core[64]                                          
la_data_out_core[65]                                          |la_data_out_core[65]                                          
la_data_out_core[66]                                          |la_data_out_core[66]                                          
la_data_out_core[67]                                          |la_data_out_core[67]                                          
la_data_out_core[68]                                          |la_data_out_core[68]                                          
la_data_out_core[69]                                          |la_data_out_core[69]                                          
la_data_out_core[6]                                           |la_data_out_core[6]                                           
la_data_out_core[70]                                          |la_data_out_core[70]                                          
la_data_out_core[71]                                          |la_data_out_core[71]                                          
la_data_out_core[72]                                          |la_data_out_core[72]                                          
la_data_out_core[73]                                          |la_data_out_core[73]                                          
la_data_out_core[74]                                          |la_data_out_core[74]                                          
la_data_out_core[75]                                          |la_data_out_core[75]                                          
la_data_out_core[76]                                          |la_data_out_core[76]                                          
la_data_out_core[77]                                          |la_data_out_core[77]                                          
la_data_out_core[78]                                          |la_data_out_core[78]                                          
la_data_out_core[79]                                          |la_data_out_core[79]                                          
la_data_out_core[7]                                           |la_data_out_core[7]                                           
la_data_out_core[80]                                          |la_data_out_core[80]                                          
la_data_out_core[81]                                          |la_data_out_core[81]                                          
la_data_out_core[82]                                          |la_data_out_core[82]                                          
la_data_out_core[83]                                          |la_data_out_core[83]                                          
la_data_out_core[84]                                          |la_data_out_core[84]                                          
la_data_out_core[85]                                          |la_data_out_core[85]                                          
la_data_out_core[86]                                          |la_data_out_core[86]                                          
la_data_out_core[87]                                          |la_data_out_core[87]                                          
la_data_out_core[88]                                          |la_data_out_core[88]                                          
la_data_out_core[89]                                          |la_data_out_core[89]                                          
la_data_out_core[8]                                           |la_data_out_core[8]                                           
la_data_out_core[90]                                          |la_data_out_core[90]                                          
la_data_out_core[91]                                          |la_data_out_core[91]                                          
la_data_out_core[92]                                          |la_data_out_core[92]                                          
la_data_out_core[93]                                          |la_data_out_core[93]                                          
la_data_out_core[94]                                          |la_data_out_core[94]                                          
la_data_out_core[95]                                          |la_data_out_core[95]                                          
la_data_out_core[96]                                          |la_data_out_core[96]                                          
la_data_out_core[97]                                          |la_data_out_core[97]                                          
la_data_out_core[98]                                          |la_data_out_core[98]                                          
la_data_out_core[99]                                          |la_data_out_core[99]                                          
la_data_out_core[9]                                           |la_data_out_core[9]                                           
la_data_out_mprj[0]                                           |la_data_out_mprj[0]                                           
la_data_out_mprj[100]                                         |la_data_out_mprj[100]                                         
la_data_out_mprj[101]                                         |la_data_out_mprj[101]                                         
la_data_out_mprj[102]                                         |la_data_out_mprj[102]                                         
la_data_out_mprj[103]                                         |la_data_out_mprj[103]                                         
la_data_out_mprj[104]                                         |la_data_out_mprj[104]                                         
la_data_out_mprj[105]                                         |la_data_out_mprj[105]                                         
la_data_out_mprj[106]                                         |la_data_out_mprj[106]                                         
la_data_out_mprj[107]                                         |la_data_out_mprj[107]                                         
la_data_out_mprj[108]                                         |la_data_out_mprj[108]                                         
la_data_out_mprj[109]                                         |la_data_out_mprj[109]                                         
la_data_out_mprj[10]                                          |la_data_out_mprj[10]                                          
la_data_out_mprj[110]                                         |la_data_out_mprj[110]                                         
la_data_out_mprj[111]                                         |la_data_out_mprj[111]                                         
la_data_out_mprj[112]                                         |la_data_out_mprj[112]                                         
la_data_out_mprj[113]                                         |la_data_out_mprj[113]                                         
la_data_out_mprj[114]                                         |la_data_out_mprj[114]                                         
la_data_out_mprj[115]                                         |la_data_out_mprj[115]                                         
la_data_out_mprj[116]                                         |la_data_out_mprj[116]                                         
la_data_out_mprj[117]                                         |la_data_out_mprj[117]                                         
la_data_out_mprj[118]                                         |la_data_out_mprj[118]                                         
la_data_out_mprj[119]                                         |la_data_out_mprj[119]                                         
la_data_out_mprj[11]                                          |la_data_out_mprj[11]                                          
la_data_out_mprj[120]                                         |la_data_out_mprj[120]                                         
la_data_out_mprj[121]                                         |la_data_out_mprj[121]                                         
la_data_out_mprj[122]                                         |la_data_out_mprj[122]                                         
la_data_out_mprj[123]                                         |la_data_out_mprj[123]                                         
la_data_out_mprj[124]                                         |la_data_out_mprj[124]                                         
la_data_out_mprj[125]                                         |la_data_out_mprj[125]                                         
la_data_out_mprj[126]                                         |la_data_out_mprj[126]                                         
la_data_out_mprj[127]                                         |la_data_out_mprj[127]                                         
la_data_out_mprj[12]                                          |la_data_out_mprj[12]                                          
la_data_out_mprj[13]                                          |la_data_out_mprj[13]                                          
la_data_out_mprj[14]                                          |la_data_out_mprj[14]                                          
la_data_out_mprj[15]                                          |la_data_out_mprj[15]                                          
la_data_out_mprj[16]                                          |la_data_out_mprj[16]                                          
la_data_out_mprj[17]                                          |la_data_out_mprj[17]                                          
la_data_out_mprj[18]                                          |la_data_out_mprj[18]                                          
la_data_out_mprj[19]                                          |la_data_out_mprj[19]                                          
la_data_out_mprj[1]                                           |la_data_out_mprj[1]                                           
la_data_out_mprj[20]                                          |la_data_out_mprj[20]                                          
la_data_out_mprj[21]                                          |la_data_out_mprj[21]                                          
la_data_out_mprj[22]                                          |la_data_out_mprj[22]                                          
la_data_out_mprj[23]                                          |la_data_out_mprj[23]                                          
la_data_out_mprj[24]                                          |la_data_out_mprj[24]                                          
la_data_out_mprj[25]                                          |la_data_out_mprj[25]                                          
la_data_out_mprj[26]                                          |la_data_out_mprj[26]                                          
la_data_out_mprj[27]                                          |la_data_out_mprj[27]                                          
la_data_out_mprj[28]                                          |la_data_out_mprj[28]                                          
la_data_out_mprj[29]                                          |la_data_out_mprj[29]                                          
la_data_out_mprj[2]                                           |la_data_out_mprj[2]                                           
la_data_out_mprj[30]                                          |la_data_out_mprj[30]                                          
la_data_out_mprj[31]                                          |la_data_out_mprj[31]                                          
la_data_out_mprj[32]                                          |la_data_out_mprj[32]                                          
la_data_out_mprj[33]                                          |la_data_out_mprj[33]                                          
la_data_out_mprj[34]                                          |la_data_out_mprj[34]                                          
la_data_out_mprj[35]                                          |la_data_out_mprj[35]                                          
la_data_out_mprj[36]                                          |la_data_out_mprj[36]                                          
la_data_out_mprj[37]                                          |la_data_out_mprj[37]                                          
la_data_out_mprj[38]                                          |la_data_out_mprj[38]                                          
la_data_out_mprj[39]                                          |la_data_out_mprj[39]                                          
la_data_out_mprj[3]                                           |la_data_out_mprj[3]                                           
la_data_out_mprj[40]                                          |la_data_out_mprj[40]                                          
la_data_out_mprj[41]                                          |la_data_out_mprj[41]                                          
la_data_out_mprj[42]                                          |la_data_out_mprj[42]                                          
la_data_out_mprj[43]                                          |la_data_out_mprj[43]                                          
la_data_out_mprj[44]                                          |la_data_out_mprj[44]                                          
la_data_out_mprj[45]                                          |la_data_out_mprj[45]                                          
la_data_out_mprj[46]                                          |la_data_out_mprj[46]                                          
la_data_out_mprj[47]                                          |la_data_out_mprj[47]                                          
la_data_out_mprj[48]                                          |la_data_out_mprj[48]                                          
la_data_out_mprj[49]                                          |la_data_out_mprj[49]                                          
la_data_out_mprj[4]                                           |la_data_out_mprj[4]                                           
la_data_out_mprj[50]                                          |la_data_out_mprj[50]                                          
la_data_out_mprj[51]                                          |la_data_out_mprj[51]                                          
la_data_out_mprj[52]                                          |la_data_out_mprj[52]                                          
la_data_out_mprj[53]                                          |la_data_out_mprj[53]                                          
la_data_out_mprj[54]                                          |la_data_out_mprj[54]                                          
la_data_out_mprj[55]                                          |la_data_out_mprj[55]                                          
la_data_out_mprj[56]                                          |la_data_out_mprj[56]                                          
la_data_out_mprj[57]                                          |la_data_out_mprj[57]                                          
la_data_out_mprj[58]                                          |la_data_out_mprj[58]                                          
la_data_out_mprj[59]                                          |la_data_out_mprj[59]                                          
la_data_out_mprj[5]                                           |la_data_out_mprj[5]                                           
la_data_out_mprj[60]                                          |la_data_out_mprj[60]                                          
la_data_out_mprj[61]                                          |la_data_out_mprj[61]                                          
la_data_out_mprj[62]                                          |la_data_out_mprj[62]                                          
la_data_out_mprj[63]                                          |la_data_out_mprj[63]                                          
la_data_out_mprj[64]                                          |la_data_out_mprj[64]                                          
la_data_out_mprj[65]                                          |la_data_out_mprj[65]                                          
la_data_out_mprj[66]                                          |la_data_out_mprj[66]                                          
la_data_out_mprj[67]                                          |la_data_out_mprj[67]                                          
la_data_out_mprj[68]                                          |la_data_out_mprj[68]                                          
la_data_out_mprj[69]                                          |la_data_out_mprj[69]                                          
la_data_out_mprj[6]                                           |la_data_out_mprj[6]                                           
la_data_out_mprj[70]                                          |la_data_out_mprj[70]                                          
la_data_out_mprj[71]                                          |la_data_out_mprj[71]                                          
la_data_out_mprj[72]                                          |la_data_out_mprj[72]                                          
la_data_out_mprj[73]                                          |la_data_out_mprj[73]                                          
la_data_out_mprj[74]                                          |la_data_out_mprj[74]                                          
la_data_out_mprj[75]                                          |la_data_out_mprj[75]                                          
la_data_out_mprj[76]                                          |la_data_out_mprj[76]                                          
la_data_out_mprj[77]                                          |la_data_out_mprj[77]                                          
la_data_out_mprj[78]                                          |la_data_out_mprj[78]                                          
la_data_out_mprj[79]                                          |la_data_out_mprj[79]                                          
la_data_out_mprj[7]                                           |la_data_out_mprj[7]                                           
la_data_out_mprj[80]                                          |la_data_out_mprj[80]                                          
la_data_out_mprj[81]                                          |la_data_out_mprj[81]                                          
la_data_out_mprj[82]                                          |la_data_out_mprj[82]                                          
la_data_out_mprj[83]                                          |la_data_out_mprj[83]                                          
la_data_out_mprj[84]                                          |la_data_out_mprj[84]                                          
la_data_out_mprj[85]                                          |la_data_out_mprj[85]                                          
la_data_out_mprj[86]                                          |la_data_out_mprj[86]                                          
la_data_out_mprj[87]                                          |la_data_out_mprj[87]                                          
la_data_out_mprj[88]                                          |la_data_out_mprj[88]                                          
la_data_out_mprj[89]                                          |la_data_out_mprj[89]                                          
la_data_out_mprj[8]                                           |la_data_out_mprj[8]                                           
la_data_out_mprj[90]                                          |la_data_out_mprj[90]                                          
la_data_out_mprj[91]                                          |la_data_out_mprj[91]                                          
la_data_out_mprj[92]                                          |la_data_out_mprj[92]                                          
la_data_out_mprj[93]                                          |la_data_out_mprj[93]                                          
la_data_out_mprj[94]                                          |la_data_out_mprj[94]                                          
la_data_out_mprj[95]                                          |la_data_out_mprj[95]                                          
la_data_out_mprj[96]                                          |la_data_out_mprj[96]                                          
la_data_out_mprj[97]                                          |la_data_out_mprj[97]                                          
la_data_out_mprj[98]                                          |la_data_out_mprj[98]                                          
la_data_out_mprj[99]                                          |la_data_out_mprj[99]                                          
la_data_out_mprj[9]                                           |la_data_out_mprj[9]                                           
la_iena_mprj[0]                                               |la_iena_mprj[0]                                               
la_iena_mprj[100]                                             |la_iena_mprj[100]                                             
la_iena_mprj[101]                                             |la_iena_mprj[101]                                             
la_iena_mprj[102]                                             |la_iena_mprj[102]                                             
la_iena_mprj[103]                                             |la_iena_mprj[103]                                             
la_iena_mprj[104]                                             |la_iena_mprj[104]                                             
la_iena_mprj[105]                                             |la_iena_mprj[105]                                             
la_iena_mprj[106]                                             |la_iena_mprj[106]                                             
la_iena_mprj[107]                                             |la_iena_mprj[107]                                             
la_iena_mprj[108]                                             |la_iena_mprj[108]                                             
la_iena_mprj[109]                                             |la_iena_mprj[109]                                             
la_iena_mprj[10]                                              |la_iena_mprj[10]                                              
la_iena_mprj[110]                                             |la_iena_mprj[110]                                             
la_iena_mprj[111]                                             |la_iena_mprj[111]                                             
la_iena_mprj[112]                                             |la_iena_mprj[112]                                             
la_iena_mprj[113]                                             |la_iena_mprj[113]                                             
la_iena_mprj[114]                                             |la_iena_mprj[114]                                             
la_iena_mprj[115]                                             |la_iena_mprj[115]                                             
la_iena_mprj[116]                                             |la_iena_mprj[116]                                             
la_iena_mprj[117]                                             |la_iena_mprj[117]                                             
la_iena_mprj[118]                                             |la_iena_mprj[118]                                             
la_iena_mprj[119]                                             |la_iena_mprj[119]                                             
la_iena_mprj[11]                                              |la_iena_mprj[11]                                              
la_iena_mprj[120]                                             |la_iena_mprj[120]                                             
la_iena_mprj[121]                                             |la_iena_mprj[121]                                             
la_iena_mprj[122]                                             |la_iena_mprj[122]                                             
la_iena_mprj[123]                                             |la_iena_mprj[123]                                             
la_iena_mprj[124]                                             |la_iena_mprj[124]                                             
la_iena_mprj[125]                                             |la_iena_mprj[125]                                             
la_iena_mprj[126]                                             |la_iena_mprj[126]                                             
la_iena_mprj[127]                                             |la_iena_mprj[127]                                             
la_iena_mprj[12]                                              |la_iena_mprj[12]                                              
la_iena_mprj[13]                                              |la_iena_mprj[13]                                              
la_iena_mprj[14]                                              |la_iena_mprj[14]                                              
la_iena_mprj[15]                                              |la_iena_mprj[15]                                              
la_iena_mprj[16]                                              |la_iena_mprj[16]                                              
la_iena_mprj[17]                                              |la_iena_mprj[17]                                              
la_iena_mprj[18]                                              |la_iena_mprj[18]                                              
la_iena_mprj[19]                                              |la_iena_mprj[19]                                              
la_iena_mprj[1]                                               |la_iena_mprj[1]                                               
la_iena_mprj[20]                                              |la_iena_mprj[20]                                              
la_iena_mprj[21]                                              |la_iena_mprj[21]                                              
la_iena_mprj[22]                                              |la_iena_mprj[22]                                              
la_iena_mprj[23]                                              |la_iena_mprj[23]                                              
la_iena_mprj[24]                                              |la_iena_mprj[24]                                              
la_iena_mprj[25]                                              |la_iena_mprj[25]                                              
la_iena_mprj[26]                                              |la_iena_mprj[26]                                              
la_iena_mprj[27]                                              |la_iena_mprj[27]                                              
la_iena_mprj[28]                                              |la_iena_mprj[28]                                              
la_iena_mprj[29]                                              |la_iena_mprj[29]                                              
la_iena_mprj[2]                                               |la_iena_mprj[2]                                               
la_iena_mprj[30]                                              |la_iena_mprj[30]                                              
la_iena_mprj[31]                                              |la_iena_mprj[31]                                              
la_iena_mprj[32]                                              |la_iena_mprj[32]                                              
la_iena_mprj[33]                                              |la_iena_mprj[33]                                              
la_iena_mprj[34]                                              |la_iena_mprj[34]                                              
la_iena_mprj[35]                                              |la_iena_mprj[35]                                              
la_iena_mprj[36]                                              |la_iena_mprj[36]                                              
la_iena_mprj[37]                                              |la_iena_mprj[37]                                              
la_iena_mprj[38]                                              |la_iena_mprj[38]                                              
la_iena_mprj[39]                                              |la_iena_mprj[39]                                              
la_iena_mprj[3]                                               |la_iena_mprj[3]                                               
la_iena_mprj[40]                                              |la_iena_mprj[40]                                              
la_iena_mprj[41]                                              |la_iena_mprj[41]                                              
la_iena_mprj[42]                                              |la_iena_mprj[42]                                              
la_iena_mprj[43]                                              |la_iena_mprj[43]                                              
la_iena_mprj[44]                                              |la_iena_mprj[44]                                              
la_iena_mprj[45]                                              |la_iena_mprj[45]                                              
la_iena_mprj[46]                                              |la_iena_mprj[46]                                              
la_iena_mprj[47]                                              |la_iena_mprj[47]                                              
la_iena_mprj[48]                                              |la_iena_mprj[48]                                              
la_iena_mprj[49]                                              |la_iena_mprj[49]                                              
la_iena_mprj[4]                                               |la_iena_mprj[4]                                               
la_iena_mprj[50]                                              |la_iena_mprj[50]                                              
la_iena_mprj[51]                                              |la_iena_mprj[51]                                              
la_iena_mprj[52]                                              |la_iena_mprj[52]                                              
la_iena_mprj[53]                                              |la_iena_mprj[53]                                              
la_iena_mprj[54]                                              |la_iena_mprj[54]                                              
la_iena_mprj[55]                                              |la_iena_mprj[55]                                              
la_iena_mprj[56]                                              |la_iena_mprj[56]                                              
la_iena_mprj[57]                                              |la_iena_mprj[57]                                              
la_iena_mprj[58]                                              |la_iena_mprj[58]                                              
la_iena_mprj[59]                                              |la_iena_mprj[59]                                              
la_iena_mprj[5]                                               |la_iena_mprj[5]                                               
la_iena_mprj[60]                                              |la_iena_mprj[60]                                              
la_iena_mprj[61]                                              |la_iena_mprj[61]                                              
la_iena_mprj[62]                                              |la_iena_mprj[62]                                              
la_iena_mprj[63]                                              |la_iena_mprj[63]                                              
la_iena_mprj[64]                                              |la_iena_mprj[64]                                              
la_iena_mprj[65]                                              |la_iena_mprj[65]                                              
la_iena_mprj[66]                                              |la_iena_mprj[66]                                              
la_iena_mprj[67]                                              |la_iena_mprj[67]                                              
la_iena_mprj[68]                                              |la_iena_mprj[68]                                              
la_iena_mprj[69]                                              |la_iena_mprj[69]                                              
la_iena_mprj[6]                                               |la_iena_mprj[6]                                               
la_iena_mprj[70]                                              |la_iena_mprj[70]                                              
la_iena_mprj[71]                                              |la_iena_mprj[71]                                              
la_iena_mprj[72]                                              |la_iena_mprj[72]                                              
la_iena_mprj[73]                                              |la_iena_mprj[73]                                              
la_iena_mprj[74]                                              |la_iena_mprj[74]                                              
la_iena_mprj[75]                                              |la_iena_mprj[75]                                              
la_iena_mprj[76]                                              |la_iena_mprj[76]                                              
la_iena_mprj[77]                                              |la_iena_mprj[77]                                              
la_iena_mprj[78]                                              |la_iena_mprj[78]                                              
la_iena_mprj[79]                                              |la_iena_mprj[79]                                              
la_iena_mprj[7]                                               |la_iena_mprj[7]                                               
la_iena_mprj[80]                                              |la_iena_mprj[80]                                              
la_iena_mprj[81]                                              |la_iena_mprj[81]                                              
la_iena_mprj[82]                                              |la_iena_mprj[82]                                              
la_iena_mprj[83]                                              |la_iena_mprj[83]                                              
la_iena_mprj[84]                                              |la_iena_mprj[84]                                              
la_iena_mprj[85]                                              |la_iena_mprj[85]                                              
la_iena_mprj[86]                                              |la_iena_mprj[86]                                              
la_iena_mprj[87]                                              |la_iena_mprj[87]                                              
la_iena_mprj[88]                                              |la_iena_mprj[88]                                              
la_iena_mprj[89]                                              |la_iena_mprj[89]                                              
la_iena_mprj[8]                                               |la_iena_mprj[8]                                               
la_iena_mprj[90]                                              |la_iena_mprj[90]                                              
la_iena_mprj[91]                                              |la_iena_mprj[91]                                              
la_iena_mprj[92]                                              |la_iena_mprj[92]                                              
la_iena_mprj[93]                                              |la_iena_mprj[93]                                              
la_iena_mprj[94]                                              |la_iena_mprj[94]                                              
la_iena_mprj[95]                                              |la_iena_mprj[95]                                              
la_iena_mprj[96]                                              |la_iena_mprj[96]                                              
la_iena_mprj[97]                                              |la_iena_mprj[97]                                              
la_iena_mprj[98]                                              |la_iena_mprj[98]                                              
la_iena_mprj[99]                                              |la_iena_mprj[99]                                              
la_iena_mprj[9]                                               |la_iena_mprj[9]                                               
la_oenb_core[0]                                               |la_oenb_core[0]                                               
la_oenb_core[100]                                             |la_oenb_core[100]                                             
la_oenb_core[101]                                             |la_oenb_core[101]                                             
la_oenb_core[102]                                             |la_oenb_core[102]                                             
la_oenb_core[103]                                             |la_oenb_core[103]                                             
la_oenb_core[104]                                             |la_oenb_core[104]                                             
la_oenb_core[105]                                             |la_oenb_core[105]                                             
la_oenb_core[106]                                             |la_oenb_core[106]                                             
la_oenb_core[107]                                             |la_oenb_core[107]                                             
la_oenb_core[108]                                             |la_oenb_core[108]                                             
la_oenb_core[109]                                             |la_oenb_core[109]                                             
la_oenb_core[10]                                              |la_oenb_core[10]                                              
la_oenb_core[110]                                             |la_oenb_core[110]                                             
la_oenb_core[111]                                             |la_oenb_core[111]                                             
la_oenb_core[112]                                             |la_oenb_core[112]                                             
la_oenb_core[113]                                             |la_oenb_core[113]                                             
la_oenb_core[114]                                             |la_oenb_core[114]                                             
la_oenb_core[115]                                             |la_oenb_core[115]                                             
la_oenb_core[116]                                             |la_oenb_core[116]                                             
la_oenb_core[117]                                             |la_oenb_core[117]                                             
la_oenb_core[118]                                             |la_oenb_core[118]                                             
la_oenb_core[119]                                             |la_oenb_core[119]                                             
la_oenb_core[11]                                              |la_oenb_core[11]                                              
la_oenb_core[120]                                             |la_oenb_core[120]                                             
la_oenb_core[121]                                             |la_oenb_core[121]                                             
la_oenb_core[122]                                             |la_oenb_core[122]                                             
la_oenb_core[123]                                             |la_oenb_core[123]                                             
la_oenb_core[124]                                             |la_oenb_core[124]                                             
la_oenb_core[125]                                             |la_oenb_core[125]                                             
la_oenb_core[126]                                             |la_oenb_core[126]                                             
la_oenb_core[127]                                             |la_oenb_core[127]                                             
la_oenb_core[12]                                              |la_oenb_core[12]                                              
la_oenb_core[13]                                              |la_oenb_core[13]                                              
la_oenb_core[14]                                              |la_oenb_core[14]                                              
la_oenb_core[15]                                              |la_oenb_core[15]                                              
la_oenb_core[16]                                              |la_oenb_core[16]                                              
la_oenb_core[17]                                              |la_oenb_core[17]                                              
la_oenb_core[18]                                              |la_oenb_core[18]                                              
la_oenb_core[19]                                              |la_oenb_core[19]                                              
la_oenb_core[1]                                               |la_oenb_core[1]                                               
la_oenb_core[20]                                              |la_oenb_core[20]                                              
la_oenb_core[21]                                              |la_oenb_core[21]                                              
la_oenb_core[22]                                              |la_oenb_core[22]                                              
la_oenb_core[23]                                              |la_oenb_core[23]                                              
la_oenb_core[24]                                              |la_oenb_core[24]                                              
la_oenb_core[25]                                              |la_oenb_core[25]                                              
la_oenb_core[26]                                              |la_oenb_core[26]                                              
la_oenb_core[27]                                              |la_oenb_core[27]                                              
la_oenb_core[28]                                              |la_oenb_core[28]                                              
la_oenb_core[29]                                              |la_oenb_core[29]                                              
la_oenb_core[2]                                               |la_oenb_core[2]                                               
la_oenb_core[30]                                              |la_oenb_core[30]                                              
la_oenb_core[31]                                              |la_oenb_core[31]                                              
la_oenb_core[32]                                              |la_oenb_core[32]                                              
la_oenb_core[33]                                              |la_oenb_core[33]                                              
la_oenb_core[34]                                              |la_oenb_core[34]                                              
la_oenb_core[35]                                              |la_oenb_core[35]                                              
la_oenb_core[36]                                              |la_oenb_core[36]                                              
la_oenb_core[37]                                              |la_oenb_core[37]                                              
la_oenb_core[38]                                              |la_oenb_core[38]                                              
la_oenb_core[39]                                              |la_oenb_core[39]                                              
la_oenb_core[3]                                               |la_oenb_core[3]                                               
la_oenb_core[40]                                              |la_oenb_core[40]                                              
la_oenb_core[41]                                              |la_oenb_core[41]                                              
la_oenb_core[42]                                              |la_oenb_core[42]                                              
la_oenb_core[43]                                              |la_oenb_core[43]                                              
la_oenb_core[44]                                              |la_oenb_core[44]                                              
la_oenb_core[45]                                              |la_oenb_core[45]                                              
la_oenb_core[46]                                              |la_oenb_core[46]                                              
la_oenb_core[47]                                              |la_oenb_core[47]                                              
la_oenb_core[48]                                              |la_oenb_core[48]                                              
la_oenb_core[49]                                              |la_oenb_core[49]                                              
la_oenb_core[4]                                               |la_oenb_core[4]                                               
la_oenb_core[50]                                              |la_oenb_core[50]                                              
la_oenb_core[51]                                              |la_oenb_core[51]                                              
la_oenb_core[52]                                              |la_oenb_core[52]                                              
la_oenb_core[53]                                              |la_oenb_core[53]                                              
la_oenb_core[54]                                              |la_oenb_core[54]                                              
la_oenb_core[55]                                              |la_oenb_core[55]                                              
la_oenb_core[56]                                              |la_oenb_core[56]                                              
la_oenb_core[57]                                              |la_oenb_core[57]                                              
la_oenb_core[58]                                              |la_oenb_core[58]                                              
la_oenb_core[59]                                              |la_oenb_core[59]                                              
la_oenb_core[5]                                               |la_oenb_core[5]                                               
la_oenb_core[60]                                              |la_oenb_core[60]                                              
la_oenb_core[61]                                              |la_oenb_core[61]                                              
la_oenb_core[62]                                              |la_oenb_core[62]                                              
la_oenb_core[63]                                              |la_oenb_core[63]                                              
la_oenb_core[64]                                              |la_oenb_core[64]                                              
la_oenb_core[65]                                              |la_oenb_core[65]                                              
la_oenb_core[66]                                              |la_oenb_core[66]                                              
la_oenb_core[67]                                              |la_oenb_core[67]                                              
la_oenb_core[68]                                              |la_oenb_core[68]                                              
la_oenb_core[69]                                              |la_oenb_core[69]                                              
la_oenb_core[6]                                               |la_oenb_core[6]                                               
la_oenb_core[70]                                              |la_oenb_core[70]                                              
la_oenb_core[71]                                              |la_oenb_core[71]                                              
la_oenb_core[72]                                              |la_oenb_core[72]                                              
la_oenb_core[73]                                              |la_oenb_core[73]                                              
la_oenb_core[74]                                              |la_oenb_core[74]                                              
la_oenb_core[75]                                              |la_oenb_core[75]                                              
la_oenb_core[76]                                              |la_oenb_core[76]                                              
la_oenb_core[77]                                              |la_oenb_core[77]                                              
la_oenb_core[78]                                              |la_oenb_core[78]                                              
la_oenb_core[79]                                              |la_oenb_core[79]                                              
la_oenb_core[7]                                               |la_oenb_core[7]                                               
la_oenb_core[80]                                              |la_oenb_core[80]                                              
la_oenb_core[81]                                              |la_oenb_core[81]                                              
la_oenb_core[82]                                              |la_oenb_core[82]                                              
la_oenb_core[83]                                              |la_oenb_core[83]                                              
la_oenb_core[84]                                              |la_oenb_core[84]                                              
la_oenb_core[85]                                              |la_oenb_core[85]                                              
la_oenb_core[86]                                              |la_oenb_core[86]                                              
la_oenb_core[87]                                              |la_oenb_core[87]                                              
la_oenb_core[88]                                              |la_oenb_core[88]                                              
la_oenb_core[89]                                              |la_oenb_core[89]                                              
la_oenb_core[8]                                               |la_oenb_core[8]                                               
la_oenb_core[90]                                              |la_oenb_core[90]                                              
la_oenb_core[91]                                              |la_oenb_core[91]                                              
la_oenb_core[92]                                              |la_oenb_core[92]                                              
la_oenb_core[93]                                              |la_oenb_core[93]                                              
la_oenb_core[94]                                              |la_oenb_core[94]                                              
la_oenb_core[95]                                              |la_oenb_core[95]                                              
la_oenb_core[96]                                              |la_oenb_core[96]                                              
la_oenb_core[97]                                              |la_oenb_core[97]                                              
la_oenb_core[98]                                              |la_oenb_core[98]                                              
la_oenb_core[99]                                              |la_oenb_core[99]                                              
la_oenb_core[9]                                               |la_oenb_core[9]                                               
la_oenb_mprj[0]                                               |la_oenb_mprj[0]                                               
la_oenb_mprj[100]                                             |la_oenb_mprj[100]                                             
la_oenb_mprj[101]                                             |la_oenb_mprj[101]                                             
la_oenb_mprj[102]                                             |la_oenb_mprj[102]                                             
la_oenb_mprj[103]                                             |la_oenb_mprj[103]                                             
la_oenb_mprj[104]                                             |la_oenb_mprj[104]                                             
la_oenb_mprj[105]                                             |la_oenb_mprj[105]                                             
la_oenb_mprj[106]                                             |la_oenb_mprj[106]                                             
la_oenb_mprj[107]                                             |la_oenb_mprj[107]                                             
la_oenb_mprj[108]                                             |la_oenb_mprj[108]                                             
la_oenb_mprj[109]                                             |la_oenb_mprj[109]                                             
la_oenb_mprj[10]                                              |la_oenb_mprj[10]                                              
la_oenb_mprj[110]                                             |la_oenb_mprj[110]                                             
la_oenb_mprj[111]                                             |la_oenb_mprj[111]                                             
la_oenb_mprj[112]                                             |la_oenb_mprj[112]                                             
la_oenb_mprj[113]                                             |la_oenb_mprj[113]                                             
la_oenb_mprj[114]                                             |la_oenb_mprj[114]                                             
la_oenb_mprj[115]                                             |la_oenb_mprj[115]                                             
la_oenb_mprj[116]                                             |la_oenb_mprj[116]                                             
la_oenb_mprj[117]                                             |la_oenb_mprj[117]                                             
la_oenb_mprj[118]                                             |la_oenb_mprj[118]                                             
la_oenb_mprj[119]                                             |la_oenb_mprj[119]                                             
la_oenb_mprj[11]                                              |la_oenb_mprj[11]                                              
la_oenb_mprj[120]                                             |la_oenb_mprj[120]                                             
la_oenb_mprj[121]                                             |la_oenb_mprj[121]                                             
la_oenb_mprj[122]                                             |la_oenb_mprj[122]                                             
la_oenb_mprj[123]                                             |la_oenb_mprj[123]                                             
la_oenb_mprj[124]                                             |la_oenb_mprj[124]                                             
la_oenb_mprj[125]                                             |la_oenb_mprj[125]                                             
la_oenb_mprj[126]                                             |la_oenb_mprj[126]                                             
la_oenb_mprj[127]                                             |la_oenb_mprj[127]                                             
la_oenb_mprj[12]                                              |la_oenb_mprj[12]                                              
la_oenb_mprj[13]                                              |la_oenb_mprj[13]                                              
la_oenb_mprj[14]                                              |la_oenb_mprj[14]                                              
la_oenb_mprj[15]                                              |la_oenb_mprj[15]                                              
la_oenb_mprj[16]                                              |la_oenb_mprj[16]                                              
la_oenb_mprj[17]                                              |la_oenb_mprj[17]                                              
la_oenb_mprj[18]                                              |la_oenb_mprj[18]                                              
la_oenb_mprj[19]                                              |la_oenb_mprj[19]                                              
la_oenb_mprj[1]                                               |la_oenb_mprj[1]                                               
la_oenb_mprj[20]                                              |la_oenb_mprj[20]                                              
la_oenb_mprj[21]                                              |la_oenb_mprj[21]                                              
la_oenb_mprj[22]                                              |la_oenb_mprj[22]                                              
la_oenb_mprj[23]                                              |la_oenb_mprj[23]                                              
la_oenb_mprj[24]                                              |la_oenb_mprj[24]                                              
la_oenb_mprj[25]                                              |la_oenb_mprj[25]                                              
la_oenb_mprj[26]                                              |la_oenb_mprj[26]                                              
la_oenb_mprj[27]                                              |la_oenb_mprj[27]                                              
la_oenb_mprj[28]                                              |la_oenb_mprj[28]                                              
la_oenb_mprj[29]                                              |la_oenb_mprj[29]                                              
la_oenb_mprj[2]                                               |la_oenb_mprj[2]                                               
la_oenb_mprj[30]                                              |la_oenb_mprj[30]                                              
la_oenb_mprj[31]                                              |la_oenb_mprj[31]                                              
la_oenb_mprj[32]                                              |la_oenb_mprj[32]                                              
la_oenb_mprj[33]                                              |la_oenb_mprj[33]                                              
la_oenb_mprj[34]                                              |la_oenb_mprj[34]                                              
la_oenb_mprj[35]                                              |la_oenb_mprj[35]                                              
la_oenb_mprj[36]                                              |la_oenb_mprj[36]                                              
la_oenb_mprj[37]                                              |la_oenb_mprj[37]                                              
la_oenb_mprj[38]                                              |la_oenb_mprj[38]                                              
la_oenb_mprj[39]                                              |la_oenb_mprj[39]                                              
la_oenb_mprj[3]                                               |la_oenb_mprj[3]                                               
la_oenb_mprj[40]                                              |la_oenb_mprj[40]                                              
la_oenb_mprj[41]                                              |la_oenb_mprj[41]                                              
la_oenb_mprj[42]                                              |la_oenb_mprj[42]                                              
la_oenb_mprj[43]                                              |la_oenb_mprj[43]                                              
la_oenb_mprj[44]                                              |la_oenb_mprj[44]                                              
la_oenb_mprj[45]                                              |la_oenb_mprj[45]                                              
la_oenb_mprj[46]                                              |la_oenb_mprj[46]                                              
la_oenb_mprj[47]                                              |la_oenb_mprj[47]                                              
la_oenb_mprj[48]                                              |la_oenb_mprj[48]                                              
la_oenb_mprj[49]                                              |la_oenb_mprj[49]                                              
la_oenb_mprj[4]                                               |la_oenb_mprj[4]                                               
la_oenb_mprj[50]                                              |la_oenb_mprj[50]                                              
la_oenb_mprj[51]                                              |la_oenb_mprj[51]                                              
la_oenb_mprj[52]                                              |la_oenb_mprj[52]                                              
la_oenb_mprj[53]                                              |la_oenb_mprj[53]                                              
la_oenb_mprj[54]                                              |la_oenb_mprj[54]                                              
la_oenb_mprj[55]                                              |la_oenb_mprj[55]                                              
la_oenb_mprj[56]                                              |la_oenb_mprj[56]                                              
la_oenb_mprj[57]                                              |la_oenb_mprj[57]                                              
la_oenb_mprj[58]                                              |la_oenb_mprj[58]                                              
la_oenb_mprj[59]                                              |la_oenb_mprj[59]                                              
la_oenb_mprj[5]                                               |la_oenb_mprj[5]                                               
la_oenb_mprj[60]                                              |la_oenb_mprj[60]                                              
la_oenb_mprj[61]                                              |la_oenb_mprj[61]                                              
la_oenb_mprj[62]                                              |la_oenb_mprj[62]                                              
la_oenb_mprj[63]                                              |la_oenb_mprj[63]                                              
la_oenb_mprj[64]                                              |la_oenb_mprj[64]                                              
la_oenb_mprj[65]                                              |la_oenb_mprj[65]                                              
la_oenb_mprj[66]                                              |la_oenb_mprj[66]                                              
la_oenb_mprj[67]                                              |la_oenb_mprj[67]                                              
la_oenb_mprj[68]                                              |la_oenb_mprj[68]                                              
la_oenb_mprj[69]                                              |la_oenb_mprj[69]                                              
la_oenb_mprj[6]                                               |la_oenb_mprj[6]                                               
la_oenb_mprj[70]                                              |la_oenb_mprj[70]                                              
la_oenb_mprj[71]                                              |la_oenb_mprj[71]                                              
la_oenb_mprj[72]                                              |la_oenb_mprj[72]                                              
la_oenb_mprj[73]                                              |la_oenb_mprj[73]                                              
la_oenb_mprj[74]                                              |la_oenb_mprj[74]                                              
la_oenb_mprj[75]                                              |la_oenb_mprj[75]                                              
la_oenb_mprj[76]                                              |la_oenb_mprj[76]                                              
la_oenb_mprj[77]                                              |la_oenb_mprj[77]                                              
la_oenb_mprj[78]                                              |la_oenb_mprj[78]                                              
la_oenb_mprj[79]                                              |la_oenb_mprj[79]                                              
la_oenb_mprj[7]                                               |la_oenb_mprj[7]                                               
la_oenb_mprj[80]                                              |la_oenb_mprj[80]                                              
la_oenb_mprj[81]                                              |la_oenb_mprj[81]                                              
la_oenb_mprj[82]                                              |la_oenb_mprj[82]                                              
la_oenb_mprj[83]                                              |la_oenb_mprj[83]                                              
la_oenb_mprj[84]                                              |la_oenb_mprj[84]                                              
la_oenb_mprj[85]                                              |la_oenb_mprj[85]                                              
la_oenb_mprj[86]                                              |la_oenb_mprj[86]                                              
la_oenb_mprj[87]                                              |la_oenb_mprj[87]                                              
la_oenb_mprj[88]                                              |la_oenb_mprj[88]                                              
la_oenb_mprj[89]                                              |la_oenb_mprj[89]                                              
la_oenb_mprj[8]                                               |la_oenb_mprj[8]                                               
la_oenb_mprj[90]                                              |la_oenb_mprj[90]                                              
la_oenb_mprj[91]                                              |la_oenb_mprj[91]                                              
la_oenb_mprj[92]                                              |la_oenb_mprj[92]                                              
la_oenb_mprj[93]                                              |la_oenb_mprj[93]                                              
la_oenb_mprj[94]                                              |la_oenb_mprj[94]                                              
la_oenb_mprj[95]                                              |la_oenb_mprj[95]                                              
la_oenb_mprj[96]                                              |la_oenb_mprj[96]                                              
la_oenb_mprj[97]                                              |la_oenb_mprj[97]                                              
la_oenb_mprj[98]                                              |la_oenb_mprj[98]                                              
la_oenb_mprj[99]                                              |la_oenb_mprj[99]                                              
la_oenb_mprj[9]                                               |la_oenb_mprj[9]                                               
mprj_ack_i_core                                               |mprj_ack_i_core                                               
mprj_ack_i_user                                               |mprj_ack_i_user                                               
mprj_adr_o_core[0]                                            |mprj_adr_o_core[0]                                            
mprj_adr_o_core[10]                                           |mprj_adr_o_core[10]                                           
mprj_adr_o_core[11]                                           |mprj_adr_o_core[11]                                           
mprj_adr_o_core[12]                                           |mprj_adr_o_core[12]                                           
mprj_adr_o_core[13]                                           |mprj_adr_o_core[13]                                           
mprj_adr_o_core[14]                                           |mprj_adr_o_core[14]                                           
mprj_adr_o_core[15]                                           |mprj_adr_o_core[15]                                           
mprj_adr_o_core[16]                                           |mprj_adr_o_core[16]                                           
mprj_adr_o_core[17]                                           |mprj_adr_o_core[17]                                           
mprj_adr_o_core[18]                                           |mprj_adr_o_core[18]                                           
mprj_adr_o_core[19]                                           |mprj_adr_o_core[19]                                           
mprj_adr_o_core[1]                                            |mprj_adr_o_core[1]                                            
mprj_adr_o_core[20]                                           |mprj_adr_o_core[20]                                           
mprj_adr_o_core[21]                                           |mprj_adr_o_core[21]                                           
mprj_adr_o_core[22]                                           |mprj_adr_o_core[22]                                           
mprj_adr_o_core[23]                                           |mprj_adr_o_core[23]                                           
mprj_adr_o_core[24]                                           |mprj_adr_o_core[24]                                           
mprj_adr_o_core[25]                                           |mprj_adr_o_core[25]                                           
mprj_adr_o_core[26]                                           |mprj_adr_o_core[26]                                           
mprj_adr_o_core[27]                                           |mprj_adr_o_core[27]                                           
mprj_adr_o_core[28]                                           |mprj_adr_o_core[28]                                           
mprj_adr_o_core[29]                                           |mprj_adr_o_core[29]                                           
mprj_adr_o_core[2]                                            |mprj_adr_o_core[2]                                            
mprj_adr_o_core[30]                                           |mprj_adr_o_core[30]                                           
mprj_adr_o_core[31]                                           |mprj_adr_o_core[31]                                           
mprj_adr_o_core[3]                                            |mprj_adr_o_core[3]                                            
mprj_adr_o_core[4]                                            |mprj_adr_o_core[4]                                            
mprj_adr_o_core[5]                                            |mprj_adr_o_core[5]                                            
mprj_adr_o_core[6]                                            |mprj_adr_o_core[6]                                            
mprj_adr_o_core[7]                                            |mprj_adr_o_core[7]                                            
mprj_adr_o_core[8]                                            |mprj_adr_o_core[8]                                            
mprj_adr_o_core[9]                                            |mprj_adr_o_core[9]                                            
mprj_adr_o_user[0]                                            |mprj_adr_o_user[0]                                            
mprj_adr_o_user[10]                                           |mprj_adr_o_user[10]                                           
mprj_adr_o_user[11]                                           |mprj_adr_o_user[11]                                           
mprj_adr_o_user[12]                                           |mprj_adr_o_user[12]                                           
mprj_adr_o_user[13]                                           |mprj_adr_o_user[13]                                           
mprj_adr_o_user[14]                                           |mprj_adr_o_user[14]                                           
mprj_adr_o_user[15]                                           |mprj_adr_o_user[15]                                           
mprj_adr_o_user[16]                                           |mprj_adr_o_user[16]                                           
mprj_adr_o_user[17]                                           |mprj_adr_o_user[17]                                           
mprj_adr_o_user[18]                                           |mprj_adr_o_user[18]                                           
mprj_adr_o_user[19]                                           |mprj_adr_o_user[19]                                           
mprj_adr_o_user[1]                                            |mprj_adr_o_user[1]                                            
mprj_adr_o_user[20]                                           |mprj_adr_o_user[20]                                           
mprj_adr_o_user[21]                                           |mprj_adr_o_user[21]                                           
mprj_adr_o_user[22]                                           |mprj_adr_o_user[22]                                           
mprj_adr_o_user[23]                                           |mprj_adr_o_user[23]                                           
mprj_adr_o_user[24]                                           |mprj_adr_o_user[24]                                           
mprj_adr_o_user[25]                                           |mprj_adr_o_user[25]                                           
mprj_adr_o_user[26]                                           |mprj_adr_o_user[26]                                           
mprj_adr_o_user[27]                                           |mprj_adr_o_user[27]                                           
mprj_adr_o_user[28]                                           |mprj_adr_o_user[28]                                           
mprj_adr_o_user[29]                                           |mprj_adr_o_user[29]                                           
mprj_adr_o_user[2]                                            |mprj_adr_o_user[2]                                            
mprj_adr_o_user[30]                                           |mprj_adr_o_user[30]                                           
mprj_adr_o_user[31]                                           |mprj_adr_o_user[31]                                           
mprj_adr_o_user[3]                                            |mprj_adr_o_user[3]                                            
mprj_adr_o_user[4]                                            |mprj_adr_o_user[4]                                            
mprj_adr_o_user[5]                                            |mprj_adr_o_user[5]                                            
mprj_adr_o_user[6]                                            |mprj_adr_o_user[6]                                            
mprj_adr_o_user[7]                                            |mprj_adr_o_user[7]                                            
mprj_adr_o_user[8]                                            |mprj_adr_o_user[8]                                            
mprj_adr_o_user[9]                                            |mprj_adr_o_user[9]                                            
mprj_cyc_o_core                                               |mprj_cyc_o_core                                               
mprj_cyc_o_user                                               |mprj_cyc_o_user                                               
mprj_dat_i_core[0]                                            |mprj_dat_i_core[0]                                            
mprj_dat_i_core[10]                                           |mprj_dat_i_core[10]                                           
mprj_dat_i_core[11]                                           |mprj_dat_i_core[11]                                           
mprj_dat_i_core[12]                                           |mprj_dat_i_core[12]                                           
mprj_dat_i_core[13]                                           |mprj_dat_i_core[13]                                           
mprj_dat_i_core[14]                                           |mprj_dat_i_core[14]                                           
mprj_dat_i_core[15]                                           |mprj_dat_i_core[15]                                           
mprj_dat_i_core[16]                                           |mprj_dat_i_core[16]                                           
mprj_dat_i_core[17]                                           |mprj_dat_i_core[17]                                           
mprj_dat_i_core[18]                                           |mprj_dat_i_core[18]                                           
mprj_dat_i_core[19]                                           |mprj_dat_i_core[19]                                           
mprj_dat_i_core[1]                                            |mprj_dat_i_core[1]                                            
mprj_dat_i_core[20]                                           |mprj_dat_i_core[20]                                           
mprj_dat_i_core[21]                                           |mprj_dat_i_core[21]                                           
mprj_dat_i_core[22]                                           |mprj_dat_i_core[22]                                           
mprj_dat_i_core[23]                                           |mprj_dat_i_core[23]                                           
mprj_dat_i_core[24]                                           |mprj_dat_i_core[24]                                           
mprj_dat_i_core[25]                                           |mprj_dat_i_core[25]                                           
mprj_dat_i_core[26]                                           |mprj_dat_i_core[26]                                           
mprj_dat_i_core[27]                                           |mprj_dat_i_core[27]                                           
mprj_dat_i_core[28]                                           |mprj_dat_i_core[28]                                           
mprj_dat_i_core[29]                                           |mprj_dat_i_core[29]                                           
mprj_dat_i_core[2]                                            |mprj_dat_i_core[2]                                            
mprj_dat_i_core[30]                                           |mprj_dat_i_core[30]                                           
mprj_dat_i_core[31]                                           |mprj_dat_i_core[31]                                           
mprj_dat_i_core[3]                                            |mprj_dat_i_core[3]                                            
mprj_dat_i_core[4]                                            |mprj_dat_i_core[4]                                            
mprj_dat_i_core[5]                                            |mprj_dat_i_core[5]                                            
mprj_dat_i_core[6]                                            |mprj_dat_i_core[6]                                            
mprj_dat_i_core[7]                                            |mprj_dat_i_core[7]                                            
mprj_dat_i_core[8]                                            |mprj_dat_i_core[8]                                            
mprj_dat_i_core[9]                                            |mprj_dat_i_core[9]                                            
mprj_dat_i_user[0]                                            |mprj_dat_i_user[0]                                            
mprj_dat_i_user[10]                                           |mprj_dat_i_user[10]                                           
mprj_dat_i_user[11]                                           |mprj_dat_i_user[11]                                           
mprj_dat_i_user[12]                                           |mprj_dat_i_user[12]                                           
mprj_dat_i_user[13]                                           |mprj_dat_i_user[13]                                           
mprj_dat_i_user[14]                                           |mprj_dat_i_user[14]                                           
mprj_dat_i_user[15]                                           |mprj_dat_i_user[15]                                           
mprj_dat_i_user[16]                                           |mprj_dat_i_user[16]                                           
mprj_dat_i_user[17]                                           |mprj_dat_i_user[17]                                           
mprj_dat_i_user[18]                                           |mprj_dat_i_user[18]                                           
mprj_dat_i_user[19]                                           |mprj_dat_i_user[19]                                           
mprj_dat_i_user[1]                                            |mprj_dat_i_user[1]                                            
mprj_dat_i_user[20]                                           |mprj_dat_i_user[20]                                           
mprj_dat_i_user[21]                                           |mprj_dat_i_user[21]                                           
mprj_dat_i_user[22]                                           |mprj_dat_i_user[22]                                           
mprj_dat_i_user[23]                                           |mprj_dat_i_user[23]                                           
mprj_dat_i_user[24]                                           |mprj_dat_i_user[24]                                           
mprj_dat_i_user[25]                                           |mprj_dat_i_user[25]                                           
mprj_dat_i_user[26]                                           |mprj_dat_i_user[26]                                           
mprj_dat_i_user[27]                                           |mprj_dat_i_user[27]                                           
mprj_dat_i_user[28]                                           |mprj_dat_i_user[28]                                           
mprj_dat_i_user[29]                                           |mprj_dat_i_user[29]                                           
mprj_dat_i_user[2]                                            |mprj_dat_i_user[2]                                            
mprj_dat_i_user[30]                                           |mprj_dat_i_user[30]                                           
mprj_dat_i_user[31]                                           |mprj_dat_i_user[31]                                           
mprj_dat_i_user[3]                                            |mprj_dat_i_user[3]                                            
mprj_dat_i_user[4]                                            |mprj_dat_i_user[4]                                            
mprj_dat_i_user[5]                                            |mprj_dat_i_user[5]                                            
mprj_dat_i_user[6]                                            |mprj_dat_i_user[6]                                            
mprj_dat_i_user[7]                                            |mprj_dat_i_user[7]                                            
mprj_dat_i_user[8]                                            |mprj_dat_i_user[8]                                            
mprj_dat_i_user[9]                                            |mprj_dat_i_user[9]                                            
mprj_dat_o_core[0]                                            |mprj_dat_o_core[0]                                            
mprj_dat_o_core[10]                                           |mprj_dat_o_core[10]                                           
mprj_dat_o_core[11]                                           |mprj_dat_o_core[11]                                           
mprj_dat_o_core[12]                                           |mprj_dat_o_core[12]                                           
mprj_dat_o_core[13]                                           |mprj_dat_o_core[13]                                           
mprj_dat_o_core[14]                                           |mprj_dat_o_core[14]                                           
mprj_dat_o_core[15]                                           |mprj_dat_o_core[15]                                           
mprj_dat_o_core[16]                                           |mprj_dat_o_core[16]                                           
mprj_dat_o_core[17]                                           |mprj_dat_o_core[17]                                           
mprj_dat_o_core[18]                                           |mprj_dat_o_core[18]                                           
mprj_dat_o_core[19]                                           |mprj_dat_o_core[19]                                           
mprj_dat_o_core[1]                                            |mprj_dat_o_core[1]                                            
mprj_dat_o_core[20]                                           |mprj_dat_o_core[20]                                           
mprj_dat_o_core[21]                                           |mprj_dat_o_core[21]                                           
mprj_dat_o_core[22]                                           |mprj_dat_o_core[22]                                           
mprj_dat_o_core[23]                                           |mprj_dat_o_core[23]                                           
mprj_dat_o_core[24]                                           |mprj_dat_o_core[24]                                           
mprj_dat_o_core[25]                                           |mprj_dat_o_core[25]                                           
mprj_dat_o_core[26]                                           |mprj_dat_o_core[26]                                           
mprj_dat_o_core[27]                                           |mprj_dat_o_core[27]                                           
mprj_dat_o_core[28]                                           |mprj_dat_o_core[28]                                           
mprj_dat_o_core[29]                                           |mprj_dat_o_core[29]                                           
mprj_dat_o_core[2]                                            |mprj_dat_o_core[2]                                            
mprj_dat_o_core[30]                                           |mprj_dat_o_core[30]                                           
mprj_dat_o_core[31]                                           |mprj_dat_o_core[31]                                           
mprj_dat_o_core[3]                                            |mprj_dat_o_core[3]                                            
mprj_dat_o_core[4]                                            |mprj_dat_o_core[4]                                            
mprj_dat_o_core[5]                                            |mprj_dat_o_core[5]                                            
mprj_dat_o_core[6]                                            |mprj_dat_o_core[6]                                            
mprj_dat_o_core[7]                                            |mprj_dat_o_core[7]                                            
mprj_dat_o_core[8]                                            |mprj_dat_o_core[8]                                            
mprj_dat_o_core[9]                                            |mprj_dat_o_core[9]                                            
mprj_dat_o_user[0]                                            |mprj_dat_o_user[0]                                            
mprj_dat_o_user[10]                                           |mprj_dat_o_user[10]                                           
mprj_dat_o_user[11]                                           |mprj_dat_o_user[11]                                           
mprj_dat_o_user[12]                                           |mprj_dat_o_user[12]                                           
mprj_dat_o_user[13]                                           |mprj_dat_o_user[13]                                           
mprj_dat_o_user[14]                                           |mprj_dat_o_user[14]                                           
mprj_dat_o_user[15]                                           |mprj_dat_o_user[15]                                           
mprj_dat_o_user[16]                                           |mprj_dat_o_user[16]                                           
mprj_dat_o_user[17]                                           |mprj_dat_o_user[17]                                           
mprj_dat_o_user[18]                                           |mprj_dat_o_user[18]                                           
mprj_dat_o_user[19]                                           |mprj_dat_o_user[19]                                           
mprj_dat_o_user[1]                                            |mprj_dat_o_user[1]                                            
mprj_dat_o_user[20]                                           |mprj_dat_o_user[20]                                           
mprj_dat_o_user[21]                                           |mprj_dat_o_user[21]                                           
mprj_dat_o_user[22]                                           |mprj_dat_o_user[22]                                           
mprj_dat_o_user[23]                                           |mprj_dat_o_user[23]                                           
mprj_dat_o_user[24]                                           |mprj_dat_o_user[24]                                           
mprj_dat_o_user[25]                                           |mprj_dat_o_user[25]                                           
mprj_dat_o_user[26]                                           |mprj_dat_o_user[26]                                           
mprj_dat_o_user[27]                                           |mprj_dat_o_user[27]                                           
mprj_dat_o_user[28]                                           |mprj_dat_o_user[28]                                           
mprj_dat_o_user[29]                                           |mprj_dat_o_user[29]                                           
mprj_dat_o_user[2]                                            |mprj_dat_o_user[2]                                            
mprj_dat_o_user[30]                                           |mprj_dat_o_user[30]                                           
mprj_dat_o_user[31]                                           |mprj_dat_o_user[31]                                           
mprj_dat_o_user[3]                                            |mprj_dat_o_user[3]                                            
mprj_dat_o_user[4]                                            |mprj_dat_o_user[4]                                            
mprj_dat_o_user[5]                                            |mprj_dat_o_user[5]                                            
mprj_dat_o_user[6]                                            |mprj_dat_o_user[6]                                            
mprj_dat_o_user[7]                                            |mprj_dat_o_user[7]                                            
mprj_dat_o_user[8]                                            |mprj_dat_o_user[8]                                            
mprj_dat_o_user[9]                                            |mprj_dat_o_user[9]                                            
mprj_iena_wb                                                  |mprj_iena_wb                                                  
mprj_sel_o_core[0]                                            |mprj_sel_o_core[0]                                            
mprj_sel_o_core[1]                                            |mprj_sel_o_core[1]                                            
mprj_sel_o_core[2]                                            |mprj_sel_o_core[2]                                            
mprj_sel_o_core[3]                                            |mprj_sel_o_core[3]                                            
mprj_sel_o_user[0]                                            |mprj_sel_o_user[0]                                            
mprj_sel_o_user[1]                                            |mprj_sel_o_user[1]                                            
mprj_sel_o_user[2]                                            |mprj_sel_o_user[2]                                            
mprj_sel_o_user[3]                                            |mprj_sel_o_user[3]                                            
mprj_stb_o_core                                               |mprj_stb_o_core                                               
mprj_stb_o_user                                               |mprj_stb_o_user                                               
mprj_we_o_core                                                |mprj_we_o_core                                                
mprj_we_o_user                                                |mprj_we_o_user                                                
user1_vcc_powergood                                           |user1_vcc_powergood                                           
user1_vdd_powergood                                           |user1_vdd_powergood                                           
user2_vcc_powergood                                           |user2_vcc_powergood                                           
user2_vdd_powergood                                           |user2_vdd_powergood                                           
user_clock                                                    |user_clock                                                    
user_clock2                                                   |user_clock2                                                   
user_irq[0]                                                   |user_irq[0]                                                   
user_irq[1]                                                   |user_irq[1]                                                   
user_irq[2]                                                   |user_irq[2]                                                   
user_irq_core[0]                                              |user_irq_core[0]                                              
user_irq_core[1]                                              |user_irq_core[1]                                              
user_irq_core[2]                                              |user_irq_core[2]                                              
user_irq_ena[0]                                               |user_irq_ena[0]                                               
user_irq_ena[1]                                               |user_irq_ena[1]                                               
user_irq_ena[2]                                               |user_irq_ena[2]                                               
user_reset                                                    |user_reset                                                    
vccd                                                          |vccd                                                          
vccd1                                                         |vccd1                                                         
vccd2                                                         |vccd2                                                         
vdda1                                                         |vdda1                                                         
vdda2                                                         |vdda2                                                         
vssa1                                                         |vssa1                                                         
vssa2                                                         |vssa2                                                         
vssd                                                          |vssd                                                          
vssd1                                                         |vssd1                                                         
vssd2                                                         |vssd2                                                         
FILLER_1_25/VPWR                                              |(no matching pin)                                             
ANTENNA_input210_A/VGND                                       |(no matching pin)                                             
FILLER_1_1826/VGND                                            |(no matching pin)                                             
FILLER_1_1168/VGND                                            |(no matching pin)                                             
FILLER_1_2164/VGND                                            |(no matching pin)                                             
FILLER_5_1165/VGND                                            |(no matching pin)                                             
user_to_mprj_in_buffers\[56\]/VGND                            |(no matching pin)                                             
ANTENNA_input255_A/VGND                                       |(no matching pin)                                             
ANTENNA_input209_A/VGND                                       |(no matching pin)                                             
TAP_210/VPWR                                                  |(no matching pin)                                             
FILLER_1_2307/VPWR                                            |(no matching pin)                                             
input500/VPWR                                                 |(no matching pin)                                             
ANTENNA__554__A/VGND                                          |(no matching pin)                                             
FILLER_5_2158/VGND                                            |(no matching pin)                                             
input519/VGND                                                 |(no matching pin)                                             
dw_201986_9164#                                               |(no matching pin)                                             
w_71130_9070#                                                 |(no matching pin)                                             
FILLER_1_1013/VPWR                                            |(no matching pin)                                             
ANTENNA__572__A/VGND                                          |(no matching pin)                                             
FILLER_5_1817/VGND                                            |(no matching pin)                                             
FILLER_5_197/VGND                                             |(no matching pin)                                             
FILLER_5_517/VGND                                             |(no matching pin)                                             
w_201986_9164#                                                |(no matching pin)                                             
input384/VGND                                                 |(no matching pin)                                             
mprj2_logic_high_inst/vccd2                                   |(no matching pin)                                             
FILLER_5_2142/VGND                                            |(no matching pin)                                             
input141/VPWR                                                 |(no matching pin)                                             
input442/VGND                                                 |(no matching pin)                                             
FILLER_3_831/VGND                                             |(no matching pin)                                             
ANTENNA_output728_A/VGND                                      |(no matching pin)                                             
dw_194404_9184#                                               |(no matching pin)                                             
FILLER_1_1978/VPWR                                            |(no matching pin)                                             
output659/VGND                                                |(no matching pin)                                             
w_194404_9184#                                                |(no matching pin)                                             
FILLER_3_193/VGND                                             |(no matching pin)                                             
input171/VPWR                                                 |(no matching pin)                                             
FILLER_5_849/VGND                                             |(no matching pin)                                             
FILLER_3_2141/VGND                                            |(no matching pin)                                             
FILLER_5_833/VGND                                             |(no matching pin)                                             
user_to_mprj_in_buffers\[99\]/VGND                            |(no matching pin)                                             
FILLER_5_185/VGND                                             |(no matching pin)                                             
powergood_check/vssa2                                         |(no matching pin)                                             
input198/VPWR                                                 |(no matching pin)                                             
FILLER_3_517/VGND                                             |(no matching pin)                                             
FILLER_1_345/VPWR                                             |(no matching pin)                                             
input431/VPWR                                                 |(no matching pin)                                             
FILLER_3_1817/VGND                                            |(no matching pin)                                             
FILLER_3_181/VGND                                             |(no matching pin)                                             
ANTENNA_user_to_mprj_in_gates\[94\]_A/VGND                    |(no matching pin)                                             
output775/VPWR                                                |(no matching pin)                                             
user_to_mprj_in_ena_buf\[96\]/VGND                            |(no matching pin)                                             
mprj2_logic_high_inst/vssd2                                   |(no matching pin)                                             
powergood_check/vssa1                                         |(no matching pin)                                             
dw_1776_7190#                                                 |(no matching pin)                                             
FILLER_1_180/VGND                                             |(no matching pin)                                             
dw_71130_9070#                                                |(no matching pin)                                             
FILLER_1_664/VPWR                                             |(no matching pin)                                             
output739/VPWR                                                |(no matching pin)                                             
FILLER_0_1659/VPWR                                            |(no matching pin)                                             
output716/VPWR                                                |(no matching pin)                                             
mprj_logic_high_inst/vssd1                                    |(no matching pin)                                             
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mgmt_protect and mgmt_protect are equivalent.

Cell xres_buf disconnected node: LVGND
Class xres_buf:  Merged 6 devices.
Warning: Equate pins:  cell xres_buf has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: xres_buf                                           |Circuit 2: xres_buf                                           
--------------------------------------------------------------|--------------------------------------------------------------
A                                                             |A                                                             
X                                                             |X                                                             
VPWR                                                          |VPWR                                                          
LVPWR                                                         |LVPWR                                                         
LVGND                                                         |LVGND                                                         
VGND                                                          |VGND                                                          
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes xres_buf and xres_buf are equivalent.

Cell user_project_wrapper disconnected node: analog_io[0]
Cell user_project_wrapper disconnected node: analog_io[10]
Cell user_project_wrapper disconnected node: analog_io[11]
Cell user_project_wrapper disconnected node: analog_io[12]
Cell user_project_wrapper disconnected node: analog_io[13]
Cell user_project_wrapper disconnected node: analog_io[14]
Cell user_project_wrapper disconnected node: analog_io[15]
Cell user_project_wrapper disconnected node: analog_io[16]
Cell user_project_wrapper disconnected node: analog_io[17]
Cell user_project_wrapper disconnected node: analog_io[18]
Cell user_project_wrapper disconnected node: analog_io[19]
Cell user_project_wrapper disconnected node: analog_io[1]
Cell user_project_wrapper disconnected node: analog_io[20]
Cell user_project_wrapper disconnected node: analog_io[21]
Cell user_project_wrapper disconnected node: analog_io[22]
Cell user_project_wrapper disconnected node: analog_io[23]
Cell user_project_wrapper disconnected node: analog_io[24]
Cell user_project_wrapper disconnected node: analog_io[25]
Cell user_project_wrapper disconnected node: analog_io[26]
Cell user_project_wrapper disconnected node: analog_io[27]
Cell user_project_wrapper disconnected node: analog_io[28]
Cell user_project_wrapper disconnected node: analog_io[2]
Cell user_project_wrapper disconnected node: analog_io[3]
Cell user_project_wrapper disconnected node: analog_io[4]
Cell user_project_wrapper disconnected node: analog_io[5]
Cell user_project_wrapper disconnected node: analog_io[6]
Cell user_project_wrapper disconnected node: analog_io[7]
Cell user_project_wrapper disconnected node: analog_io[8]
Cell user_project_wrapper disconnected node: analog_io[9]
Cell user_project_wrapper disconnected node: io_in[0]
Cell user_project_wrapper disconnected node: io_in[10]
Cell user_project_wrapper disconnected node: io_in[11]
Cell user_project_wrapper disconnected node: io_in[12]
Cell user_project_wrapper disconnected node: io_in[13]
Cell user_project_wrapper disconnected node: io_in[14]
Cell user_project_wrapper disconnected node: io_in[15]
Cell user_project_wrapper disconnected node: io_in[16]
Cell user_project_wrapper disconnected node: io_in[17]
Cell user_project_wrapper disconnected node: io_in[18]
Cell user_project_wrapper disconnected node: io_in[19]
Cell user_project_wrapper disconnected node: io_in[1]
Cell user_project_wrapper disconnected node: io_in[20]
Cell user_project_wrapper disconnected node: io_in[21]
Cell user_project_wrapper disconnected node: io_in[22]
Cell user_project_wrapper disconnected node: io_in[23]
Cell user_project_wrapper disconnected node: io_in[24]
Cell user_project_wrapper disconnected node: io_in[25]
Cell user_project_wrapper disconnected node: io_in[26]
Cell user_project_wrapper disconnected node: io_in[27]
Cell user_project_wrapper disconnected node: io_in[28]
Cell user_project_wrapper disconnected node: io_in[29]
Cell user_project_wrapper disconnected node: io_in[2]
Cell user_project_wrapper disconnected node: io_in[30]
Cell user_project_wrapper disconnected node: io_in[31]
Cell user_project_wrapper disconnected node: io_in[32]
Cell user_project_wrapper disconnected node: io_in[33]
Cell user_project_wrapper disconnected node: io_in[34]
Cell user_project_wrapper disconnected node: io_in[35]
Cell user_project_wrapper disconnected node: io_in[36]
Cell user_project_wrapper disconnected node: io_in[37]
Cell user_project_wrapper disconnected node: io_in[3]
Cell user_project_wrapper disconnected node: io_in[4]
Cell user_project_wrapper disconnected node: io_in[5]
Cell user_project_wrapper disconnected node: io_in[6]
Cell user_project_wrapper disconnected node: io_in[7]
Cell user_project_wrapper disconnected node: io_in[8]
Cell user_project_wrapper disconnected node: io_in[9]
Cell user_project_wrapper disconnected node: io_oeb[0]
Cell user_project_wrapper disconnected node: io_oeb[10]
Cell user_project_wrapper disconnected node: io_oeb[11]
Cell user_project_wrapper disconnected node: io_oeb[12]
Cell user_project_wrapper disconnected node: io_oeb[13]
Cell user_project_wrapper disconnected node: io_oeb[14]
Cell user_project_wrapper disconnected node: io_oeb[15]
Cell user_project_wrapper disconnected node: io_oeb[16]
Cell user_project_wrapper disconnected node: io_oeb[17]
Cell user_project_wrapper disconnected node: io_oeb[18]
Cell user_project_wrapper disconnected node: io_oeb[19]
Cell user_project_wrapper disconnected node: io_oeb[1]
Cell user_project_wrapper disconnected node: io_oeb[20]
Cell user_project_wrapper disconnected node: io_oeb[21]
Cell user_project_wrapper disconnected node: io_oeb[22]
Cell user_project_wrapper disconnected node: io_oeb[23]
Cell user_project_wrapper disconnected node: io_oeb[24]
Cell user_project_wrapper disconnected node: io_oeb[25]
Cell user_project_wrapper disconnected node: io_oeb[26]
Cell user_project_wrapper disconnected node: io_oeb[27]
Cell user_project_wrapper disconnected node: io_oeb[28]
Cell user_project_wrapper disconnected node: io_oeb[29]
Cell user_project_wrapper disconnected node: io_oeb[2]
Cell user_project_wrapper disconnected node: io_oeb[30]
Cell user_project_wrapper disconnected node: io_oeb[31]
Cell user_project_wrapper disconnected node: io_oeb[32]
Cell user_project_wrapper disconnected node: io_oeb[33]
Cell user_project_wrapper disconnected node: io_oeb[34]
Cell user_project_wrapper disconnected node: io_oeb[35]
Cell user_project_wrapper disconnected node: io_oeb[36]
Cell user_project_wrapper disconnected node: io_oeb[37]
Cell user_project_wrapper disconnected node: io_oeb[3]
Cell user_project_wrapper disconnected node: io_oeb[4]
Cell user_project_wrapper disconnected node: io_oeb[5]
Cell user_project_wrapper disconnected node: io_oeb[6]
Cell user_project_wrapper disconnected node: io_oeb[7]
Cell user_project_wrapper disconnected node: io_oeb[8]
Cell user_project_wrapper disconnected node: io_oeb[9]
Cell user_project_wrapper disconnected node: io_out[0]
Cell user_project_wrapper disconnected node: io_out[10]
Cell user_project_wrapper disconnected node: io_out[11]
Cell user_project_wrapper disconnected node: io_out[12]
Cell user_project_wrapper disconnected node: io_out[13]
Cell user_project_wrapper disconnected node: io_out[14]
Cell user_project_wrapper disconnected node: io_out[15]
Cell user_project_wrapper disconnected node: io_out[16]
Cell user_project_wrapper disconnected node: io_out[17]
Cell user_project_wrapper disconnected node: io_out[18]
Cell user_project_wrapper disconnected node: io_out[19]
Cell user_project_wrapper disconnected node: io_out[1]
Cell user_project_wrapper disconnected node: io_out[20]
Cell user_project_wrapper disconnected node: io_out[21]
Cell user_project_wrapper disconnected node: io_out[22]
Cell user_project_wrapper disconnected node: io_out[23]
Cell user_project_wrapper disconnected node: io_out[24]
Cell user_project_wrapper disconnected node: io_out[25]
Cell user_project_wrapper disconnected node: io_out[26]
Cell user_project_wrapper disconnected node: io_out[27]
Cell user_project_wrapper disconnected node: io_out[28]
Cell user_project_wrapper disconnected node: io_out[29]
Cell user_project_wrapper disconnected node: io_out[2]
Cell user_project_wrapper disconnected node: io_out[30]
Cell user_project_wrapper disconnected node: io_out[31]
Cell user_project_wrapper disconnected node: io_out[32]
Cell user_project_wrapper disconnected node: io_out[33]
Cell user_project_wrapper disconnected node: io_out[34]
Cell user_project_wrapper disconnected node: io_out[35]
Cell user_project_wrapper disconnected node: io_out[36]
Cell user_project_wrapper disconnected node: io_out[37]
Cell user_project_wrapper disconnected node: io_out[3]
Cell user_project_wrapper disconnected node: io_out[4]
Cell user_project_wrapper disconnected node: io_out[5]
Cell user_project_wrapper disconnected node: io_out[6]
Cell user_project_wrapper disconnected node: io_out[7]
Cell user_project_wrapper disconnected node: io_out[8]
Cell user_project_wrapper disconnected node: io_out[9]
Cell user_project_wrapper disconnected node: la_data_in[0]
Cell user_project_wrapper disconnected node: la_data_in[100]
Cell user_project_wrapper disconnected node: la_data_in[101]
Cell user_project_wrapper disconnected node: la_data_in[102]
Cell user_project_wrapper disconnected node: la_data_in[103]
Cell user_project_wrapper disconnected node: la_data_in[104]
Cell user_project_wrapper disconnected node: la_data_in[105]
Cell user_project_wrapper disconnected node: la_data_in[106]
Cell user_project_wrapper disconnected node: la_data_in[107]
Cell user_project_wrapper disconnected node: la_data_in[108]
Cell user_project_wrapper disconnected node: la_data_in[109]
Cell user_project_wrapper disconnected node: la_data_in[10]
Cell user_project_wrapper disconnected node: la_data_in[110]
Cell user_project_wrapper disconnected node: la_data_in[111]
Cell user_project_wrapper disconnected node: la_data_in[112]
Cell user_project_wrapper disconnected node: la_data_in[113]
Cell user_project_wrapper disconnected node: la_data_in[114]
Cell user_project_wrapper disconnected node: la_data_in[115]
Cell user_project_wrapper disconnected node: la_data_in[116]
Cell user_project_wrapper disconnected node: la_data_in[117]
Cell user_project_wrapper disconnected node: la_data_in[118]
Cell user_project_wrapper disconnected node: la_data_in[119]
Cell user_project_wrapper disconnected node: la_data_in[11]
Cell user_project_wrapper disconnected node: la_data_in[120]
Cell user_project_wrapper disconnected node: la_data_in[121]
Cell user_project_wrapper disconnected node: la_data_in[122]
Cell user_project_wrapper disconnected node: la_data_in[123]
Cell user_project_wrapper disconnected node: la_data_in[124]
Cell user_project_wrapper disconnected node: la_data_in[125]
Cell user_project_wrapper disconnected node: la_data_in[126]
Cell user_project_wrapper disconnected node: la_data_in[127]
Cell user_project_wrapper disconnected node: la_data_in[12]
Cell user_project_wrapper disconnected node: la_data_in[13]
Cell user_project_wrapper disconnected node: la_data_in[14]
Cell user_project_wrapper disconnected node: la_data_in[15]
Cell user_project_wrapper disconnected node: la_data_in[16]
Cell user_project_wrapper disconnected node: la_data_in[17]
Cell user_project_wrapper disconnected node: la_data_in[18]
Cell user_project_wrapper disconnected node: la_data_in[19]
Cell user_project_wrapper disconnected node: la_data_in[1]
Cell user_project_wrapper disconnected node: la_data_in[20]
Cell user_project_wrapper disconnected node: la_data_in[21]
Cell user_project_wrapper disconnected node: la_data_in[22]
Cell user_project_wrapper disconnected node: la_data_in[23]
Cell user_project_wrapper disconnected node: la_data_in[24]
Cell user_project_wrapper disconnected node: la_data_in[25]
Cell user_project_wrapper disconnected node: la_data_in[26]
Cell user_project_wrapper disconnected node: la_data_in[27]
Cell user_project_wrapper disconnected node: la_data_in[28]
Cell user_project_wrapper disconnected node: la_data_in[29]
Cell user_project_wrapper disconnected node: la_data_in[2]
Cell user_project_wrapper disconnected node: la_data_in[30]
Cell user_project_wrapper disconnected node: la_data_in[31]
Cell user_project_wrapper disconnected node: la_data_in[32]
Cell user_project_wrapper disconnected node: la_data_in[33]
Cell user_project_wrapper disconnected node: la_data_in[34]
Cell user_project_wrapper disconnected node: la_data_in[35]
Cell user_project_wrapper disconnected node: la_data_in[36]
Cell user_project_wrapper disconnected node: la_data_in[37]
Cell user_project_wrapper disconnected node: la_data_in[38]
Cell user_project_wrapper disconnected node: la_data_in[39]
Cell user_project_wrapper disconnected node: la_data_in[3]
Cell user_project_wrapper disconnected node: la_data_in[40]
Cell user_project_wrapper disconnected node: la_data_in[41]
Cell user_project_wrapper disconnected node: la_data_in[42]
Cell user_project_wrapper disconnected node: la_data_in[43]
Cell user_project_wrapper disconnected node: la_data_in[44]
Cell user_project_wrapper disconnected node: la_data_in[45]
Cell user_project_wrapper disconnected node: la_data_in[46]
Cell user_project_wrapper disconnected node: la_data_in[47]
Cell user_project_wrapper disconnected node: la_data_in[48]
Cell user_project_wrapper disconnected node: la_data_in[49]
Cell user_project_wrapper disconnected node: la_data_in[4]
Cell user_project_wrapper disconnected node: la_data_in[50]
Cell user_project_wrapper disconnected node: la_data_in[51]
Cell user_project_wrapper disconnected node: la_data_in[52]
Cell user_project_wrapper disconnected node: la_data_in[53]
Cell user_project_wrapper disconnected node: la_data_in[54]
Cell user_project_wrapper disconnected node: la_data_in[55]
Cell user_project_wrapper disconnected node: la_data_in[56]
Cell user_project_wrapper disconnected node: la_data_in[57]
Cell user_project_wrapper disconnected node: la_data_in[58]
Cell user_project_wrapper disconnected node: la_data_in[59]
Cell user_project_wrapper disconnected node: la_data_in[5]
Cell user_project_wrapper disconnected node: la_data_in[60]
Cell user_project_wrapper disconnected node: la_data_in[61]
Cell user_project_wrapper disconnected node: la_data_in[62]
Cell user_project_wrapper disconnected node: la_data_in[63]
Cell user_project_wrapper disconnected node: la_data_in[64]
Cell user_project_wrapper disconnected node: la_data_in[65]
Cell user_project_wrapper disconnected node: la_data_in[66]
Cell user_project_wrapper disconnected node: la_data_in[67]
Cell user_project_wrapper disconnected node: la_data_in[68]
Cell user_project_wrapper disconnected node: la_data_in[69]
Cell user_project_wrapper disconnected node: la_data_in[6]
Cell user_project_wrapper disconnected node: la_data_in[70]
Cell user_project_wrapper disconnected node: la_data_in[71]
Cell user_project_wrapper disconnected node: la_data_in[72]
Cell user_project_wrapper disconnected node: la_data_in[73]
Cell user_project_wrapper disconnected node: la_data_in[74]
Cell user_project_wrapper disconnected node: la_data_in[75]
Cell user_project_wrapper disconnected node: la_data_in[76]
Cell user_project_wrapper disconnected node: la_data_in[77]
Cell user_project_wrapper disconnected node: la_data_in[78]
Cell user_project_wrapper disconnected node: la_data_in[79]
Cell user_project_wrapper disconnected node: la_data_in[7]
Cell user_project_wrapper disconnected node: la_data_in[80]
Cell user_project_wrapper disconnected node: la_data_in[81]
Cell user_project_wrapper disconnected node: la_data_in[82]
Cell user_project_wrapper disconnected node: la_data_in[83]
Cell user_project_wrapper disconnected node: la_data_in[84]
Cell user_project_wrapper disconnected node: la_data_in[85]
Cell user_project_wrapper disconnected node: la_data_in[86]
Cell user_project_wrapper disconnected node: la_data_in[87]
Cell user_project_wrapper disconnected node: la_data_in[88]
Cell user_project_wrapper disconnected node: la_data_in[89]
Cell user_project_wrapper disconnected node: la_data_in[8]
Cell user_project_wrapper disconnected node: la_data_in[90]
Cell user_project_wrapper disconnected node: la_data_in[91]
Cell user_project_wrapper disconnected node: la_data_in[92]
Cell user_project_wrapper disconnected node: la_data_in[93]
Cell user_project_wrapper disconnected node: la_data_in[94]
Cell user_project_wrapper disconnected node: la_data_in[95]
Cell user_project_wrapper disconnected node: la_data_in[96]
Cell user_project_wrapper disconnected node: la_data_in[97]
Cell user_project_wrapper disconnected node: la_data_in[98]
Cell user_project_wrapper disconnected node: la_data_in[99]
Cell user_project_wrapper disconnected node: la_data_in[9]
Cell user_project_wrapper disconnected node: la_data_out[0]
Cell user_project_wrapper disconnected node: la_data_out[100]
Cell user_project_wrapper disconnected node: la_data_out[101]
Cell user_project_wrapper disconnected node: la_data_out[102]
Cell user_project_wrapper disconnected node: la_data_out[103]
Cell user_project_wrapper disconnected node: la_data_out[104]
Cell user_project_wrapper disconnected node: la_data_out[105]
Cell user_project_wrapper disconnected node: la_data_out[106]
Cell user_project_wrapper disconnected node: la_data_out[107]
Cell user_project_wrapper disconnected node: la_data_out[108]
Cell user_project_wrapper disconnected node: la_data_out[109]
Cell user_project_wrapper disconnected node: la_data_out[10]
Cell user_project_wrapper disconnected node: la_data_out[110]
Cell user_project_wrapper disconnected node: la_data_out[111]
Cell user_project_wrapper disconnected node: la_data_out[112]
Cell user_project_wrapper disconnected node: la_data_out[113]
Cell user_project_wrapper disconnected node: la_data_out[114]
Cell user_project_wrapper disconnected node: la_data_out[115]
Cell user_project_wrapper disconnected node: la_data_out[116]
Cell user_project_wrapper disconnected node: la_data_out[117]
Cell user_project_wrapper disconnected node: la_data_out[118]
Cell user_project_wrapper disconnected node: la_data_out[119]
Cell user_project_wrapper disconnected node: la_data_out[11]
Cell user_project_wrapper disconnected node: la_data_out[120]
Cell user_project_wrapper disconnected node: la_data_out[121]
Cell user_project_wrapper disconnected node: la_data_out[122]
Cell user_project_wrapper disconnected node: la_data_out[123]
Cell user_project_wrapper disconnected node: la_data_out[124]
Cell user_project_wrapper disconnected node: la_data_out[125]
Cell user_project_wrapper disconnected node: la_data_out[126]
Cell user_project_wrapper disconnected node: la_data_out[127]
Cell user_project_wrapper disconnected node: la_data_out[12]
Cell user_project_wrapper disconnected node: la_data_out[13]
Cell user_project_wrapper disconnected node: la_data_out[14]
Cell user_project_wrapper disconnected node: la_data_out[15]
Cell user_project_wrapper disconnected node: la_data_out[16]
Cell user_project_wrapper disconnected node: la_data_out[17]
Cell user_project_wrapper disconnected node: la_data_out[18]
Cell user_project_wrapper disconnected node: la_data_out[19]
Cell user_project_wrapper disconnected node: la_data_out[1]
Cell user_project_wrapper disconnected node: la_data_out[20]
Cell user_project_wrapper disconnected node: la_data_out[21]
Cell user_project_wrapper disconnected node: la_data_out[22]
Cell user_project_wrapper disconnected node: la_data_out[23]
Cell user_project_wrapper disconnected node: la_data_out[24]
Cell user_project_wrapper disconnected node: la_data_out[25]
Cell user_project_wrapper disconnected node: la_data_out[26]
Cell user_project_wrapper disconnected node: la_data_out[27]
Cell user_project_wrapper disconnected node: la_data_out[28]
Cell user_project_wrapper disconnected node: la_data_out[29]
Cell user_project_wrapper disconnected node: la_data_out[2]
Cell user_project_wrapper disconnected node: la_data_out[30]
Cell user_project_wrapper disconnected node: la_data_out[31]
Cell user_project_wrapper disconnected node: la_data_out[32]
Cell user_project_wrapper disconnected node: la_data_out[33]
Cell user_project_wrapper disconnected node: la_data_out[34]
Cell user_project_wrapper disconnected node: la_data_out[35]
Cell user_project_wrapper disconnected node: la_data_out[36]
Cell user_project_wrapper disconnected node: la_data_out[37]
Cell user_project_wrapper disconnected node: la_data_out[38]
Cell user_project_wrapper disconnected node: la_data_out[39]
Cell user_project_wrapper disconnected node: la_data_out[3]
Cell user_project_wrapper disconnected node: la_data_out[40]
Cell user_project_wrapper disconnected node: la_data_out[41]
Cell user_project_wrapper disconnected node: la_data_out[42]
Cell user_project_wrapper disconnected node: la_data_out[43]
Cell user_project_wrapper disconnected node: la_data_out[44]
Cell user_project_wrapper disconnected node: la_data_out[45]
Cell user_project_wrapper disconnected node: la_data_out[46]
Cell user_project_wrapper disconnected node: la_data_out[47]
Cell user_project_wrapper disconnected node: la_data_out[48]
Cell user_project_wrapper disconnected node: la_data_out[49]
Cell user_project_wrapper disconnected node: la_data_out[4]
Cell user_project_wrapper disconnected node: la_data_out[50]
Cell user_project_wrapper disconnected node: la_data_out[51]
Cell user_project_wrapper disconnected node: la_data_out[52]
Cell user_project_wrapper disconnected node: la_data_out[53]
Cell user_project_wrapper disconnected node: la_data_out[54]
Cell user_project_wrapper disconnected node: la_data_out[55]
Cell user_project_wrapper disconnected node: la_data_out[56]
Cell user_project_wrapper disconnected node: la_data_out[57]
Cell user_project_wrapper disconnected node: la_data_out[58]
Cell user_project_wrapper disconnected node: la_data_out[59]
Cell user_project_wrapper disconnected node: la_data_out[5]
Cell user_project_wrapper disconnected node: la_data_out[60]
Cell user_project_wrapper disconnected node: la_data_out[61]
Cell user_project_wrapper disconnected node: la_data_out[62]
Cell user_project_wrapper disconnected node: la_data_out[63]
Cell user_project_wrapper disconnected node: la_data_out[64]
Cell user_project_wrapper disconnected node: la_data_out[65]
Cell user_project_wrapper disconnected node: la_data_out[66]
Cell user_project_wrapper disconnected node: la_data_out[67]
Cell user_project_wrapper disconnected node: la_data_out[68]
Cell user_project_wrapper disconnected node: la_data_out[69]
Cell user_project_wrapper disconnected node: la_data_out[6]
Cell user_project_wrapper disconnected node: la_data_out[70]
Cell user_project_wrapper disconnected node: la_data_out[71]
Cell user_project_wrapper disconnected node: la_data_out[72]
Cell user_project_wrapper disconnected node: la_data_out[73]
Cell user_project_wrapper disconnected node: la_data_out[74]
Cell user_project_wrapper disconnected node: la_data_out[75]
Cell user_project_wrapper disconnected node: la_data_out[76]
Cell user_project_wrapper disconnected node: la_data_out[77]
Cell user_project_wrapper disconnected node: la_data_out[78]
Cell user_project_wrapper disconnected node: la_data_out[79]
Cell user_project_wrapper disconnected node: la_data_out[7]
Cell user_project_wrapper disconnected node: la_data_out[80]
Cell user_project_wrapper disconnected node: la_data_out[81]
Cell user_project_wrapper disconnected node: la_data_out[82]
Cell user_project_wrapper disconnected node: la_data_out[83]
Cell user_project_wrapper disconnected node: la_data_out[84]
Cell user_project_wrapper disconnected node: la_data_out[85]
Cell user_project_wrapper disconnected node: la_data_out[86]
Cell user_project_wrapper disconnected node: la_data_out[87]
Cell user_project_wrapper disconnected node: la_data_out[88]
Cell user_project_wrapper disconnected node: la_data_out[89]
Cell user_project_wrapper disconnected node: la_data_out[8]
Cell user_project_wrapper disconnected node: la_data_out[90]
Cell user_project_wrapper disconnected node: la_data_out[91]
Cell user_project_wrapper disconnected node: la_data_out[92]
Cell user_project_wrapper disconnected node: la_data_out[93]
Cell user_project_wrapper disconnected node: la_data_out[94]
Cell user_project_wrapper disconnected node: la_data_out[95]
Cell user_project_wrapper disconnected node: la_data_out[96]
Cell user_project_wrapper disconnected node: la_data_out[97]
Cell user_project_wrapper disconnected node: la_data_out[98]
Cell user_project_wrapper disconnected node: la_data_out[99]
Cell user_project_wrapper disconnected node: la_data_out[9]
Cell user_project_wrapper disconnected node: la_oenb[0]
Cell user_project_wrapper disconnected node: la_oenb[100]
Cell user_project_wrapper disconnected node: la_oenb[101]
Cell user_project_wrapper disconnected node: la_oenb[102]
Cell user_project_wrapper disconnected node: la_oenb[103]
Cell user_project_wrapper disconnected node: la_oenb[104]
Cell user_project_wrapper disconnected node: la_oenb[105]
Cell user_project_wrapper disconnected node: la_oenb[106]
Cell user_project_wrapper disconnected node: la_oenb[107]
Cell user_project_wrapper disconnected node: la_oenb[108]
Cell user_project_wrapper disconnected node: la_oenb[109]
Cell user_project_wrapper disconnected node: la_oenb[10]
Cell user_project_wrapper disconnected node: la_oenb[110]
Cell user_project_wrapper disconnected node: la_oenb[111]
Cell user_project_wrapper disconnected node: la_oenb[112]
Cell user_project_wrapper disconnected node: la_oenb[113]
Cell user_project_wrapper disconnected node: la_oenb[114]
Cell user_project_wrapper disconnected node: la_oenb[115]
Cell user_project_wrapper disconnected node: la_oenb[116]
Cell user_project_wrapper disconnected node: la_oenb[117]
Cell user_project_wrapper disconnected node: la_oenb[118]
Cell user_project_wrapper disconnected node: la_oenb[119]
Cell user_project_wrapper disconnected node: la_oenb[11]
Cell user_project_wrapper disconnected node: la_oenb[120]
Cell user_project_wrapper disconnected node: la_oenb[121]
Cell user_project_wrapper disconnected node: la_oenb[122]
Cell user_project_wrapper disconnected node: la_oenb[123]
Cell user_project_wrapper disconnected node: la_oenb[124]
Cell user_project_wrapper disconnected node: la_oenb[125]
Cell user_project_wrapper disconnected node: la_oenb[126]
Cell user_project_wrapper disconnected node: la_oenb[127]
Cell user_project_wrapper disconnected node: la_oenb[12]
Cell user_project_wrapper disconnected node: la_oenb[13]
Cell user_project_wrapper disconnected node: la_oenb[14]
Cell user_project_wrapper disconnected node: la_oenb[15]
Cell user_project_wrapper disconnected node: la_oenb[16]
Cell user_project_wrapper disconnected node: la_oenb[17]
Cell user_project_wrapper disconnected node: la_oenb[18]
Cell user_project_wrapper disconnected node: la_oenb[19]
Cell user_project_wrapper disconnected node: la_oenb[1]
Cell user_project_wrapper disconnected node: la_oenb[20]
Cell user_project_wrapper disconnected node: la_oenb[21]
Cell user_project_wrapper disconnected node: la_oenb[22]
Cell user_project_wrapper disconnected node: la_oenb[23]
Cell user_project_wrapper disconnected node: la_oenb[24]
Cell user_project_wrapper disconnected node: la_oenb[25]
Cell user_project_wrapper disconnected node: la_oenb[26]
Cell user_project_wrapper disconnected node: la_oenb[27]
Cell user_project_wrapper disconnected node: la_oenb[28]
Cell user_project_wrapper disconnected node: la_oenb[29]
Cell user_project_wrapper disconnected node: la_oenb[2]
Cell user_project_wrapper disconnected node: la_oenb[30]
Cell user_project_wrapper disconnected node: la_oenb[31]
Cell user_project_wrapper disconnected node: la_oenb[32]
Cell user_project_wrapper disconnected node: la_oenb[33]
Cell user_project_wrapper disconnected node: la_oenb[34]
Cell user_project_wrapper disconnected node: la_oenb[35]
Cell user_project_wrapper disconnected node: la_oenb[36]
Cell user_project_wrapper disconnected node: la_oenb[37]
Cell user_project_wrapper disconnected node: la_oenb[38]
Cell user_project_wrapper disconnected node: la_oenb[39]
Cell user_project_wrapper disconnected node: la_oenb[3]
Cell user_project_wrapper disconnected node: la_oenb[40]
Cell user_project_wrapper disconnected node: la_oenb[41]
Cell user_project_wrapper disconnected node: la_oenb[42]
Cell user_project_wrapper disconnected node: la_oenb[43]
Cell user_project_wrapper disconnected node: la_oenb[44]
Cell user_project_wrapper disconnected node: la_oenb[45]
Cell user_project_wrapper disconnected node: la_oenb[46]
Cell user_project_wrapper disconnected node: la_oenb[47]
Cell user_project_wrapper disconnected node: la_oenb[48]
Cell user_project_wrapper disconnected node: la_oenb[49]
Cell user_project_wrapper disconnected node: la_oenb[4]
Cell user_project_wrapper disconnected node: la_oenb[50]
Cell user_project_wrapper disconnected node: la_oenb[51]
Cell user_project_wrapper disconnected node: la_oenb[52]
Cell user_project_wrapper disconnected node: la_oenb[53]
Cell user_project_wrapper disconnected node: la_oenb[54]
Cell user_project_wrapper disconnected node: la_oenb[55]
Cell user_project_wrapper disconnected node: la_oenb[56]
Cell user_project_wrapper disconnected node: la_oenb[57]
Cell user_project_wrapper disconnected node: la_oenb[58]
Cell user_project_wrapper disconnected node: la_oenb[59]
Cell user_project_wrapper disconnected node: la_oenb[5]
Cell user_project_wrapper disconnected node: la_oenb[60]
Cell user_project_wrapper disconnected node: la_oenb[61]
Cell user_project_wrapper disconnected node: la_oenb[62]
Cell user_project_wrapper disconnected node: la_oenb[63]
Cell user_project_wrapper disconnected node: la_oenb[64]
Cell user_project_wrapper disconnected node: la_oenb[65]
Cell user_project_wrapper disconnected node: la_oenb[66]
Cell user_project_wrapper disconnected node: la_oenb[67]
Cell user_project_wrapper disconnected node: la_oenb[68]
Cell user_project_wrapper disconnected node: la_oenb[69]
Cell user_project_wrapper disconnected node: la_oenb[6]
Cell user_project_wrapper disconnected node: la_oenb[70]
Cell user_project_wrapper disconnected node: la_oenb[71]
Cell user_project_wrapper disconnected node: la_oenb[72]
Cell user_project_wrapper disconnected node: la_oenb[73]
Cell user_project_wrapper disconnected node: la_oenb[74]
Cell user_project_wrapper disconnected node: la_oenb[75]
Cell user_project_wrapper disconnected node: la_oenb[76]
Cell user_project_wrapper disconnected node: la_oenb[77]
Cell user_project_wrapper disconnected node: la_oenb[78]
Cell user_project_wrapper disconnected node: la_oenb[79]
Cell user_project_wrapper disconnected node: la_oenb[7]
Cell user_project_wrapper disconnected node: la_oenb[80]
Cell user_project_wrapper disconnected node: la_oenb[81]
Cell user_project_wrapper disconnected node: la_oenb[82]
Cell user_project_wrapper disconnected node: la_oenb[83]
Cell user_project_wrapper disconnected node: la_oenb[84]
Cell user_project_wrapper disconnected node: la_oenb[85]
Cell user_project_wrapper disconnected node: la_oenb[86]
Cell user_project_wrapper disconnected node: la_oenb[87]
Cell user_project_wrapper disconnected node: la_oenb[88]
Cell user_project_wrapper disconnected node: la_oenb[89]
Cell user_project_wrapper disconnected node: la_oenb[8]
Cell user_project_wrapper disconnected node: la_oenb[90]
Cell user_project_wrapper disconnected node: la_oenb[91]
Cell user_project_wrapper disconnected node: la_oenb[92]
Cell user_project_wrapper disconnected node: la_oenb[93]
Cell user_project_wrapper disconnected node: la_oenb[94]
Cell user_project_wrapper disconnected node: la_oenb[95]
Cell user_project_wrapper disconnected node: la_oenb[96]
Cell user_project_wrapper disconnected node: la_oenb[97]
Cell user_project_wrapper disconnected node: la_oenb[98]
Cell user_project_wrapper disconnected node: la_oenb[99]
Cell user_project_wrapper disconnected node: la_oenb[9]
Cell user_project_wrapper disconnected node: user_clock2
Cell user_project_wrapper disconnected node: user_irq[0]
Cell user_project_wrapper disconnected node: user_irq[1]
Cell user_project_wrapper disconnected node: user_irq[2]
Cell user_project_wrapper disconnected node: vccd1
Cell user_project_wrapper disconnected node: vccd2
Cell user_project_wrapper disconnected node: vdda1
Cell user_project_wrapper disconnected node: vdda2
Cell user_project_wrapper disconnected node: vssa1
Cell user_project_wrapper disconnected node: vssa2
Cell user_project_wrapper disconnected node: vssd1
Cell user_project_wrapper disconnected node: vssd2
Cell user_project_wrapper disconnected node: wb_clk_i
Cell user_project_wrapper disconnected node: wb_rst_i
Cell user_project_wrapper disconnected node: wbs_ack_o
Cell user_project_wrapper disconnected node: wbs_adr_i[0]
Cell user_project_wrapper disconnected node: wbs_adr_i[10]
Cell user_project_wrapper disconnected node: wbs_adr_i[11]
Cell user_project_wrapper disconnected node: wbs_adr_i[12]
Cell user_project_wrapper disconnected node: wbs_adr_i[13]
Cell user_project_wrapper disconnected node: wbs_adr_i[14]
Cell user_project_wrapper disconnected node: wbs_adr_i[15]
Cell user_project_wrapper disconnected node: wbs_adr_i[16]
Cell user_project_wrapper disconnected node: wbs_adr_i[17]
Cell user_project_wrapper disconnected node: wbs_adr_i[18]
Cell user_project_wrapper disconnected node: wbs_adr_i[19]
Cell user_project_wrapper disconnected node: wbs_adr_i[1]
Cell user_project_wrapper disconnected node: wbs_adr_i[20]
Cell user_project_wrapper disconnected node: wbs_adr_i[21]
Cell user_project_wrapper disconnected node: wbs_adr_i[22]
Cell user_project_wrapper disconnected node: wbs_adr_i[23]
Cell user_project_wrapper disconnected node: wbs_adr_i[24]
Cell user_project_wrapper disconnected node: wbs_adr_i[25]
Cell user_project_wrapper disconnected node: wbs_adr_i[26]
Cell user_project_wrapper disconnected node: wbs_adr_i[27]
Cell user_project_wrapper disconnected node: wbs_adr_i[28]
Cell user_project_wrapper disconnected node: wbs_adr_i[29]
Cell user_project_wrapper disconnected node: wbs_adr_i[2]
Cell user_project_wrapper disconnected node: wbs_adr_i[30]
Cell user_project_wrapper disconnected node: wbs_adr_i[31]
Cell user_project_wrapper disconnected node: wbs_adr_i[3]
Cell user_project_wrapper disconnected node: wbs_adr_i[4]
Cell user_project_wrapper disconnected node: wbs_adr_i[5]
Cell user_project_wrapper disconnected node: wbs_adr_i[6]
Cell user_project_wrapper disconnected node: wbs_adr_i[7]
Cell user_project_wrapper disconnected node: wbs_adr_i[8]
Cell user_project_wrapper disconnected node: wbs_adr_i[9]
Cell user_project_wrapper disconnected node: wbs_cyc_i
Cell user_project_wrapper disconnected node: wbs_dat_i[0]
Cell user_project_wrapper disconnected node: wbs_dat_i[10]
Cell user_project_wrapper disconnected node: wbs_dat_i[11]
Cell user_project_wrapper disconnected node: wbs_dat_i[12]
Cell user_project_wrapper disconnected node: wbs_dat_i[13]
Cell user_project_wrapper disconnected node: wbs_dat_i[14]
Cell user_project_wrapper disconnected node: wbs_dat_i[15]
Cell user_project_wrapper disconnected node: wbs_dat_i[16]
Cell user_project_wrapper disconnected node: wbs_dat_i[17]
Cell user_project_wrapper disconnected node: wbs_dat_i[18]
Cell user_project_wrapper disconnected node: wbs_dat_i[19]
Cell user_project_wrapper disconnected node: wbs_dat_i[1]
Cell user_project_wrapper disconnected node: wbs_dat_i[20]
Cell user_project_wrapper disconnected node: wbs_dat_i[21]
Cell user_project_wrapper disconnected node: wbs_dat_i[22]
Cell user_project_wrapper disconnected node: wbs_dat_i[23]
Cell user_project_wrapper disconnected node: wbs_dat_i[24]
Cell user_project_wrapper disconnected node: wbs_dat_i[25]
Cell user_project_wrapper disconnected node: wbs_dat_i[26]
Cell user_project_wrapper disconnected node: wbs_dat_i[27]
Cell user_project_wrapper disconnected node: wbs_dat_i[28]
Cell user_project_wrapper disconnected node: wbs_dat_i[29]
Cell user_project_wrapper disconnected node: wbs_dat_i[2]
Cell user_project_wrapper disconnected node: wbs_dat_i[30]
Cell user_project_wrapper disconnected node: wbs_dat_i[31]
Cell user_project_wrapper disconnected node: wbs_dat_i[3]
Cell user_project_wrapper disconnected node: wbs_dat_i[4]
Cell user_project_wrapper disconnected node: wbs_dat_i[5]
Cell user_project_wrapper disconnected node: wbs_dat_i[6]
Cell user_project_wrapper disconnected node: wbs_dat_i[7]
Cell user_project_wrapper disconnected node: wbs_dat_i[8]
Cell user_project_wrapper disconnected node: wbs_dat_i[9]
Cell user_project_wrapper disconnected node: wbs_dat_o[0]
Cell user_project_wrapper disconnected node: wbs_dat_o[10]
Cell user_project_wrapper disconnected node: wbs_dat_o[11]
Cell user_project_wrapper disconnected node: wbs_dat_o[12]
Cell user_project_wrapper disconnected node: wbs_dat_o[13]
Cell user_project_wrapper disconnected node: wbs_dat_o[14]
Cell user_project_wrapper disconnected node: wbs_dat_o[15]
Cell user_project_wrapper disconnected node: wbs_dat_o[16]
Cell user_project_wrapper disconnected node: wbs_dat_o[17]
Cell user_project_wrapper disconnected node: wbs_dat_o[18]
Cell user_project_wrapper disconnected node: wbs_dat_o[19]
Cell user_project_wrapper disconnected node: wbs_dat_o[1]
Cell user_project_wrapper disconnected node: wbs_dat_o[20]
Cell user_project_wrapper disconnected node: wbs_dat_o[21]
Cell user_project_wrapper disconnected node: wbs_dat_o[22]
Cell user_project_wrapper disconnected node: wbs_dat_o[23]
Cell user_project_wrapper disconnected node: wbs_dat_o[24]
Cell user_project_wrapper disconnected node: wbs_dat_o[25]
Cell user_project_wrapper disconnected node: wbs_dat_o[26]
Cell user_project_wrapper disconnected node: wbs_dat_o[27]
Cell user_project_wrapper disconnected node: wbs_dat_o[28]
Cell user_project_wrapper disconnected node: wbs_dat_o[29]
Cell user_project_wrapper disconnected node: wbs_dat_o[2]
Cell user_project_wrapper disconnected node: wbs_dat_o[30]
Cell user_project_wrapper disconnected node: wbs_dat_o[31]
Cell user_project_wrapper disconnected node: wbs_dat_o[3]
Cell user_project_wrapper disconnected node: wbs_dat_o[4]
Cell user_project_wrapper disconnected node: wbs_dat_o[5]
Cell user_project_wrapper disconnected node: wbs_dat_o[6]
Cell user_project_wrapper disconnected node: wbs_dat_o[7]
Cell user_project_wrapper disconnected node: wbs_dat_o[8]
Cell user_project_wrapper disconnected node: wbs_dat_o[9]
Cell user_project_wrapper disconnected node: wbs_sel_i[0]
Cell user_project_wrapper disconnected node: wbs_sel_i[1]
Cell user_project_wrapper disconnected node: wbs_sel_i[2]
Cell user_project_wrapper disconnected node: wbs_sel_i[3]
Cell user_project_wrapper disconnected node: wbs_stb_i
Cell user_project_wrapper disconnected node: wbs_we_i
Warning: Equate pins:  cell user_project_wrapper has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: user_project_wrapper                               |Circuit 2: user_project_wrapper                               
--------------------------------------------------------------|--------------------------------------------------------------
analog_io[0]                                                  |analog_io[0]                                                  
analog_io[10]                                                 |analog_io[10]                                                 
analog_io[11]                                                 |analog_io[11]                                                 
analog_io[12]                                                 |analog_io[12]                                                 
analog_io[13]                                                 |analog_io[13]                                                 
analog_io[14]                                                 |analog_io[14]                                                 
analog_io[15]                                                 |analog_io[15]                                                 
analog_io[16]                                                 |analog_io[16]                                                 
analog_io[17]                                                 |analog_io[17]                                                 
analog_io[18]                                                 |analog_io[18]                                                 
analog_io[19]                                                 |analog_io[19]                                                 
analog_io[1]                                                  |analog_io[1]                                                  
analog_io[20]                                                 |analog_io[20]                                                 
analog_io[21]                                                 |analog_io[21]                                                 
analog_io[22]                                                 |analog_io[22]                                                 
analog_io[23]                                                 |analog_io[23]                                                 
analog_io[24]                                                 |analog_io[24]                                                 
analog_io[25]                                                 |analog_io[25]                                                 
analog_io[26]                                                 |analog_io[26]                                                 
analog_io[27]                                                 |analog_io[27]                                                 
analog_io[28]                                                 |analog_io[28]                                                 
analog_io[2]                                                  |analog_io[2]                                                  
analog_io[3]                                                  |analog_io[3]                                                  
analog_io[4]                                                  |analog_io[4]                                                  
analog_io[5]                                                  |analog_io[5]                                                  
analog_io[6]                                                  |analog_io[6]                                                  
analog_io[7]                                                  |analog_io[7]                                                  
analog_io[8]                                                  |analog_io[8]                                                  
analog_io[9]                                                  |analog_io[9]                                                  
io_in[0]                                                      |io_in[0]                                                      
io_in[10]                                                     |io_in[10]                                                     
io_in[11]                                                     |io_in[11]                                                     
io_in[12]                                                     |io_in[12]                                                     
io_in[13]                                                     |io_in[13]                                                     
io_in[14]                                                     |io_in[14]                                                     
io_in[15]                                                     |io_in[15]                                                     
io_in[16]                                                     |io_in[16]                                                     
io_in[17]                                                     |io_in[17]                                                     
io_in[18]                                                     |io_in[18]                                                     
io_in[19]                                                     |io_in[19]                                                     
io_in[1]                                                      |io_in[1]                                                      
io_in[20]                                                     |io_in[20]                                                     
io_in[21]                                                     |io_in[21]                                                     
io_in[22]                                                     |io_in[22]                                                     
io_in[23]                                                     |io_in[23]                                                     
io_in[24]                                                     |io_in[24]                                                     
io_in[25]                                                     |io_in[25]                                                     
io_in[26]                                                     |io_in[26]                                                     
io_in[27]                                                     |io_in[27]                                                     
io_in[28]                                                     |io_in[28]                                                     
io_in[29]                                                     |io_in[29]                                                     
io_in[2]                                                      |io_in[2]                                                      
io_in[30]                                                     |io_in[30]                                                     
io_in[31]                                                     |io_in[31]                                                     
io_in[32]                                                     |io_in[32]                                                     
io_in[33]                                                     |io_in[33]                                                     
io_in[34]                                                     |io_in[34]                                                     
io_in[35]                                                     |io_in[35]                                                     
io_in[36]                                                     |io_in[36]                                                     
io_in[37]                                                     |io_in[37]                                                     
io_in[3]                                                      |io_in[3]                                                      
io_in[4]                                                      |io_in[4]                                                      
io_in[5]                                                      |io_in[5]                                                      
io_in[6]                                                      |io_in[6]                                                      
io_in[7]                                                      |io_in[7]                                                      
io_in[8]                                                      |io_in[8]                                                      
io_in[9]                                                      |io_in[9]                                                      
io_oeb[0]                                                     |io_oeb[0]                                                     
io_oeb[10]                                                    |io_oeb[10]                                                    
io_oeb[11]                                                    |io_oeb[11]                                                    
io_oeb[12]                                                    |io_oeb[12]                                                    
io_oeb[13]                                                    |io_oeb[13]                                                    
io_oeb[14]                                                    |io_oeb[14]                                                    
io_oeb[15]                                                    |io_oeb[15]                                                    
io_oeb[16]                                                    |io_oeb[16]                                                    
io_oeb[17]                                                    |io_oeb[17]                                                    
io_oeb[18]                                                    |io_oeb[18]                                                    
io_oeb[19]                                                    |io_oeb[19]                                                    
io_oeb[1]                                                     |io_oeb[1]                                                     
io_oeb[20]                                                    |io_oeb[20]                                                    
io_oeb[21]                                                    |io_oeb[21]                                                    
io_oeb[22]                                                    |io_oeb[22]                                                    
io_oeb[23]                                                    |io_oeb[23]                                                    
io_oeb[24]                                                    |io_oeb[24]                                                    
io_oeb[25]                                                    |io_oeb[25]                                                    
io_oeb[26]                                                    |io_oeb[26]                                                    
io_oeb[27]                                                    |io_oeb[27]                                                    
io_oeb[28]                                                    |io_oeb[28]                                                    
io_oeb[29]                                                    |io_oeb[29]                                                    
io_oeb[2]                                                     |io_oeb[2]                                                     
io_oeb[30]                                                    |io_oeb[30]                                                    
io_oeb[31]                                                    |io_oeb[31]                                                    
io_oeb[32]                                                    |io_oeb[32]                                                    
io_oeb[33]                                                    |io_oeb[33]                                                    
io_oeb[34]                                                    |io_oeb[34]                                                    
io_oeb[35]                                                    |io_oeb[35]                                                    
io_oeb[36]                                                    |io_oeb[36]                                                    
io_oeb[37]                                                    |io_oeb[37]                                                    
io_oeb[3]                                                     |io_oeb[3]                                                     
io_oeb[4]                                                     |io_oeb[4]                                                     
io_oeb[5]                                                     |io_oeb[5]                                                     
io_oeb[6]                                                     |io_oeb[6]                                                     
io_oeb[7]                                                     |io_oeb[7]                                                     
io_oeb[8]                                                     |io_oeb[8]                                                     
io_oeb[9]                                                     |io_oeb[9]                                                     
io_out[0]                                                     |io_out[0]                                                     
io_out[10]                                                    |io_out[10]                                                    
io_out[11]                                                    |io_out[11]                                                    
io_out[12]                                                    |io_out[12]                                                    
io_out[13]                                                    |io_out[13]                                                    
io_out[14]                                                    |io_out[14]                                                    
io_out[15]                                                    |io_out[15]                                                    
io_out[16]                                                    |io_out[16]                                                    
io_out[17]                                                    |io_out[17]                                                    
io_out[18]                                                    |io_out[18]                                                    
io_out[19]                                                    |io_out[19]                                                    
io_out[1]                                                     |io_out[1]                                                     
io_out[20]                                                    |io_out[20]                                                    
io_out[21]                                                    |io_out[21]                                                    
io_out[22]                                                    |io_out[22]                                                    
io_out[23]                                                    |io_out[23]                                                    
io_out[24]                                                    |io_out[24]                                                    
io_out[25]                                                    |io_out[25]                                                    
io_out[26]                                                    |io_out[26]                                                    
io_out[27]                                                    |io_out[27]                                                    
io_out[28]                                                    |io_out[28]                                                    
io_out[29]                                                    |io_out[29]                                                    
io_out[2]                                                     |io_out[2]                                                     
io_out[30]                                                    |io_out[30]                                                    
io_out[31]                                                    |io_out[31]                                                    
io_out[32]                                                    |io_out[32]                                                    
io_out[33]                                                    |io_out[33]                                                    
io_out[34]                                                    |io_out[34]                                                    
io_out[35]                                                    |io_out[35]                                                    
io_out[36]                                                    |io_out[36]                                                    
io_out[37]                                                    |io_out[37]                                                    
io_out[3]                                                     |io_out[3]                                                     
io_out[4]                                                     |io_out[4]                                                     
io_out[5]                                                     |io_out[5]                                                     
io_out[6]                                                     |io_out[6]                                                     
io_out[7]                                                     |io_out[7]                                                     
io_out[8]                                                     |io_out[8]                                                     
io_out[9]                                                     |io_out[9]                                                     
la_data_in[0]                                                 |la_data_in[0]                                                 
la_data_in[100]                                               |la_data_in[100]                                               
la_data_in[101]                                               |la_data_in[101]                                               
la_data_in[102]                                               |la_data_in[102]                                               
la_data_in[103]                                               |la_data_in[103]                                               
la_data_in[104]                                               |la_data_in[104]                                               
la_data_in[105]                                               |la_data_in[105]                                               
la_data_in[106]                                               |la_data_in[106]                                               
la_data_in[107]                                               |la_data_in[107]                                               
la_data_in[108]                                               |la_data_in[108]                                               
la_data_in[109]                                               |la_data_in[109]                                               
la_data_in[10]                                                |la_data_in[10]                                                
la_data_in[110]                                               |la_data_in[110]                                               
la_data_in[111]                                               |la_data_in[111]                                               
la_data_in[112]                                               |la_data_in[112]                                               
la_data_in[113]                                               |la_data_in[113]                                               
la_data_in[114]                                               |la_data_in[114]                                               
la_data_in[115]                                               |la_data_in[115]                                               
la_data_in[116]                                               |la_data_in[116]                                               
la_data_in[117]                                               |la_data_in[117]                                               
la_data_in[118]                                               |la_data_in[118]                                               
la_data_in[119]                                               |la_data_in[119]                                               
la_data_in[11]                                                |la_data_in[11]                                                
la_data_in[120]                                               |la_data_in[120]                                               
la_data_in[121]                                               |la_data_in[121]                                               
la_data_in[122]                                               |la_data_in[122]                                               
la_data_in[123]                                               |la_data_in[123]                                               
la_data_in[124]                                               |la_data_in[124]                                               
la_data_in[125]                                               |la_data_in[125]                                               
la_data_in[126]                                               |la_data_in[126]                                               
la_data_in[127]                                               |la_data_in[127]                                               
la_data_in[12]                                                |la_data_in[12]                                                
la_data_in[13]                                                |la_data_in[13]                                                
la_data_in[14]                                                |la_data_in[14]                                                
la_data_in[15]                                                |la_data_in[15]                                                
la_data_in[16]                                                |la_data_in[16]                                                
la_data_in[17]                                                |la_data_in[17]                                                
la_data_in[18]                                                |la_data_in[18]                                                
la_data_in[19]                                                |la_data_in[19]                                                
la_data_in[1]                                                 |la_data_in[1]                                                 
la_data_in[20]                                                |la_data_in[20]                                                
la_data_in[21]                                                |la_data_in[21]                                                
la_data_in[22]                                                |la_data_in[22]                                                
la_data_in[23]                                                |la_data_in[23]                                                
la_data_in[24]                                                |la_data_in[24]                                                
la_data_in[25]                                                |la_data_in[25]                                                
la_data_in[26]                                                |la_data_in[26]                                                
la_data_in[27]                                                |la_data_in[27]                                                
la_data_in[28]                                                |la_data_in[28]                                                
la_data_in[29]                                                |la_data_in[29]                                                
la_data_in[2]                                                 |la_data_in[2]                                                 
la_data_in[30]                                                |la_data_in[30]                                                
la_data_in[31]                                                |la_data_in[31]                                                
la_data_in[32]                                                |la_data_in[32]                                                
la_data_in[33]                                                |la_data_in[33]                                                
la_data_in[34]                                                |la_data_in[34]                                                
la_data_in[35]                                                |la_data_in[35]                                                
la_data_in[36]                                                |la_data_in[36]                                                
la_data_in[37]                                                |la_data_in[37]                                                
la_data_in[38]                                                |la_data_in[38]                                                
la_data_in[39]                                                |la_data_in[39]                                                
la_data_in[3]                                                 |la_data_in[3]                                                 
la_data_in[40]                                                |la_data_in[40]                                                
la_data_in[41]                                                |la_data_in[41]                                                
la_data_in[42]                                                |la_data_in[42]                                                
la_data_in[43]                                                |la_data_in[43]                                                
la_data_in[44]                                                |la_data_in[44]                                                
la_data_in[45]                                                |la_data_in[45]                                                
la_data_in[46]                                                |la_data_in[46]                                                
la_data_in[47]                                                |la_data_in[47]                                                
la_data_in[48]                                                |la_data_in[48]                                                
la_data_in[49]                                                |la_data_in[49]                                                
la_data_in[4]                                                 |la_data_in[4]                                                 
la_data_in[50]                                                |la_data_in[50]                                                
la_data_in[51]                                                |la_data_in[51]                                                
la_data_in[52]                                                |la_data_in[52]                                                
la_data_in[53]                                                |la_data_in[53]                                                
la_data_in[54]                                                |la_data_in[54]                                                
la_data_in[55]                                                |la_data_in[55]                                                
la_data_in[56]                                                |la_data_in[56]                                                
la_data_in[57]                                                |la_data_in[57]                                                
la_data_in[58]                                                |la_data_in[58]                                                
la_data_in[59]                                                |la_data_in[59]                                                
la_data_in[5]                                                 |la_data_in[5]                                                 
la_data_in[60]                                                |la_data_in[60]                                                
la_data_in[61]                                                |la_data_in[61]                                                
la_data_in[62]                                                |la_data_in[62]                                                
la_data_in[63]                                                |la_data_in[63]                                                
la_data_in[64]                                                |la_data_in[64]                                                
la_data_in[65]                                                |la_data_in[65]                                                
la_data_in[66]                                                |la_data_in[66]                                                
la_data_in[67]                                                |la_data_in[67]                                                
la_data_in[68]                                                |la_data_in[68]                                                
la_data_in[69]                                                |la_data_in[69]                                                
la_data_in[6]                                                 |la_data_in[6]                                                 
la_data_in[70]                                                |la_data_in[70]                                                
la_data_in[71]                                                |la_data_in[71]                                                
la_data_in[72]                                                |la_data_in[72]                                                
la_data_in[73]                                                |la_data_in[73]                                                
la_data_in[74]                                                |la_data_in[74]                                                
la_data_in[75]                                                |la_data_in[75]                                                
la_data_in[76]                                                |la_data_in[76]                                                
la_data_in[77]                                                |la_data_in[77]                                                
la_data_in[78]                                                |la_data_in[78]                                                
la_data_in[79]                                                |la_data_in[79]                                                
la_data_in[7]                                                 |la_data_in[7]                                                 
la_data_in[80]                                                |la_data_in[80]                                                
la_data_in[81]                                                |la_data_in[81]                                                
la_data_in[82]                                                |la_data_in[82]                                                
la_data_in[83]                                                |la_data_in[83]                                                
la_data_in[84]                                                |la_data_in[84]                                                
la_data_in[85]                                                |la_data_in[85]                                                
la_data_in[86]                                                |la_data_in[86]                                                
la_data_in[87]                                                |la_data_in[87]                                                
la_data_in[88]                                                |la_data_in[88]                                                
la_data_in[89]                                                |la_data_in[89]                                                
la_data_in[8]                                                 |la_data_in[8]                                                 
la_data_in[90]                                                |la_data_in[90]                                                
la_data_in[91]                                                |la_data_in[91]                                                
la_data_in[92]                                                |la_data_in[92]                                                
la_data_in[93]                                                |la_data_in[93]                                                
la_data_in[94]                                                |la_data_in[94]                                                
la_data_in[95]                                                |la_data_in[95]                                                
la_data_in[96]                                                |la_data_in[96]                                                
la_data_in[97]                                                |la_data_in[97]                                                
la_data_in[98]                                                |la_data_in[98]                                                
la_data_in[99]                                                |la_data_in[99]                                                
la_data_in[9]                                                 |la_data_in[9]                                                 
la_data_out[0]                                                |la_data_out[0]                                                
la_data_out[100]                                              |la_data_out[100]                                              
la_data_out[101]                                              |la_data_out[101]                                              
la_data_out[102]                                              |la_data_out[102]                                              
la_data_out[103]                                              |la_data_out[103]                                              
la_data_out[104]                                              |la_data_out[104]                                              
la_data_out[105]                                              |la_data_out[105]                                              
la_data_out[106]                                              |la_data_out[106]                                              
la_data_out[107]                                              |la_data_out[107]                                              
la_data_out[108]                                              |la_data_out[108]                                              
la_data_out[109]                                              |la_data_out[109]                                              
la_data_out[10]                                               |la_data_out[10]                                               
la_data_out[110]                                              |la_data_out[110]                                              
la_data_out[111]                                              |la_data_out[111]                                              
la_data_out[112]                                              |la_data_out[112]                                              
la_data_out[113]                                              |la_data_out[113]                                              
la_data_out[114]                                              |la_data_out[114]                                              
la_data_out[115]                                              |la_data_out[115]                                              
la_data_out[116]                                              |la_data_out[116]                                              
la_data_out[117]                                              |la_data_out[117]                                              
la_data_out[118]                                              |la_data_out[118]                                              
la_data_out[119]                                              |la_data_out[119]                                              
la_data_out[11]                                               |la_data_out[11]                                               
la_data_out[120]                                              |la_data_out[120]                                              
la_data_out[121]                                              |la_data_out[121]                                              
la_data_out[122]                                              |la_data_out[122]                                              
la_data_out[123]                                              |la_data_out[123]                                              
la_data_out[124]                                              |la_data_out[124]                                              
la_data_out[125]                                              |la_data_out[125]                                              
la_data_out[126]                                              |la_data_out[126]                                              
la_data_out[127]                                              |la_data_out[127]                                              
la_data_out[12]                                               |la_data_out[12]                                               
la_data_out[13]                                               |la_data_out[13]                                               
la_data_out[14]                                               |la_data_out[14]                                               
la_data_out[15]                                               |la_data_out[15]                                               
la_data_out[16]                                               |la_data_out[16]                                               
la_data_out[17]                                               |la_data_out[17]                                               
la_data_out[18]                                               |la_data_out[18]                                               
la_data_out[19]                                               |la_data_out[19]                                               
la_data_out[1]                                                |la_data_out[1]                                                
la_data_out[20]                                               |la_data_out[20]                                               
la_data_out[21]                                               |la_data_out[21]                                               
la_data_out[22]                                               |la_data_out[22]                                               
la_data_out[23]                                               |la_data_out[23]                                               
la_data_out[24]                                               |la_data_out[24]                                               
la_data_out[25]                                               |la_data_out[25]                                               
la_data_out[26]                                               |la_data_out[26]                                               
la_data_out[27]                                               |la_data_out[27]                                               
la_data_out[28]                                               |la_data_out[28]                                               
la_data_out[29]                                               |la_data_out[29]                                               
la_data_out[2]                                                |la_data_out[2]                                                
la_data_out[30]                                               |la_data_out[30]                                               
la_data_out[31]                                               |la_data_out[31]                                               
la_data_out[32]                                               |la_data_out[32]                                               
la_data_out[33]                                               |la_data_out[33]                                               
la_data_out[34]                                               |la_data_out[34]                                               
la_data_out[35]                                               |la_data_out[35]                                               
la_data_out[36]                                               |la_data_out[36]                                               
la_data_out[37]                                               |la_data_out[37]                                               
la_data_out[38]                                               |la_data_out[38]                                               
la_data_out[39]                                               |la_data_out[39]                                               
la_data_out[3]                                                |la_data_out[3]                                                
la_data_out[40]                                               |la_data_out[40]                                               
la_data_out[41]                                               |la_data_out[41]                                               
la_data_out[42]                                               |la_data_out[42]                                               
la_data_out[43]                                               |la_data_out[43]                                               
la_data_out[44]                                               |la_data_out[44]                                               
la_data_out[45]                                               |la_data_out[45]                                               
la_data_out[46]                                               |la_data_out[46]                                               
la_data_out[47]                                               |la_data_out[47]                                               
la_data_out[48]                                               |la_data_out[48]                                               
la_data_out[49]                                               |la_data_out[49]                                               
la_data_out[4]                                                |la_data_out[4]                                                
la_data_out[50]                                               |la_data_out[50]                                               
la_data_out[51]                                               |la_data_out[51]                                               
la_data_out[52]                                               |la_data_out[52]                                               
la_data_out[53]                                               |la_data_out[53]                                               
la_data_out[54]                                               |la_data_out[54]                                               
la_data_out[55]                                               |la_data_out[55]                                               
la_data_out[56]                                               |la_data_out[56]                                               
la_data_out[57]                                               |la_data_out[57]                                               
la_data_out[58]                                               |la_data_out[58]                                               
la_data_out[59]                                               |la_data_out[59]                                               
la_data_out[5]                                                |la_data_out[5]                                                
la_data_out[60]                                               |la_data_out[60]                                               
la_data_out[61]                                               |la_data_out[61]                                               
la_data_out[62]                                               |la_data_out[62]                                               
la_data_out[63]                                               |la_data_out[63]                                               
la_data_out[64]                                               |la_data_out[64]                                               
la_data_out[65]                                               |la_data_out[65]                                               
la_data_out[66]                                               |la_data_out[66]                                               
la_data_out[67]                                               |la_data_out[67]                                               
la_data_out[68]                                               |la_data_out[68]                                               
la_data_out[69]                                               |la_data_out[69]                                               
la_data_out[6]                                                |la_data_out[6]                                                
la_data_out[70]                                               |la_data_out[70]                                               
la_data_out[71]                                               |la_data_out[71]                                               
la_data_out[72]                                               |la_data_out[72]                                               
la_data_out[73]                                               |la_data_out[73]                                               
la_data_out[74]                                               |la_data_out[74]                                               
la_data_out[75]                                               |la_data_out[75]                                               
la_data_out[76]                                               |la_data_out[76]                                               
la_data_out[77]                                               |la_data_out[77]                                               
la_data_out[78]                                               |la_data_out[78]                                               
la_data_out[79]                                               |la_data_out[79]                                               
la_data_out[7]                                                |la_data_out[7]                                                
la_data_out[80]                                               |la_data_out[80]                                               
la_data_out[81]                                               |la_data_out[81]                                               
la_data_out[82]                                               |la_data_out[82]                                               
la_data_out[83]                                               |la_data_out[83]                                               
la_data_out[84]                                               |la_data_out[84]                                               
la_data_out[85]                                               |la_data_out[85]                                               
la_data_out[86]                                               |la_data_out[86]                                               
la_data_out[87]                                               |la_data_out[87]                                               
la_data_out[88]                                               |la_data_out[88]                                               
la_data_out[89]                                               |la_data_out[89]                                               
la_data_out[8]                                                |la_data_out[8]                                                
la_data_out[90]                                               |la_data_out[90]                                               
la_data_out[91]                                               |la_data_out[91]                                               
la_data_out[92]                                               |la_data_out[92]                                               
la_data_out[93]                                               |la_data_out[93]                                               
la_data_out[94]                                               |la_data_out[94]                                               
la_data_out[95]                                               |la_data_out[95]                                               
la_data_out[96]                                               |la_data_out[96]                                               
la_data_out[97]                                               |la_data_out[97]                                               
la_data_out[98]                                               |la_data_out[98]                                               
la_data_out[99]                                               |la_data_out[99]                                               
la_data_out[9]                                                |la_data_out[9]                                                
la_oenb[0]                                                    |la_oenb[0]                                                    
la_oenb[100]                                                  |la_oenb[100]                                                  
la_oenb[101]                                                  |la_oenb[101]                                                  
la_oenb[102]                                                  |la_oenb[102]                                                  
la_oenb[103]                                                  |la_oenb[103]                                                  
la_oenb[104]                                                  |la_oenb[104]                                                  
la_oenb[105]                                                  |la_oenb[105]                                                  
la_oenb[106]                                                  |la_oenb[106]                                                  
la_oenb[107]                                                  |la_oenb[107]                                                  
la_oenb[108]                                                  |la_oenb[108]                                                  
la_oenb[109]                                                  |la_oenb[109]                                                  
la_oenb[10]                                                   |la_oenb[10]                                                   
la_oenb[110]                                                  |la_oenb[110]                                                  
la_oenb[111]                                                  |la_oenb[111]                                                  
la_oenb[112]                                                  |la_oenb[112]                                                  
la_oenb[113]                                                  |la_oenb[113]                                                  
la_oenb[114]                                                  |la_oenb[114]                                                  
la_oenb[115]                                                  |la_oenb[115]                                                  
la_oenb[116]                                                  |la_oenb[116]                                                  
la_oenb[117]                                                  |la_oenb[117]                                                  
la_oenb[118]                                                  |la_oenb[118]                                                  
la_oenb[119]                                                  |la_oenb[119]                                                  
la_oenb[11]                                                   |la_oenb[11]                                                   
la_oenb[120]                                                  |la_oenb[120]                                                  
la_oenb[121]                                                  |la_oenb[121]                                                  
la_oenb[122]                                                  |la_oenb[122]                                                  
la_oenb[123]                                                  |la_oenb[123]                                                  
la_oenb[124]                                                  |la_oenb[124]                                                  
la_oenb[125]                                                  |la_oenb[125]                                                  
la_oenb[126]                                                  |la_oenb[126]                                                  
la_oenb[127]                                                  |la_oenb[127]                                                  
la_oenb[12]                                                   |la_oenb[12]                                                   
la_oenb[13]                                                   |la_oenb[13]                                                   
la_oenb[14]                                                   |la_oenb[14]                                                   
la_oenb[15]                                                   |la_oenb[15]                                                   
la_oenb[16]                                                   |la_oenb[16]                                                   
la_oenb[17]                                                   |la_oenb[17]                                                   
la_oenb[18]                                                   |la_oenb[18]                                                   
la_oenb[19]                                                   |la_oenb[19]                                                   
la_oenb[1]                                                    |la_oenb[1]                                                    
la_oenb[20]                                                   |la_oenb[20]                                                   
la_oenb[21]                                                   |la_oenb[21]                                                   
la_oenb[22]                                                   |la_oenb[22]                                                   
la_oenb[23]                                                   |la_oenb[23]                                                   
la_oenb[24]                                                   |la_oenb[24]                                                   
la_oenb[25]                                                   |la_oenb[25]                                                   
la_oenb[26]                                                   |la_oenb[26]                                                   
la_oenb[27]                                                   |la_oenb[27]                                                   
la_oenb[28]                                                   |la_oenb[28]                                                   
la_oenb[29]                                                   |la_oenb[29]                                                   
la_oenb[2]                                                    |la_oenb[2]                                                    
la_oenb[30]                                                   |la_oenb[30]                                                   
la_oenb[31]                                                   |la_oenb[31]                                                   
la_oenb[32]                                                   |la_oenb[32]                                                   
la_oenb[33]                                                   |la_oenb[33]                                                   
la_oenb[34]                                                   |la_oenb[34]                                                   
la_oenb[35]                                                   |la_oenb[35]                                                   
la_oenb[36]                                                   |la_oenb[36]                                                   
la_oenb[37]                                                   |la_oenb[37]                                                   
la_oenb[38]                                                   |la_oenb[38]                                                   
la_oenb[39]                                                   |la_oenb[39]                                                   
la_oenb[3]                                                    |la_oenb[3]                                                    
la_oenb[40]                                                   |la_oenb[40]                                                   
la_oenb[41]                                                   |la_oenb[41]                                                   
la_oenb[42]                                                   |la_oenb[42]                                                   
la_oenb[43]                                                   |la_oenb[43]                                                   
la_oenb[44]                                                   |la_oenb[44]                                                   
la_oenb[45]                                                   |la_oenb[45]                                                   
la_oenb[46]                                                   |la_oenb[46]                                                   
la_oenb[47]                                                   |la_oenb[47]                                                   
la_oenb[48]                                                   |la_oenb[48]                                                   
la_oenb[49]                                                   |la_oenb[49]                                                   
la_oenb[4]                                                    |la_oenb[4]                                                    
la_oenb[50]                                                   |la_oenb[50]                                                   
la_oenb[51]                                                   |la_oenb[51]                                                   
la_oenb[52]                                                   |la_oenb[52]                                                   
la_oenb[53]                                                   |la_oenb[53]                                                   
la_oenb[54]                                                   |la_oenb[54]                                                   
la_oenb[55]                                                   |la_oenb[55]                                                   
la_oenb[56]                                                   |la_oenb[56]                                                   
la_oenb[57]                                                   |la_oenb[57]                                                   
la_oenb[58]                                                   |la_oenb[58]                                                   
la_oenb[59]                                                   |la_oenb[59]                                                   
la_oenb[5]                                                    |la_oenb[5]                                                    
la_oenb[60]                                                   |la_oenb[60]                                                   
la_oenb[61]                                                   |la_oenb[61]                                                   
la_oenb[62]                                                   |la_oenb[62]                                                   
la_oenb[63]                                                   |la_oenb[63]                                                   
la_oenb[64]                                                   |la_oenb[64]                                                   
la_oenb[65]                                                   |la_oenb[65]                                                   
la_oenb[66]                                                   |la_oenb[66]                                                   
la_oenb[67]                                                   |la_oenb[67]                                                   
la_oenb[68]                                                   |la_oenb[68]                                                   
la_oenb[69]                                                   |la_oenb[69]                                                   
la_oenb[6]                                                    |la_oenb[6]                                                    
la_oenb[70]                                                   |la_oenb[70]                                                   
la_oenb[71]                                                   |la_oenb[71]                                                   
la_oenb[72]                                                   |la_oenb[72]                                                   
la_oenb[73]                                                   |la_oenb[73]                                                   
la_oenb[74]                                                   |la_oenb[74]                                                   
la_oenb[75]                                                   |la_oenb[75]                                                   
la_oenb[76]                                                   |la_oenb[76]                                                   
la_oenb[77]                                                   |la_oenb[77]                                                   
la_oenb[78]                                                   |la_oenb[78]                                                   
la_oenb[79]                                                   |la_oenb[79]                                                   
la_oenb[7]                                                    |la_oenb[7]                                                    
la_oenb[80]                                                   |la_oenb[80]                                                   
la_oenb[81]                                                   |la_oenb[81]                                                   
la_oenb[82]                                                   |la_oenb[82]                                                   
la_oenb[83]                                                   |la_oenb[83]                                                   
la_oenb[84]                                                   |la_oenb[84]                                                   
la_oenb[85]                                                   |la_oenb[85]                                                   
la_oenb[86]                                                   |la_oenb[86]                                                   
la_oenb[87]                                                   |la_oenb[87]                                                   
la_oenb[88]                                                   |la_oenb[88]                                                   
la_oenb[89]                                                   |la_oenb[89]                                                   
la_oenb[8]                                                    |la_oenb[8]                                                    
la_oenb[90]                                                   |la_oenb[90]                                                   
la_oenb[91]                                                   |la_oenb[91]                                                   
la_oenb[92]                                                   |la_oenb[92]                                                   
la_oenb[93]                                                   |la_oenb[93]                                                   
la_oenb[94]                                                   |la_oenb[94]                                                   
la_oenb[95]                                                   |la_oenb[95]                                                   
la_oenb[96]                                                   |la_oenb[96]                                                   
la_oenb[97]                                                   |la_oenb[97]                                                   
la_oenb[98]                                                   |la_oenb[98]                                                   
la_oenb[99]                                                   |la_oenb[99]                                                   
la_oenb[9]                                                    |la_oenb[9]                                                    
user_clock2                                                   |user_clock2                                                   
user_irq[0]                                                   |user_irq[0]                                                   
user_irq[1]                                                   |user_irq[1]                                                   
user_irq[2]                                                   |user_irq[2]                                                   
vccd1                                                         |vccd1                                                         
vccd2                                                         |vccd2                                                         
vdda1                                                         |vdda1                                                         
vdda2                                                         |vdda2                                                         
vssa1                                                         |vssa1                                                         
vssa2                                                         |vssa2                                                         
vssd1                                                         |vssd1                                                         
vssd2                                                         |vssd2                                                         
wb_clk_i                                                      |wb_clk_i                                                      
wb_rst_i                                                      |wb_rst_i                                                      
wbs_ack_o                                                     |wbs_ack_o                                                     
wbs_adr_i[0]                                                  |wbs_adr_i[0]                                                  
wbs_adr_i[10]                                                 |wbs_adr_i[10]                                                 
wbs_adr_i[11]                                                 |wbs_adr_i[11]                                                 
wbs_adr_i[12]                                                 |wbs_adr_i[12]                                                 
wbs_adr_i[13]                                                 |wbs_adr_i[13]                                                 
wbs_adr_i[14]                                                 |wbs_adr_i[14]                                                 
wbs_adr_i[15]                                                 |wbs_adr_i[15]                                                 
wbs_adr_i[16]                                                 |wbs_adr_i[16]                                                 
wbs_adr_i[17]                                                 |wbs_adr_i[17]                                                 
wbs_adr_i[18]                                                 |wbs_adr_i[18]                                                 
wbs_adr_i[19]                                                 |wbs_adr_i[19]                                                 
wbs_adr_i[1]                                                  |wbs_adr_i[1]                                                  
wbs_adr_i[20]                                                 |wbs_adr_i[20]                                                 
wbs_adr_i[21]                                                 |wbs_adr_i[21]                                                 
wbs_adr_i[22]                                                 |wbs_adr_i[22]                                                 
wbs_adr_i[23]                                                 |wbs_adr_i[23]                                                 
wbs_adr_i[24]                                                 |wbs_adr_i[24]                                                 
wbs_adr_i[25]                                                 |wbs_adr_i[25]                                                 
wbs_adr_i[26]                                                 |wbs_adr_i[26]                                                 
wbs_adr_i[27]                                                 |wbs_adr_i[27]                                                 
wbs_adr_i[28]                                                 |wbs_adr_i[28]                                                 
wbs_adr_i[29]                                                 |wbs_adr_i[29]                                                 
wbs_adr_i[2]                                                  |wbs_adr_i[2]                                                  
wbs_adr_i[30]                                                 |wbs_adr_i[30]                                                 
wbs_adr_i[31]                                                 |wbs_adr_i[31]                                                 
wbs_adr_i[3]                                                  |wbs_adr_i[3]                                                  
wbs_adr_i[4]                                                  |wbs_adr_i[4]                                                  
wbs_adr_i[5]                                                  |wbs_adr_i[5]                                                  
wbs_adr_i[6]                                                  |wbs_adr_i[6]                                                  
wbs_adr_i[7]                                                  |wbs_adr_i[7]                                                  
wbs_adr_i[8]                                                  |wbs_adr_i[8]                                                  
wbs_adr_i[9]                                                  |wbs_adr_i[9]                                                  
wbs_cyc_i                                                     |wbs_cyc_i                                                     
wbs_dat_i[0]                                                  |wbs_dat_i[0]                                                  
wbs_dat_i[10]                                                 |wbs_dat_i[10]                                                 
wbs_dat_i[11]                                                 |wbs_dat_i[11]                                                 
wbs_dat_i[12]                                                 |wbs_dat_i[12]                                                 
wbs_dat_i[13]                                                 |wbs_dat_i[13]                                                 
wbs_dat_i[14]                                                 |wbs_dat_i[14]                                                 
wbs_dat_i[15]                                                 |wbs_dat_i[15]                                                 
wbs_dat_i[16]                                                 |wbs_dat_i[16]                                                 
wbs_dat_i[17]                                                 |wbs_dat_i[17]                                                 
wbs_dat_i[18]                                                 |wbs_dat_i[18]                                                 
wbs_dat_i[19]                                                 |wbs_dat_i[19]                                                 
wbs_dat_i[1]                                                  |wbs_dat_i[1]                                                  
wbs_dat_i[20]                                                 |wbs_dat_i[20]                                                 
wbs_dat_i[21]                                                 |wbs_dat_i[21]                                                 
wbs_dat_i[22]                                                 |wbs_dat_i[22]                                                 
wbs_dat_i[23]                                                 |wbs_dat_i[23]                                                 
wbs_dat_i[24]                                                 |wbs_dat_i[24]                                                 
wbs_dat_i[25]                                                 |wbs_dat_i[25]                                                 
wbs_dat_i[26]                                                 |wbs_dat_i[26]                                                 
wbs_dat_i[27]                                                 |wbs_dat_i[27]                                                 
wbs_dat_i[28]                                                 |wbs_dat_i[28]                                                 
wbs_dat_i[29]                                                 |wbs_dat_i[29]                                                 
wbs_dat_i[2]                                                  |wbs_dat_i[2]                                                  
wbs_dat_i[30]                                                 |wbs_dat_i[30]                                                 
wbs_dat_i[31]                                                 |wbs_dat_i[31]                                                 
wbs_dat_i[3]                                                  |wbs_dat_i[3]                                                  
wbs_dat_i[4]                                                  |wbs_dat_i[4]                                                  
wbs_dat_i[5]                                                  |wbs_dat_i[5]                                                  
wbs_dat_i[6]                                                  |wbs_dat_i[6]                                                  
wbs_dat_i[7]                                                  |wbs_dat_i[7]                                                  
wbs_dat_i[8]                                                  |wbs_dat_i[8]                                                  
wbs_dat_i[9]                                                  |wbs_dat_i[9]                                                  
wbs_dat_o[0]                                                  |wbs_dat_o[0]                                                  
wbs_dat_o[10]                                                 |wbs_dat_o[10]                                                 
wbs_dat_o[11]                                                 |wbs_dat_o[11]                                                 
wbs_dat_o[12]                                                 |wbs_dat_o[12]                                                 
wbs_dat_o[13]                                                 |wbs_dat_o[13]                                                 
wbs_dat_o[14]                                                 |wbs_dat_o[14]                                                 
wbs_dat_o[15]                                                 |wbs_dat_o[15]                                                 
wbs_dat_o[16]                                                 |wbs_dat_o[16]                                                 
wbs_dat_o[17]                                                 |wbs_dat_o[17]                                                 
wbs_dat_o[18]                                                 |wbs_dat_o[18]                                                 
wbs_dat_o[19]                                                 |wbs_dat_o[19]                                                 
wbs_dat_o[1]                                                  |wbs_dat_o[1]                                                  
wbs_dat_o[20]                                                 |wbs_dat_o[20]                                                 
wbs_dat_o[21]                                                 |wbs_dat_o[21]                                                 
wbs_dat_o[22]                                                 |wbs_dat_o[22]                                                 
wbs_dat_o[23]                                                 |wbs_dat_o[23]                                                 
wbs_dat_o[24]                                                 |wbs_dat_o[24]                                                 
wbs_dat_o[25]                                                 |wbs_dat_o[25]                                                 
wbs_dat_o[26]                                                 |wbs_dat_o[26]                                                 
wbs_dat_o[27]                                                 |wbs_dat_o[27]                                                 
wbs_dat_o[28]                                                 |wbs_dat_o[28]                                                 
wbs_dat_o[29]                                                 |wbs_dat_o[29]                                                 
wbs_dat_o[2]                                                  |wbs_dat_o[2]                                                  
wbs_dat_o[30]                                                 |wbs_dat_o[30]                                                 
wbs_dat_o[31]                                                 |wbs_dat_o[31]                                                 
wbs_dat_o[3]                                                  |wbs_dat_o[3]                                                  
wbs_dat_o[4]                                                  |wbs_dat_o[4]                                                  
wbs_dat_o[5]                                                  |wbs_dat_o[5]                                                  
wbs_dat_o[6]                                                  |wbs_dat_o[6]                                                  
wbs_dat_o[7]                                                  |wbs_dat_o[7]                                                  
wbs_dat_o[8]                                                  |wbs_dat_o[8]                                                  
wbs_dat_o[9]                                                  |wbs_dat_o[9]                                                  
wbs_sel_i[0]                                                  |wbs_sel_i[0]                                                  
wbs_sel_i[1]                                                  |wbs_sel_i[1]                                                  
wbs_sel_i[2]                                                  |wbs_sel_i[2]                                                  
wbs_sel_i[3]                                                  |wbs_sel_i[3]                                                  
wbs_stb_i                                                     |wbs_stb_i                                                     
wbs_we_i                                                      |wbs_we_i                                                      
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_project_wrapper and user_project_wrapper are equivalent.
Class housekeeping:  Merged 13960 devices.
Warning: Equate pins:  cell housekeeping has no definition, treated as a black box.

Subcircuit pins:
Circuit 1: housekeeping                                       |Circuit 2: housekeeping                                       
--------------------------------------------------------------|--------------------------------------------------------------
debug_in                                                      |debug_in                                                      
debug_mode                                                    |debug_mode                                                    
debug_oeb                                                     |debug_oeb                                                     
debug_out                                                     |debug_out                                                     
irq[0]                                                        |irq[0]                                                        
irq[1]                                                        |irq[1]                                                        
irq[2]                                                        |irq[2]                                                        
mask_rev_in[0]                                                |mask_rev_in[0]                                                
mask_rev_in[10]                                               |mask_rev_in[10]                                               
mask_rev_in[11]                                               |mask_rev_in[11]                                               
mask_rev_in[12]                                               |mask_rev_in[12]                                               
mask_rev_in[13]                                               |mask_rev_in[13]                                               
mask_rev_in[14]                                               |mask_rev_in[14]                                               
mask_rev_in[15]                                               |mask_rev_in[15]                                               
mask_rev_in[16]                                               |mask_rev_in[16]                                               
mask_rev_in[17]                                               |mask_rev_in[17]                                               
mask_rev_in[18]                                               |mask_rev_in[18]                                               
mask_rev_in[19]                                               |mask_rev_in[19]                                               
mask_rev_in[1]                                                |mask_rev_in[1]                                                
mask_rev_in[20]                                               |mask_rev_in[20]                                               
mask_rev_in[21]                                               |mask_rev_in[21]                                               
mask_rev_in[22]                                               |mask_rev_in[22]                                               
mask_rev_in[23]                                               |mask_rev_in[23]                                               
mask_rev_in[24]                                               |mask_rev_in[24]                                               
mask_rev_in[25]                                               |mask_rev_in[25]                                               
mask_rev_in[26]                                               |mask_rev_in[26]                                               
mask_rev_in[27]                                               |mask_rev_in[27]                                               
mask_rev_in[28]                                               |mask_rev_in[28]                                               
mask_rev_in[29]                                               |mask_rev_in[29]                                               
mask_rev_in[2]                                                |mask_rev_in[2]                                                
mask_rev_in[30]                                               |mask_rev_in[30]                                               
mask_rev_in[31]                                               |mask_rev_in[31]                                               
mask_rev_in[3]                                                |mask_rev_in[3]                                                
mask_rev_in[4]                                                |mask_rev_in[4]                                                
mask_rev_in[5]                                                |mask_rev_in[5]                                                
mask_rev_in[6]                                                |mask_rev_in[6]                                                
mask_rev_in[7]                                                |mask_rev_in[7]                                                
mask_rev_in[8]                                                |mask_rev_in[8]                                                
mask_rev_in[9]                                                |mask_rev_in[9]                                                
mgmt_gpio_in[0]                                               |mgmt_gpio_in[0]                                               
mgmt_gpio_in[10]                                              |mgmt_gpio_in[10]                                              
mgmt_gpio_in[11]                                              |mgmt_gpio_in[11]                                              
mgmt_gpio_in[12]                                              |mgmt_gpio_in[12]                                              
mgmt_gpio_in[13]                                              |mgmt_gpio_in[13]                                              
mgmt_gpio_in[14]                                              |mgmt_gpio_in[14]                                              
mgmt_gpio_in[15]                                              |mgmt_gpio_in[15]                                              
mgmt_gpio_in[16]                                              |mgmt_gpio_in[16]                                              
mgmt_gpio_in[17]                                              |mgmt_gpio_in[17]                                              
mgmt_gpio_in[18]                                              |mgmt_gpio_in[18]                                              
mgmt_gpio_in[19]                                              |mgmt_gpio_in[19]                                              
mgmt_gpio_in[1]                                               |mgmt_gpio_in[1]                                               
mgmt_gpio_in[20]                                              |mgmt_gpio_in[20]                                              
mgmt_gpio_in[21]                                              |mgmt_gpio_in[21]                                              
mgmt_gpio_in[22]                                              |mgmt_gpio_in[22]                                              
mgmt_gpio_in[23]                                              |mgmt_gpio_in[23]                                              
mgmt_gpio_in[24]                                              |mgmt_gpio_in[24]                                              
mgmt_gpio_in[25]                                              |mgmt_gpio_in[25]                                              
mgmt_gpio_in[26]                                              |mgmt_gpio_in[26]                                              
mgmt_gpio_in[27]                                              |mgmt_gpio_in[27]                                              
mgmt_gpio_in[28]                                              |mgmt_gpio_in[28]                                              
mgmt_gpio_in[29]                                              |mgmt_gpio_in[29]                                              
mgmt_gpio_in[2]                                               |mgmt_gpio_in[2]                                               
mgmt_gpio_in[30]                                              |mgmt_gpio_in[30]                                              
mgmt_gpio_in[31]                                              |mgmt_gpio_in[31]                                              
mgmt_gpio_in[32]                                              |mgmt_gpio_in[32]                                              
mgmt_gpio_in[33]                                              |mgmt_gpio_in[33]                                              
mgmt_gpio_in[34]                                              |mgmt_gpio_in[34]                                              
mgmt_gpio_in[35]                                              |mgmt_gpio_in[35]                                              
mgmt_gpio_in[36]                                              |mgmt_gpio_in[36]                                              
mgmt_gpio_in[37]                                              |mgmt_gpio_in[37]                                              
mgmt_gpio_in[3]                                               |mgmt_gpio_in[3]                                               
mgmt_gpio_in[4]                                               |mgmt_gpio_in[4]                                               
mgmt_gpio_in[5]                                               |mgmt_gpio_in[5]                                               
mgmt_gpio_in[6]                                               |mgmt_gpio_in[6]                                               
mgmt_gpio_in[7]                                               |mgmt_gpio_in[7]                                               
mgmt_gpio_in[8]                                               |mgmt_gpio_in[8]                                               
mgmt_gpio_in[9]                                               |mgmt_gpio_in[9]                                               
mgmt_gpio_oeb[0]                                              |mgmt_gpio_oeb[0]                                              
mgmt_gpio_oeb[10]                                             |mgmt_gpio_oeb[10]                                             
mgmt_gpio_oeb[11]                                             |mgmt_gpio_oeb[11]                                             
mgmt_gpio_oeb[12]                                             |mgmt_gpio_oeb[12]                                             
mgmt_gpio_oeb[13]                                             |mgmt_gpio_oeb[13]                                             
mgmt_gpio_oeb[14]                                             |mgmt_gpio_oeb[14]                                             
mgmt_gpio_oeb[15]                                             |mgmt_gpio_oeb[15]                                             
mgmt_gpio_oeb[16]                                             |mgmt_gpio_oeb[16]                                             
mgmt_gpio_oeb[17]                                             |mgmt_gpio_oeb[17]                                             
mgmt_gpio_oeb[18]                                             |mgmt_gpio_oeb[18]                                             
mgmt_gpio_oeb[19]                                             |mgmt_gpio_oeb[19]                                             
mgmt_gpio_oeb[1]                                              |mgmt_gpio_oeb[1]                                              
mgmt_gpio_oeb[20]                                             |mgmt_gpio_oeb[20]                                             
mgmt_gpio_oeb[21]                                             |mgmt_gpio_oeb[21]                                             
mgmt_gpio_oeb[22]                                             |mgmt_gpio_oeb[22]                                             
mgmt_gpio_oeb[23]                                             |mgmt_gpio_oeb[23]                                             
mgmt_gpio_oeb[24]                                             |mgmt_gpio_oeb[24]                                             
mgmt_gpio_oeb[25]                                             |mgmt_gpio_oeb[25]                                             
mgmt_gpio_oeb[26]                                             |mgmt_gpio_oeb[26]                                             
mgmt_gpio_oeb[27]                                             |mgmt_gpio_oeb[27]                                             
mgmt_gpio_oeb[28]                                             |mgmt_gpio_oeb[28]                                             
mgmt_gpio_oeb[29]                                             |mgmt_gpio_oeb[29]                                             
mgmt_gpio_oeb[2]                                              |mgmt_gpio_oeb[2]                                              
mgmt_gpio_oeb[30]                                             |mgmt_gpio_oeb[30]                                             
mgmt_gpio_oeb[31]                                             |mgmt_gpio_oeb[31]                                             
mgmt_gpio_oeb[32]                                             |mgmt_gpio_oeb[32]                                             
mgmt_gpio_oeb[33]                                             |mgmt_gpio_oeb[33]                                             
mgmt_gpio_oeb[34]                                             |mgmt_gpio_oeb[34]                                             
mgmt_gpio_oeb[35]                                             |mgmt_gpio_oeb[35]                                             
mgmt_gpio_oeb[36]                                             |mgmt_gpio_oeb[36]                                             
mgmt_gpio_oeb[37]                                             |mgmt_gpio_oeb[37]                                             
mgmt_gpio_oeb[3]                                              |mgmt_gpio_oeb[3]                                              
mgmt_gpio_oeb[4]                                              |mgmt_gpio_oeb[4]                                              
mgmt_gpio_oeb[5]                                              |mgmt_gpio_oeb[5]                                              
mgmt_gpio_oeb[6]                                              |mgmt_gpio_oeb[6]                                              
mgmt_gpio_oeb[7]                                              |mgmt_gpio_oeb[7]                                              
mgmt_gpio_oeb[8]                                              |mgmt_gpio_oeb[8]                                              
mgmt_gpio_oeb[9]                                              |mgmt_gpio_oeb[9]                                              
mgmt_gpio_out[0]                                              |mgmt_gpio_out[0]                                              
mgmt_gpio_out[10]                                             |mgmt_gpio_out[10]                                             
mgmt_gpio_out[11]                                             |mgmt_gpio_out[11]                                             
mgmt_gpio_out[12]                                             |mgmt_gpio_out[12]                                             
mgmt_gpio_out[13]                                             |mgmt_gpio_out[13]                                             
mgmt_gpio_out[14]                                             |mgmt_gpio_out[14]                                             
mgmt_gpio_out[15]                                             |mgmt_gpio_out[15]                                             
mgmt_gpio_out[16]                                             |mgmt_gpio_out[16]                                             
mgmt_gpio_out[17]                                             |mgmt_gpio_out[17]                                             
mgmt_gpio_out[18]                                             |mgmt_gpio_out[18]                                             
mgmt_gpio_out[19]                                             |mgmt_gpio_out[19]                                             
mgmt_gpio_out[1]                                              |mgmt_gpio_out[1]                                              
mgmt_gpio_out[20]                                             |mgmt_gpio_out[20]                                             
mgmt_gpio_out[21]                                             |mgmt_gpio_out[21]                                             
mgmt_gpio_out[22]                                             |mgmt_gpio_out[22]                                             
mgmt_gpio_out[23]                                             |mgmt_gpio_out[23]                                             
mgmt_gpio_out[24]                                             |mgmt_gpio_out[24]                                             
mgmt_gpio_out[25]                                             |mgmt_gpio_out[25]                                             
mgmt_gpio_out[26]                                             |mgmt_gpio_out[26]                                             
mgmt_gpio_out[27]                                             |mgmt_gpio_out[27]                                             
mgmt_gpio_out[28]                                             |mgmt_gpio_out[28]                                             
mgmt_gpio_out[29]                                             |mgmt_gpio_out[29]                                             
mgmt_gpio_out[2]                                              |mgmt_gpio_out[2]                                              
mgmt_gpio_out[30]                                             |mgmt_gpio_out[30]                                             
mgmt_gpio_out[31]                                             |mgmt_gpio_out[31]                                             
mgmt_gpio_out[32]                                             |mgmt_gpio_out[32]                                             
mgmt_gpio_out[33]                                             |mgmt_gpio_out[33]                                             
mgmt_gpio_out[34]                                             |mgmt_gpio_out[34]                                             
mgmt_gpio_out[35]                                             |mgmt_gpio_out[35]                                             
mgmt_gpio_out[36]                                             |mgmt_gpio_out[36]                                             
mgmt_gpio_out[37]                                             |mgmt_gpio_out[37]                                             
mgmt_gpio_out[3]                                              |mgmt_gpio_out[3]                                              
mgmt_gpio_out[4]                                              |mgmt_gpio_out[4]                                              
mgmt_gpio_out[5]                                              |mgmt_gpio_out[5]                                              
mgmt_gpio_out[6]                                              |mgmt_gpio_out[6]                                              
mgmt_gpio_out[7]                                              |mgmt_gpio_out[7]                                              
mgmt_gpio_out[8]                                              |mgmt_gpio_out[8]                                              
mgmt_gpio_out[9]                                              |mgmt_gpio_out[9]                                              
pad_flash_clk                                                 |pad_flash_clk                                                 
pad_flash_clk_oeb                                             |pad_flash_clk_oeb                                             
pad_flash_csb                                                 |pad_flash_csb                                                 
pad_flash_csb_oeb                                             |pad_flash_csb_oeb                                             
pad_flash_io0_di                                              |pad_flash_io0_di                                              
pad_flash_io0_do                                              |pad_flash_io0_do                                              
pad_flash_io0_ieb                                             |pad_flash_io0_ieb                                             
pad_flash_io0_oeb                                             |pad_flash_io0_oeb                                             
pad_flash_io1_di                                              |pad_flash_io1_di                                              
pad_flash_io1_do                                              |pad_flash_io1_do                                              
pad_flash_io1_ieb                                             |pad_flash_io1_ieb                                             
pad_flash_io1_oeb                                             |pad_flash_io1_oeb                                             
pll90_sel[0]                                                  |pll90_sel[0]                                                  
pll90_sel[1]                                                  |pll90_sel[1]                                                  
pll90_sel[2]                                                  |pll90_sel[2]                                                  
pll_bypass                                                    |pll_bypass                                                    
pll_dco_ena                                                   |pll_dco_ena                                                   
pll_div[0]                                                    |pll_div[0]                                                    
pll_div[1]                                                    |pll_div[1]                                                    
pll_div[2]                                                    |pll_div[2]                                                    
pll_div[3]                                                    |pll_div[3]                                                    
pll_div[4]                                                    |pll_div[4]                                                    
pll_ena                                                       |pll_ena                                                       
pll_sel[0]                                                    |pll_sel[0]                                                    
pll_sel[1]                                                    |pll_sel[1]                                                    
pll_sel[2]                                                    |pll_sel[2]                                                    
pll_trim[0]                                                   |pll_trim[0]                                                   
pll_trim[10]                                                  |pll_trim[10]                                                  
pll_trim[11]                                                  |pll_trim[11]                                                  
pll_trim[12]                                                  |pll_trim[12]                                                  
pll_trim[13]                                                  |pll_trim[13]                                                  
pll_trim[14]                                                  |pll_trim[14]                                                  
pll_trim[15]                                                  |pll_trim[15]                                                  
pll_trim[16]                                                  |pll_trim[16]                                                  
pll_trim[17]                                                  |pll_trim[17]                                                  
pll_trim[18]                                                  |pll_trim[18]                                                  
pll_trim[19]                                                  |pll_trim[19]                                                  
pll_trim[1]                                                   |pll_trim[1]                                                   
pll_trim[20]                                                  |pll_trim[20]                                                  
pll_trim[21]                                                  |pll_trim[21]                                                  
pll_trim[22]                                                  |pll_trim[22]                                                  
pll_trim[23]                                                  |pll_trim[23]                                                  
pll_trim[24]                                                  |pll_trim[24]                                                  
pll_trim[25]                                                  |pll_trim[25]                                                  
pll_trim[2]                                                   |pll_trim[2]                                                   
pll_trim[3]                                                   |pll_trim[3]                                                   
pll_trim[4]                                                   |pll_trim[4]                                                   
pll_trim[5]                                                   |pll_trim[5]                                                   
pll_trim[6]                                                   |pll_trim[6]                                                   
pll_trim[7]                                                   |pll_trim[7]                                                   
pll_trim[8]                                                   |pll_trim[8]                                                   
pll_trim[9]                                                   |pll_trim[9]                                                   
porb                                                          |porb                                                          
qspi_enabled                                                  |qspi_enabled                                                  
reset                                                         |reset                                                         
ser_rx                                                        |ser_rx                                                        
ser_tx                                                        |ser_tx                                                        
serial_clock                                                  |serial_clock                                                  
serial_data_1                                                 |serial_data_1                                                 
serial_data_2                                                 |serial_data_2                                                 
serial_load                                                   |serial_load                                                   
serial_resetn                                                 |serial_resetn                                                 
spi_csb                                                       |spi_csb                                                       
spi_enabled                                                   |spi_enabled                                                   
spi_sck                                                       |spi_sck                                                       
spi_sdi                                                       |spi_sdi                                                       
spi_sdo                                                       |spi_sdo                                                       
spi_sdoenb                                                    |spi_sdoenb                                                    
spimemio_flash_clk                                            |spimemio_flash_clk                                            
spimemio_flash_csb                                            |spimemio_flash_csb                                            
spimemio_flash_io0_di                                         |spimemio_flash_io0_di                                         
spimemio_flash_io0_do                                         |spimemio_flash_io0_do                                         
spimemio_flash_io0_oeb                                        |spimemio_flash_io0_oeb                                        
spimemio_flash_io1_di                                         |spimemio_flash_io1_di                                         
spimemio_flash_io1_do                                         |spimemio_flash_io1_do                                         
spimemio_flash_io1_oeb                                        |spimemio_flash_io1_oeb                                        
spimemio_flash_io2_di                                         |spimemio_flash_io2_di                                         
spimemio_flash_io2_do                                         |spimemio_flash_io2_do                                         
spimemio_flash_io2_oeb                                        |spimemio_flash_io2_oeb                                        
spimemio_flash_io3_di                                         |spimemio_flash_io3_di                                         
spimemio_flash_io3_do                                         |spimemio_flash_io3_do                                         
spimemio_flash_io3_oeb                                        |spimemio_flash_io3_oeb                                        
sram_ro_addr[0]                                               |sram_ro_addr[0]                                               
sram_ro_addr[1]                                               |sram_ro_addr[1]                                               
sram_ro_addr[2]                                               |sram_ro_addr[2]                                               
sram_ro_addr[3]                                               |sram_ro_addr[3]                                               
sram_ro_addr[4]                                               |sram_ro_addr[4]                                               
sram_ro_addr[5]                                               |sram_ro_addr[5]                                               
sram_ro_addr[6]                                               |sram_ro_addr[6]                                               
sram_ro_addr[7]                                               |sram_ro_addr[7]                                               
sram_ro_clk                                                   |sram_ro_clk                                                   
sram_ro_csb                                                   |sram_ro_csb                                                   
sram_ro_data[0]                                               |sram_ro_data[0]                                               
sram_ro_data[10]                                              |sram_ro_data[10]                                              
sram_ro_data[11]                                              |sram_ro_data[11]                                              
sram_ro_data[12]                                              |sram_ro_data[12]                                              
sram_ro_data[13]                                              |sram_ro_data[13]                                              
sram_ro_data[14]                                              |sram_ro_data[14]                                              
sram_ro_data[15]                                              |sram_ro_data[15]                                              
sram_ro_data[16]                                              |sram_ro_data[16]                                              
sram_ro_data[17]                                              |sram_ro_data[17]                                              
sram_ro_data[18]                                              |sram_ro_data[18]                                              
sram_ro_data[19]                                              |sram_ro_data[19]                                              
sram_ro_data[1]                                               |sram_ro_data[1]                                               
sram_ro_data[20]                                              |sram_ro_data[20]                                              
sram_ro_data[21]                                              |sram_ro_data[21]                                              
sram_ro_data[22]                                              |sram_ro_data[22]                                              
sram_ro_data[23]                                              |sram_ro_data[23]                                              
sram_ro_data[24]                                              |sram_ro_data[24]                                              
sram_ro_data[25]                                              |sram_ro_data[25]                                              
sram_ro_data[26]                                              |sram_ro_data[26]                                              
sram_ro_data[27]                                              |sram_ro_data[27]                                              
sram_ro_data[28]                                              |sram_ro_data[28]                                              
sram_ro_data[29]                                              |sram_ro_data[29]                                              
sram_ro_data[2]                                               |sram_ro_data[2]                                               
sram_ro_data[30]                                              |sram_ro_data[30]                                              
sram_ro_data[31]                                              |sram_ro_data[31]                                              
sram_ro_data[3]                                               |sram_ro_data[3]                                               
sram_ro_data[4]                                               |sram_ro_data[4]                                               
sram_ro_data[5]                                               |sram_ro_data[5]                                               
sram_ro_data[6]                                               |sram_ro_data[6]                                               
sram_ro_data[7]                                               |sram_ro_data[7]                                               
sram_ro_data[8]                                               |sram_ro_data[8]                                               
sram_ro_data[9]                                               |sram_ro_data[9]                                               
trap                                                          |trap                                                          
uart_enabled                                                  |uart_enabled                                                  
user_clock                                                    |user_clock                                                    
usr1_vcc_pwrgood                                              |usr1_vcc_pwrgood                                              
usr1_vdd_pwrgood                                              |usr1_vdd_pwrgood                                              
usr2_vcc_pwrgood                                              |usr2_vcc_pwrgood                                              
usr2_vdd_pwrgood                                              |usr2_vdd_pwrgood                                              
wb_ack_o                                                      |wb_ack_o                                                      
wb_adr_i[0]                                                   |wb_adr_i[0]                                                   
wb_adr_i[10]                                                  |wb_adr_i[10]                                                  
wb_adr_i[11]                                                  |wb_adr_i[11]                                                  
wb_adr_i[12]                                                  |wb_adr_i[12]                                                  
wb_adr_i[13]                                                  |wb_adr_i[13]                                                  
wb_adr_i[14]                                                  |wb_adr_i[14]                                                  
wb_adr_i[15]                                                  |wb_adr_i[15]                                                  
wb_adr_i[16]                                                  |wb_adr_i[16]                                                  
wb_adr_i[17]                                                  |wb_adr_i[17]                                                  
wb_adr_i[18]                                                  |wb_adr_i[18]                                                  
wb_adr_i[19]                                                  |wb_adr_i[19]                                                  
wb_adr_i[1]                                                   |wb_adr_i[1]                                                   
wb_adr_i[20]                                                  |wb_adr_i[20]                                                  
wb_adr_i[21]                                                  |wb_adr_i[21]                                                  
wb_adr_i[22]                                                  |wb_adr_i[22]                                                  
wb_adr_i[23]                                                  |wb_adr_i[23]                                                  
wb_adr_i[24]                                                  |wb_adr_i[24]                                                  
wb_adr_i[25]                                                  |wb_adr_i[25]                                                  
wb_adr_i[26]                                                  |wb_adr_i[26]                                                  
wb_adr_i[27]                                                  |wb_adr_i[27]                                                  
wb_adr_i[28]                                                  |wb_adr_i[28]                                                  
wb_adr_i[29]                                                  |wb_adr_i[29]                                                  
wb_adr_i[2]                                                   |wb_adr_i[2]                                                   
wb_adr_i[30]                                                  |wb_adr_i[30]                                                  
wb_adr_i[31]                                                  |wb_adr_i[31]                                                  
wb_adr_i[3]                                                   |wb_adr_i[3]                                                   
wb_adr_i[4]                                                   |wb_adr_i[4]                                                   
wb_adr_i[5]                                                   |wb_adr_i[5]                                                   
wb_adr_i[6]                                                   |wb_adr_i[6]                                                   
wb_adr_i[7]                                                   |wb_adr_i[7]                                                   
wb_adr_i[8]                                                   |wb_adr_i[8]                                                   
wb_adr_i[9]                                                   |wb_adr_i[9]                                                   
wb_clk_i                                                      |wb_clk_i                                                      
wb_cyc_i                                                      |wb_cyc_i                                                      
wb_dat_i[0]                                                   |wb_dat_i[0]                                                   
wb_dat_i[10]                                                  |wb_dat_i[10]                                                  
wb_dat_i[11]                                                  |wb_dat_i[11]                                                  
wb_dat_i[12]                                                  |wb_dat_i[12]                                                  
wb_dat_i[13]                                                  |wb_dat_i[13]                                                  
wb_dat_i[14]                                                  |wb_dat_i[14]                                                  
wb_dat_i[15]                                                  |wb_dat_i[15]                                                  
wb_dat_i[16]                                                  |wb_dat_i[16]                                                  
wb_dat_i[17]                                                  |wb_dat_i[17]                                                  
wb_dat_i[18]                                                  |wb_dat_i[18]                                                  
wb_dat_i[19]                                                  |wb_dat_i[19]                                                  
wb_dat_i[1]                                                   |wb_dat_i[1]                                                   
wb_dat_i[20]                                                  |wb_dat_i[20]                                                  
wb_dat_i[21]                                                  |wb_dat_i[21]                                                  
wb_dat_i[22]                                                  |wb_dat_i[22]                                                  
wb_dat_i[23]                                                  |wb_dat_i[23]                                                  
wb_dat_i[24]                                                  |wb_dat_i[24]                                                  
wb_dat_i[25]                                                  |wb_dat_i[25]                                                  
wb_dat_i[26]                                                  |wb_dat_i[26]                                                  
wb_dat_i[27]                                                  |wb_dat_i[27]                                                  
wb_dat_i[28]                                                  |wb_dat_i[28]                                                  
wb_dat_i[29]                                                  |wb_dat_i[29]                                                  
wb_dat_i[2]                                                   |wb_dat_i[2]                                                   
wb_dat_i[30]                                                  |wb_dat_i[30]                                                  
wb_dat_i[31]                                                  |wb_dat_i[31]                                                  
wb_dat_i[3]                                                   |wb_dat_i[3]                                                   
wb_dat_i[4]                                                   |wb_dat_i[4]                                                   
wb_dat_i[5]                                                   |wb_dat_i[5]                                                   
wb_dat_i[6]                                                   |wb_dat_i[6]                                                   
wb_dat_i[7]                                                   |wb_dat_i[7]                                                   
wb_dat_i[8]                                                   |wb_dat_i[8]                                                   
wb_dat_i[9]                                                   |wb_dat_i[9]                                                   
wb_dat_o[0]                                                   |wb_dat_o[0]                                                   
wb_dat_o[10]                                                  |wb_dat_o[10]                                                  
wb_dat_o[11]                                                  |wb_dat_o[11]                                                  
wb_dat_o[12]                                                  |wb_dat_o[12]                                                  
wb_dat_o[13]                                                  |wb_dat_o[13]                                                  
wb_dat_o[14]                                                  |wb_dat_o[14]                                                  
wb_dat_o[15]                                                  |wb_dat_o[15]                                                  
wb_dat_o[16]                                                  |wb_dat_o[16]                                                  
wb_dat_o[17]                                                  |wb_dat_o[17]                                                  
wb_dat_o[18]                                                  |wb_dat_o[18]                                                  
wb_dat_o[19]                                                  |wb_dat_o[19]                                                  
wb_dat_o[1]                                                   |wb_dat_o[1]                                                   
wb_dat_o[20]                                                  |wb_dat_o[20]                                                  
wb_dat_o[21]                                                  |wb_dat_o[21]                                                  
wb_dat_o[22]                                                  |wb_dat_o[22]                                                  
wb_dat_o[23]                                                  |wb_dat_o[23]                                                  
wb_dat_o[24]                                                  |wb_dat_o[24]                                                  
wb_dat_o[25]                                                  |wb_dat_o[25]                                                  
wb_dat_o[26]                                                  |wb_dat_o[26]                                                  
wb_dat_o[27]                                                  |wb_dat_o[27]                                                  
wb_dat_o[28]                                                  |wb_dat_o[28]                                                  
wb_dat_o[29]                                                  |wb_dat_o[29]                                                  
wb_dat_o[2]                                                   |wb_dat_o[2]                                                   
wb_dat_o[30]                                                  |wb_dat_o[30]                                                  
wb_dat_o[31]                                                  |wb_dat_o[31]                                                  
wb_dat_o[3]                                                   |wb_dat_o[3]                                                   
wb_dat_o[4]                                                   |wb_dat_o[4]                                                   
wb_dat_o[5]                                                   |wb_dat_o[5]                                                   
wb_dat_o[6]                                                   |wb_dat_o[6]                                                   
wb_dat_o[7]                                                   |wb_dat_o[7]                                                   
wb_dat_o[8]                                                   |wb_dat_o[8]                                                   
wb_dat_o[9]                                                   |wb_dat_o[9]                                                   
wb_rstn_i                                                     |wb_rstn_i                                                     
wb_sel_i[0]                                                   |wb_sel_i[0]                                                   
wb_sel_i[1]                                                   |wb_sel_i[1]                                                   
wb_sel_i[2]                                                   |wb_sel_i[2]                                                   
wb_sel_i[3]                                                   |wb_sel_i[3]                                                   
wb_stb_i                                                      |wb_stb_i                                                      
wb_we_i                                                       |wb_we_i                                                       
VGND                                                          |VGND                                                          
VPWR                                                          |VPWR                                                          
(no matching pin)                                             |pwr_ctrl_out                                                  
pwr_ctrl_out[0]                                               |(no matching pin)                                             
pwr_ctrl_out[1]                                               |(no matching pin)                                             
pwr_ctrl_out[2]                                               |(no matching pin)                                             
pwr_ctrl_out[3]                                               |(no matching pin)                                             
-----------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes housekeeping and housekeeping are equivalent.

Subcircuit summary:
Circuit 1: caravel                                            |Circuit 2: caravel                                            
--------------------------------------------------------------|--------------------------------------------------------------
gpio_control_block (38)                                       |gpio_control_block (38)                                       
gpio_defaults_block (33)                                      |gpio_defaults_block (33)                                      
digital_pll (1)                                               |digital_pll (1)                                               
chip_io (1)                                                   |chip_io (1)                                                   
spare_logic_block (4)                                         |spare_logic_block (4)                                         
mgmt_core_wrapper (1)                                         |mgmt_core_wrapper (1)                                         
simple_por (1)                                                |simple_por (1)                                                
caravel_clocking (1)                                          |caravel_clocking (1)                                          
gpio_defaults_block_1803 (2)                                  |gpio_defaults_block_1803 (2)                                  
user_id_programming (1)                                       |user_id_programming (1)                                       
gpio_defaults_block_0403 (3)                                  |gpio_defaults_block_0403 (3)                                  
mgmt_protect (1)                                              |mgmt_protect (1)                                              
xres_buf (1)                                                  |xres_buf (1)                                                  
user_project_wrapper (1)                                      |user_project_wrapper (1)                                      
housekeeping (1)                                              |housekeeping (1)                                              
Number of devices: 90                                         |Number of devices: 90                                         
Number of nets: 3143 **Mismatch**                             |Number of nets: 3194 **Mismatch**                             
-----------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: caravel                                            |Circuit 2: caravel                                            

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_defaults_block_35/gpio_defaults[0]                  |Net: ext_clk_sel                                              
  gpio_defaults_block/gpio_defaults[0] = 1                    |  caravel_clocking/ext_clk_sel = 1                            
  gpio_control_block/gpio_defaults[0] = 1                     |  housekeeping/pll_bypass = 1                                 
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[0]                  |Net: ext_reset                                                
  gpio_defaults_block/gpio_defaults[0] = 1                    |  caravel_clocking/ext_reset = 1                              
  gpio_control_block/gpio_defaults[0] = 1                     |  housekeeping/reset = 1                                      
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[0]                  |Net: pll_clk                                                  
  gpio_defaults_block/gpio_defaults[0] = 1                    |  caravel_clocking/pll_clk = 1                                
  gpio_control_block/gpio_defaults[0] = 1                     |  digital_pll/clockp[1] = 1                                   
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[10]                 |Net: pll_clk90                                                
  gpio_defaults_block/gpio_defaults[10] = 1                   |  caravel_clocking/pll_clk90 = 1                              
  gpio_control_block/gpio_defaults[10] = 1                    |  digital_pll/clockp[0] = 1                                   
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[10]                 |Net: \spi_pll_sel[2]                                          
  gpio_defaults_block/gpio_defaults[10] = 1                   |  caravel_clocking/sel[2] = 1                                 
  gpio_control_block/gpio_defaults[10] = 1                    |  housekeeping/pll_sel[2] = 1                                 
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[10]                 |Net: \spi_pll_sel[1]                                          
  gpio_defaults_block/gpio_defaults[10] = 1                   |  caravel_clocking/sel[1] = 1                                 
  gpio_control_block/gpio_defaults[10] = 1                    |  housekeeping/pll_sel[1] = 1                                 
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[11]                 |Net: \spi_pll_sel[0]                                          
  gpio_defaults_block/gpio_defaults[11] = 1                   |  caravel_clocking/sel[0] = 1                                 
  gpio_control_block/gpio_defaults[11] = 1                    |  housekeeping/pll_sel[0] = 1                                 
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[11]                 |Net: \spi_pll90_sel[2]                                        
  gpio_defaults_block/gpio_defaults[11] = 1                   |  caravel_clocking/sel2[2] = 1                                
  gpio_control_block/gpio_defaults[11] = 1                    |  housekeeping/pll90_sel[2] = 1                               
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[11]                 |Net: \spi_pll90_sel[1]                                        
  gpio_defaults_block/gpio_defaults[11] = 1                   |  caravel_clocking/sel2[1] = 1                                
  gpio_control_block/gpio_defaults[11] = 1                    |  housekeeping/pll90_sel[1] = 1                               
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[12]                 |Net: \spi_pll90_sel[0]                                        
  gpio_defaults_block/gpio_defaults[12] = 1                   |  caravel_clocking/sel2[0] = 1                                
  gpio_control_block/gpio_defaults[12] = 1                    |  housekeeping/pll90_sel[0] = 1                               
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[12]                 |Net: \gpio_defaults[467]                                      
  gpio_defaults_block/gpio_defaults[12] = 1                   |  gpio_defaults_block/gpio_defaults[12] = 1                   
  gpio_control_block/gpio_defaults[12] = 1                    |  gpio_control_block/gpio_defaults[12] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[12]                 |Net: \gpio_defaults[480]                                      
  gpio_defaults_block/gpio_defaults[12] = 1                   |  gpio_defaults_block/gpio_defaults[12] = 1                   
  gpio_control_block/gpio_defaults[12] = 1                    |  gpio_control_block/gpio_defaults[12] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[1]                  |Net: \gpio_defaults[493]                                      
  gpio_defaults_block/gpio_defaults[1] = 1                    |  gpio_defaults_block/gpio_defaults[12] = 1                   
  gpio_control_block/gpio_defaults[1] = 1                     |  gpio_control_block/gpio_defaults[12] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[1]                  |Net: \gpio_defaults[466]                                      
  gpio_defaults_block/gpio_defaults[1] = 1                    |  gpio_defaults_block/gpio_defaults[11] = 1                   
  gpio_control_block/gpio_defaults[1] = 1                     |  gpio_control_block/gpio_defaults[11] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[1]                  |Net: \gpio_defaults[479]                                      
  gpio_defaults_block/gpio_defaults[1] = 1                    |  gpio_defaults_block/gpio_defaults[11] = 1                   
  gpio_control_block/gpio_defaults[1] = 1                     |  gpio_control_block/gpio_defaults[11] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[2]                  |Net: \gpio_defaults[492]                                      
  gpio_defaults_block/gpio_defaults[2] = 1                    |  gpio_defaults_block/gpio_defaults[11] = 1                   
  gpio_control_block/gpio_defaults[2] = 1                     |  gpio_control_block/gpio_defaults[11] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[2]                  |Net: \gpio_defaults[465]                                      
  gpio_defaults_block/gpio_defaults[2] = 1                    |  gpio_defaults_block/gpio_defaults[10] = 1                   
  gpio_control_block/gpio_defaults[2] = 1                     |  gpio_control_block/gpio_defaults[10] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[2]                  |Net: \gpio_defaults[478]                                      
  gpio_defaults_block/gpio_defaults[2] = 1                    |  gpio_defaults_block/gpio_defaults[10] = 1                   
  gpio_control_block/gpio_defaults[2] = 1                     |  gpio_control_block/gpio_defaults[10] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[3]                  |Net: \gpio_defaults[491]                                      
  gpio_defaults_block/gpio_defaults[3] = 1                    |  gpio_defaults_block/gpio_defaults[10] = 1                   
  gpio_control_block/gpio_defaults[3] = 1                     |  gpio_control_block/gpio_defaults[10] = 1                    
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[3]                  |Net: \gpio_defaults[464]                                      
  gpio_defaults_block/gpio_defaults[3] = 1                    |  gpio_defaults_block/gpio_defaults[9] = 1                    
  gpio_control_block/gpio_defaults[3] = 1                     |  gpio_control_block/gpio_defaults[9] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[3]                  |Net: \gpio_defaults[477]                                      
  gpio_defaults_block/gpio_defaults[3] = 1                    |  gpio_defaults_block/gpio_defaults[9] = 1                    
  gpio_control_block/gpio_defaults[3] = 1                     |  gpio_control_block/gpio_defaults[9] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[4]                  |Net: \gpio_defaults[490]                                      
  gpio_defaults_block/gpio_defaults[4] = 1                    |  gpio_defaults_block/gpio_defaults[9] = 1                    
  gpio_control_block/gpio_defaults[4] = 1                     |  gpio_control_block/gpio_defaults[9] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[4]                  |Net: \gpio_defaults[463]                                      
  gpio_defaults_block/gpio_defaults[4] = 1                    |  gpio_defaults_block/gpio_defaults[8] = 1                    
  gpio_control_block/gpio_defaults[4] = 1                     |  gpio_control_block/gpio_defaults[8] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[4]                  |Net: \gpio_defaults[476]                                      
  gpio_defaults_block/gpio_defaults[4] = 1                    |  gpio_defaults_block/gpio_defaults[8] = 1                    
  gpio_control_block/gpio_defaults[4] = 1                     |  gpio_control_block/gpio_defaults[8] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[5]                  |Net: \gpio_defaults[489]                                      
  gpio_defaults_block/gpio_defaults[5] = 1                    |  gpio_defaults_block/gpio_defaults[8] = 1                    
  gpio_control_block/gpio_defaults[5] = 1                     |  gpio_control_block/gpio_defaults[8] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[5]                  |Net: \gpio_defaults[462]                                      
  gpio_defaults_block/gpio_defaults[5] = 1                    |  gpio_defaults_block/gpio_defaults[7] = 1                    
  gpio_control_block/gpio_defaults[5] = 1                     |  gpio_control_block/gpio_defaults[7] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[5]                  |Net: \gpio_defaults[475]                                      
  gpio_defaults_block/gpio_defaults[5] = 1                    |  gpio_defaults_block/gpio_defaults[7] = 1                    
  gpio_control_block/gpio_defaults[5] = 1                     |  gpio_control_block/gpio_defaults[7] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[6]                  |Net: \gpio_defaults[488]                                      
  gpio_defaults_block/gpio_defaults[6] = 1                    |  gpio_defaults_block/gpio_defaults[7] = 1                    
  gpio_control_block/gpio_defaults[6] = 1                     |  gpio_control_block/gpio_defaults[7] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[6]                  |Net: \gpio_defaults[461]                                      
  gpio_defaults_block/gpio_defaults[6] = 1                    |  gpio_defaults_block/gpio_defaults[6] = 1                    
  gpio_control_block/gpio_defaults[6] = 1                     |  gpio_control_block/gpio_defaults[6] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[6]                  |Net: \gpio_defaults[474]                                      
  gpio_defaults_block/gpio_defaults[6] = 1                    |  gpio_defaults_block/gpio_defaults[6] = 1                    
  gpio_control_block/gpio_defaults[6] = 1                     |  gpio_control_block/gpio_defaults[6] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[7]                  |Net: \gpio_defaults[487]                                      
  gpio_defaults_block/gpio_defaults[7] = 1                    |  gpio_defaults_block/gpio_defaults[6] = 1                    
  gpio_control_block/gpio_defaults[7] = 1                     |  gpio_control_block/gpio_defaults[6] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[7]                  |Net: \gpio_defaults[460]                                      
  gpio_defaults_block/gpio_defaults[7] = 1                    |  gpio_defaults_block/gpio_defaults[5] = 1                    
  gpio_control_block/gpio_defaults[7] = 1                     |  gpio_control_block/gpio_defaults[5] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[7]                  |Net: \gpio_defaults[473]                                      
  gpio_defaults_block/gpio_defaults[7] = 1                    |  gpio_defaults_block/gpio_defaults[5] = 1                    
  gpio_control_block/gpio_defaults[7] = 1                     |  gpio_control_block/gpio_defaults[5] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[8]                  |Net: \gpio_defaults[486]                                      
  gpio_defaults_block/gpio_defaults[8] = 1                    |  gpio_defaults_block/gpio_defaults[5] = 1                    
  gpio_control_block/gpio_defaults[8] = 1                     |  gpio_control_block/gpio_defaults[5] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[8]                  |Net: \gpio_defaults[459]                                      
  gpio_defaults_block/gpio_defaults[8] = 1                    |  gpio_defaults_block/gpio_defaults[4] = 1                    
  gpio_control_block/gpio_defaults[8] = 1                     |  gpio_control_block/gpio_defaults[4] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[8]                  |Net: \gpio_defaults[472]                                      
  gpio_defaults_block/gpio_defaults[8] = 1                    |  gpio_defaults_block/gpio_defaults[4] = 1                    
  gpio_control_block/gpio_defaults[8] = 1                     |  gpio_control_block/gpio_defaults[4] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_35/gpio_defaults[9]                  |Net: \gpio_defaults[485]                                      
  gpio_defaults_block/gpio_defaults[9] = 1                    |  gpio_defaults_block/gpio_defaults[4] = 1                    
  gpio_control_block/gpio_defaults[9] = 1                     |  gpio_control_block/gpio_defaults[4] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_36/gpio_defaults[9]                  |Net: \gpio_defaults[458]                                      
  gpio_defaults_block/gpio_defaults[9] = 1                    |  gpio_defaults_block/gpio_defaults[3] = 1                    
  gpio_control_block/gpio_defaults[9] = 1                     |  gpio_control_block/gpio_defaults[3] = 1                     
                                                              |                                                              
Net: gpio_defaults_block_37/gpio_defaults[9]                  |Net: \gpio_defaults[471]                                      
  gpio_defaults_block/gpio_defaults[9] = 1                    |  gpio_defaults_block/gpio_defaults[3] = 1                    
  gpio_control_block/gpio_defaults[9] = 1                     |  gpio_control_block/gpio_defaults[3] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_analog_en[19]                           |Net: \gpio_defaults[484]                                      
  gpio_control_block/pad_gpio_ana_en = 1                      |  gpio_defaults_block/gpio_defaults[3] = 1                    
  chip_io/mprj_io_analog_en[19] = 1                           |  gpio_control_block/gpio_defaults[3] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[19]                          |Net: \gpio_defaults[457]                                      
  gpio_control_block/pad_gpio_ana_pol = 1                     |  gpio_defaults_block/gpio_defaults[2] = 1                    
  chip_io/mprj_io_analog_pol[19] = 1                          |  gpio_control_block/gpio_defaults[2] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[19]                          |Net: \gpio_defaults[470]                                      
  gpio_control_block/pad_gpio_ana_sel = 1                     |  gpio_defaults_block/gpio_defaults[2] = 1                    
  chip_io/mprj_io_analog_sel[19] = 1                          |  gpio_control_block/gpio_defaults[2] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_dm[57]                                  |Net: \gpio_defaults[483]                                      
  gpio_control_block/pad_gpio_dm[0] = 1                       |  gpio_defaults_block/gpio_defaults[2] = 1                    
  chip_io/mprj_io_dm[57] = 1                                  |  gpio_control_block/gpio_defaults[2] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_dm[58]                                  |Net: \gpio_defaults[456]                                      
  gpio_control_block/pad_gpio_dm[1] = 1                       |  gpio_defaults_block/gpio_defaults[1] = 1                    
  chip_io/mprj_io_dm[58] = 1                                  |  gpio_control_block/gpio_defaults[1] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_dm[59]                                  |Net: \gpio_defaults[469]                                      
  gpio_control_block/pad_gpio_dm[2] = 1                       |  gpio_defaults_block/gpio_defaults[1] = 1                    
  chip_io/mprj_io_dm[59] = 1                                  |  gpio_control_block/gpio_defaults[1] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_holdover[19]                            |Net: \gpio_defaults[482]                                      
  gpio_control_block/pad_gpio_holdover = 1                    |  gpio_defaults_block/gpio_defaults[1] = 1                    
  chip_io/mprj_io_holdover[19] = 1                            |  gpio_control_block/gpio_defaults[1] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[19]                         |Net: \gpio_defaults[455]                                      
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  gpio_defaults_block/gpio_defaults[0] = 1                    
  chip_io/mprj_io_ib_mode_sel[19] = 1                         |  gpio_control_block/gpio_defaults[0] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_in[19]                                  |Net: \gpio_defaults[468]                                      
  gpio_control_block/pad_gpio_in = 1                          |  gpio_defaults_block/gpio_defaults[0] = 1                    
  chip_io/mprj_io_in[19] = 1                                  |  gpio_control_block/gpio_defaults[0] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[19]                             |Net: \gpio_defaults[481]                                      
  gpio_control_block/pad_gpio_inenb = 1                       |  gpio_defaults_block/gpio_defaults[0] = 1                    
  chip_io/mprj_io_inp_dis[19] = 1                             |  gpio_control_block/gpio_defaults[0] = 1                     
                                                              |                                                              
Net: padframe/mprj_io_out[19]                                 |Net: \gpio_defaults[64]                                       
  gpio_control_block/pad_gpio_out = 1                         |  gpio_defaults_block_0403/gpio_defaults[12] = 1              
  chip_io/mprj_io_out[19] = 1                                 |  gpio_control_block/gpio_defaults[12] = 1                    
                                                              |                                                              
Net: padframe/mprj_io_oeb[19]                                 |Net: \gpio_defaults[63]                                       
  gpio_control_block/pad_gpio_outenb = 1                      |  gpio_defaults_block_0403/gpio_defaults[11] = 1              
  chip_io/mprj_io_oeb[19] = 1                                 |  gpio_control_block/gpio_defaults[11] = 1                    
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[19]                            |Net: \gpio_defaults[62]                                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  gpio_defaults_block_0403/gpio_defaults[10] = 1              
  chip_io/mprj_io_slow_sel[19] = 1                            |  gpio_control_block/gpio_defaults[10] = 1                    
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[19]                           |Net: \gpio_defaults[61]                                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  gpio_defaults_block_0403/gpio_defaults[9] = 1               
  chip_io/mprj_io_vtrip_sel[19] = 1                           |  gpio_control_block/gpio_defaults[9] = 1                     
                                                              |                                                              
Net: gpio_control_in_2\[14\]/resetn                           |Net: \gpio_defaults[60]                                       
  gpio_control_block/resetn = 1                               |  gpio_defaults_block_0403/gpio_defaults[8] = 1               
  gpio_control_block/resetn_out = 1                           |  gpio_control_block/gpio_defaults[8] = 1                     
                                                              |                                                              
Net: gpio_control_in_1a\[1\]/resetn                           |Net: \gpio_defaults[59]                                       
  gpio_control_block/resetn = 1                               |  gpio_defaults_block_0403/gpio_defaults[7] = 1               
  gpio_control_block/resetn_out = 1                           |  gpio_control_block/gpio_defaults[7] = 1                     
                                                              |                                                              
Net: gpio_control_in_1a\[2\]/resetn                           |Net: \gpio_defaults[58]                                       
  gpio_control_block/resetn_out = 1                           |  gpio_defaults_block_0403/gpio_defaults[6] = 1               
  gpio_control_block/resetn = 1                               |  gpio_control_block/gpio_defaults[6] = 1                     
                                                              |                                                              
Net: gpio_control_in_2\[15\]/resetn                           |Net: \gpio_defaults[57]                                       
  gpio_control_block/resetn_out = 1                           |  gpio_defaults_block_0403/gpio_defaults[5] = 1               
  gpio_control_block/resetn = 1                               |  gpio_control_block/gpio_defaults[5] = 1                     
                                                              |                                                              
Net: gpio_control_bidir_1\[1\]/resetn                         |Net: \gpio_defaults[56]                                       
  gpio_control_block/resetn_out = 1                           |  gpio_defaults_block_0403/gpio_defaults[4] = 1               
  gpio_control_block/resetn = 1                               |  gpio_control_block/gpio_defaults[4] = 1                     
                                                              |                                                              
Net: gpio_control_in_1a\[0\]/resetn                           |Net: \gpio_defaults[55]                                       
  gpio_control_block/resetn = 1                               |  gpio_defaults_block_0403/gpio_defaults[3] = 1               
  gpio_control_block/resetn_out = 1                           |  gpio_control_block/gpio_defaults[3] = 1                     
                                                              |                                                              
Net: gpio_control_in_2\[14\]/serial_clock                     |Net: \gpio_defaults[54]                                       
  gpio_control_block/serial_clock = 1                         |  gpio_defaults_block_0403/gpio_defaults[2] = 1               
  gpio_control_block/serial_clock_out = 1                     |  gpio_control_block/gpio_defaults[2] = 1                     
                                                              |                                                              
Net: gpio_control_in_1a\[1\]/serial_clock                     |Net: \gpio_defaults[53]                                       
  gpio_control_block/serial_clock = 1                         |  gpio_defaults_block_0403/gpio_defaults[1] = 1               
  gpio_control_block/serial_clock_out = 1                     |  gpio_control_block/gpio_defaults[1] = 1                     
                                                              |                                                              
Net: gpio_control_in_1a\[2\]/serial_clock                     |Net: \gpio_defaults[52]                                       
  gpio_control_block/serial_clock_out = 1                     |  gpio_defaults_block_0403/gpio_defaults[0] = 1               
  gpio_control_block/serial_clock = 1                         |  gpio_control_block/gpio_defaults[0] = 1                     
                                                              |                                                              
Net: gpio_control_in_2\[15\]/serial_clock                     |Net: \mgmt_io_in[0]                                           
  gpio_control_block/serial_clock_out = 1                     |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/serial_clock = 1                         |  housekeeping/mgmt_gpio_in[0] = 1                            
                                                              |                                                              
Net: gpio_control_bidir_1\[1\]/serial_clock                   |Net: \mgmt_io_oeb[0]                                          
  gpio_control_block/serial_clock_out = 1                     |  gpio_control_block/mgmt_gpio_oeb = 1                        
  gpio_control_block/serial_clock = 1                         |  housekeeping/mgmt_gpio_oeb[0] = 1                           
                                                              |                                                              
Net: gpio_control_in_1a\[0\]/serial_clock                     |Net: \mgmt_io_out[0]                                          
  gpio_control_block/serial_clock = 1                         |  gpio_control_block/mgmt_gpio_out = 1                        
  gpio_control_block/serial_clock_out = 1                     |  housekeeping/mgmt_gpio_out[0] = 1                           
                                                              |                                                              
Net: gpio_control_in_2\[14\]/serial_data_in                   |Net: \mprj_io_analog_en[0]                                    
  gpio_control_block/serial_data_in = 1                       |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/serial_data_out = 1                      |  chip_io/mprj_io_analog_en[0] = 1                            
                                                              |                                                              
Net: gpio_control_in_1a\[1\]/serial_data_in                   |Net: \mprj_io_analog_pol[0]                                   
  gpio_control_block/serial_data_in = 1                       |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/serial_data_out = 1                      |  chip_io/mprj_io_analog_pol[0] = 1                           
                                                              |                                                              
Net: gpio_control_in_1a\[2\]/serial_data_in                   |Net: \mprj_io_analog_sel[0]                                   
  gpio_control_block/serial_data_out = 1                      |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/serial_data_in = 1                       |  chip_io/mprj_io_analog_sel[0] = 1                           
                                                              |                                                              
Net: gpio_control_in_2\[15\]/serial_data_in                   |Net: \mprj_io_dm[2]                                           
  gpio_control_block/serial_data_out = 1                      |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/serial_data_in = 1                       |  chip_io/mprj_io_dm[2] = 1                                   
                                                              |                                                              
Net: gpio_control_bidir_1\[1\]/serial_data_in                 |Net: \mprj_io_dm[1]                                           
  gpio_control_block/serial_data_out = 1                      |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/serial_data_in = 1                       |  chip_io/mprj_io_dm[1] = 1                                   
                                                              |                                                              
Net: gpio_control_in_1a\[0\]/serial_data_in                   |Net: \mprj_io_dm[0]                                           
  gpio_control_block/serial_data_in = 1                       |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/serial_data_out = 1                      |  chip_io/mprj_io_dm[0] = 1                                   
                                                              |                                                              
Net: gpio_control_in_2\[14\]/serial_load                      |Net: \mprj_io_holdover[0]                                     
  gpio_control_block/serial_load = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/serial_load_out = 1                      |  chip_io/mprj_io_holdover[0] = 1                             
                                                              |                                                              
Net: gpio_control_in_1a\[1\]/serial_load                      |Net: \mprj_io_ib_mode_sel[0]                                  
  gpio_control_block/serial_load = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/serial_load_out = 1                      |  chip_io/mprj_io_ib_mode_sel[0] = 1                          
                                                              |                                                              
Net: gpio_control_in_1a\[2\]/serial_load                      |Net: \mprj_io_in[0]                                           
  gpio_control_block/serial_load_out = 1                      |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/serial_load = 1                          |  chip_io/mprj_io_in[0] = 1                                   
                                                              |                                                              
Net: gpio_control_in_2\[15\]/serial_load                      |Net: \mprj_io_inp_dis[0]                                      
  gpio_control_block/serial_load_out = 1                      |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/serial_load = 1                          |  chip_io/mprj_io_inp_dis[0] = 1                              
                                                              |                                                              
Net: gpio_control_bidir_1\[1\]/serial_load                    |Net: \mprj_io_out[0]                                          
  gpio_control_block/serial_load_out = 1                      |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/serial_load = 1                          |  chip_io/mprj_io_out[0] = 1                                  
                                                              |                                                              
Net: gpio_control_in_1a\[0\]/serial_load                      |Net: \mprj_io_oeb[0]                                          
  gpio_control_block/serial_load = 1                          |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/serial_load_out = 1                      |  chip_io/mprj_io_oeb[0] = 1                                  
                                                              |                                                              
Net: mprj/io_in[19]                                           |Net: \mprj_io_slow_sel[0]                                     
  gpio_control_block/user_gpio_in = 1                         |  gpio_control_block/pad_gpio_slow_sel = 1                    
  user_project_wrapper/io_in[19] = 1                          |  chip_io/mprj_io_slow_sel[0] = 1                             
                                                              |                                                              
Net: mprj/io_oeb[19]                                          |Net: \mprj_io_vtrip_sel[0]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  user_project_wrapper/io_oeb[19] = 1                         |  chip_io/mprj_io_vtrip_sel[0] = 1                            
                                                              |                                                              
Net: mprj/io_out[19]                                          |Net: \gpio_resetn_1[0]                                        
  gpio_control_block/user_gpio_out = 1                        |  gpio_control_block/resetn_out = 1                           
  user_project_wrapper/io_out[19] = 1                         |  gpio_control_block/resetn = 1                               
                                                              |                                                              
Net: padframe/mprj_io_analog_en[14]                           |Net: \gpio_resetn_1[1]                                        
  gpio_control_block/pad_gpio_ana_en = 1                      |  gpio_control_block/resetn_out = 1                           
  chip_io/mprj_io_analog_en[14] = 1                           |  gpio_control_block/resetn = 1                               
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[14]                          |Net: \gpio_resetn_2[16]                                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  gpio_control_block/resetn_out = 1                           
  chip_io/mprj_io_analog_pol[14] = 1                          |  gpio_control_block/resetn = 1                               
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[14]                          |Net: \gpio_resetn_1[2]                                        
  gpio_control_block/pad_gpio_ana_sel = 1                     |  gpio_control_block/resetn_out = 1                           
  chip_io/mprj_io_analog_sel[14] = 1                          |  gpio_control_block/resetn = 1                               
                                                              |                                                              
Net: padframe/mprj_io_dm[42]                                  |Net: \gpio_resetn_1[3]                                        
  gpio_control_block/pad_gpio_dm[0] = 1                       |  gpio_control_block/resetn_out = 1                           
  chip_io/mprj_io_dm[42] = 1                                  |  gpio_control_block/resetn = 1                               
                                                              |                                                              
Net: padframe/mprj_io_dm[43]                                  |Net: \gpio_resetn_2[15]                                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  gpio_control_block/resetn = 1                               
  chip_io/mprj_io_dm[43] = 1                                  |  gpio_control_block/resetn_out = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[44]                                  |Net: \gpio_clock_1[0]                                         
  gpio_control_block/pad_gpio_dm[2] = 1                       |  gpio_control_block/serial_clock_out = 1                     
  chip_io/mprj_io_dm[44] = 1                                  |  gpio_control_block/serial_clock = 1                         
                                                              |                                                              
Net: padframe/mprj_io_holdover[14]                            |Net: \gpio_clock_1[1]                                         
  gpio_control_block/pad_gpio_holdover = 1                    |  gpio_control_block/serial_clock_out = 1                     
  chip_io/mprj_io_holdover[14] = 1                            |  gpio_control_block/serial_clock = 1                         
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[14]                         |Net: \gpio_clock_2[16]                                        
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  gpio_control_block/serial_clock_out = 1                     
  chip_io/mprj_io_ib_mode_sel[14] = 1                         |  gpio_control_block/serial_clock = 1                         
                                                              |                                                              
Net: padframe/mprj_io_in[14]                                  |Net: \gpio_clock_1[2]                                         
  gpio_control_block/pad_gpio_in = 1                          |  gpio_control_block/serial_clock_out = 1                     
  chip_io/mprj_io_in[14] = 1                                  |  gpio_control_block/serial_clock = 1                         
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[14]                             |Net: \gpio_clock_1[3]                                         
  gpio_control_block/pad_gpio_inenb = 1                       |  gpio_control_block/serial_clock_out = 1                     
  chip_io/mprj_io_inp_dis[14] = 1                             |  gpio_control_block/serial_clock = 1                         
                                                              |                                                              
Net: padframe/mprj_io_out[14]                                 |Net: \gpio_clock_2[15]                                        
  gpio_control_block/pad_gpio_out = 1                         |  gpio_control_block/serial_clock = 1                         
  chip_io/mprj_io_out[14] = 1                                 |  gpio_control_block/serial_clock_out = 1                     
                                                              |                                                              
Net: padframe/mprj_io_oeb[14]                                 |Net: \gpio_serial_link_1_shifted[0]                           
  gpio_control_block/pad_gpio_outenb = 1                      |  gpio_control_block/serial_data_in = 1                       
  chip_io/mprj_io_oeb[14] = 1                                 |  housekeeping/serial_data_1 = 1                              
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[14]                            |Net: \gpio_serial_link_1[0]                                   
  gpio_control_block/pad_gpio_slow_sel = 1                    |  gpio_control_block/serial_data_out = 1                      
  chip_io/mprj_io_slow_sel[14] = 1                            |  gpio_control_block/serial_data_in = 1                       
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[14]                           |Net: \gpio_serial_link_1[1]                                   
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  gpio_control_block/serial_data_out = 1                      
  chip_io/mprj_io_vtrip_sel[14] = 1                           |  gpio_control_block/serial_data_in = 1                       
                                                              |                                                              
Net: mprj/io_in[14]                                           |Net: \gpio_serial_link_2[16]                                  
  gpio_control_block/user_gpio_in = 1                         |  gpio_control_block/serial_data_out = 1                      
  user_project_wrapper/io_in[14] = 1                          |  gpio_control_block/serial_data_in = 1                       
                                                              |                                                              
Net: mprj/io_oeb[14]                                          |Net: \gpio_serial_link_1[2]                                   
  gpio_control_block/user_gpio_oeb = 1                        |  gpio_control_block/serial_data_out = 1                      
  user_project_wrapper/io_oeb[14] = 1                         |  gpio_control_block/serial_data_in = 1                       
                                                              |                                                              
Net: mprj/io_out[14]                                          |Net: \gpio_serial_link_1[3]                                   
  gpio_control_block/user_gpio_out = 1                        |  gpio_control_block/serial_data_out = 1                      
  user_project_wrapper/io_out[14] = 1                         |  gpio_control_block/serial_data_in = 1                       
                                                              |                                                              
Net: pll/clockp[0]                                            |Net: \gpio_serial_link_2[15]                                  
  digital_pll/clockp[0] = 1                                   |  gpio_control_block/serial_data_in = 1                       
  caravel_clocking/pll_clk90 = 1                              |  gpio_control_block/serial_data_out = 1                      
                                                              |                                                              
Net: pll/clockp[1]                                            |Net: \gpio_load_1[0]                                          
  digital_pll/clockp[1] = 1                                   |  gpio_control_block/serial_load_out = 1                      
  caravel_clocking/pll_clk = 1                                |  gpio_control_block/serial_load = 1                          
                                                              |                                                              
Net: pll/dco                                                  |Net: \gpio_load_1[1]                                          
  digital_pll/dco = 1                                         |  gpio_control_block/serial_load_out = 1                      
  housekeeping/pll_dco_ena = 1                                |  gpio_control_block/serial_load = 1                          
                                                              |                                                              
Net: pll/div[0]                                               |Net: \gpio_load_2[16]                                         
  digital_pll/div[0] = 1                                      |  gpio_control_block/serial_load_out = 1                      
  housekeeping/pll_div[0] = 1                                 |  gpio_control_block/serial_load = 1                          
                                                              |                                                              
Net: pll/div[1]                                               |Net: \gpio_load_1[2]                                          
  digital_pll/div[1] = 1                                      |  gpio_control_block/serial_load_out = 1                      
  housekeeping/pll_div[1] = 1                                 |  gpio_control_block/serial_load = 1                          
                                                              |                                                              
Net: pll/div[2]                                               |Net: \gpio_load_1[3]                                          
  digital_pll/div[2] = 1                                      |  gpio_control_block/serial_load_out = 1                      
  housekeeping/pll_div[2] = 1                                 |  gpio_control_block/serial_load = 1                          
                                                              |                                                              
Net: pll/div[3]                                               |Net: \gpio_load_2[15]                                         
  digital_pll/div[3] = 1                                      |  gpio_control_block/serial_load = 1                          
  housekeeping/pll_div[3] = 1                                 |  gpio_control_block/serial_load_out = 1                      
                                                              |                                                              
Net: pll/div[4]                                               |Net: \user_io_in[0]                                           
  digital_pll/div[4] = 1                                      |  gpio_control_block/user_gpio_in = 1                         
  housekeeping/pll_div[4] = 1                                 |  user_project_wrapper/io_in[0] = 1                           
                                                              |                                                              
Net: pll/enable                                               |Net: \user_io_oeb[0]                                          
  digital_pll/enable = 1                                      |  gpio_control_block/user_gpio_oeb = 1                        
  housekeeping/pll_ena = 1                                    |  user_project_wrapper/io_oeb[0] = 1                          
                                                              |                                                              
Net: pll/ext_trim[0]                                          |Net: \user_io_out[0]                                          
  digital_pll/ext_trim[0] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  housekeeping/pll_trim[0] = 1                                |  user_project_wrapper/io_out[0] = 1                          
                                                              |                                                              
Net: pll/ext_trim[10]                                         |Net: \mgmt_io_in[1]                                           
  digital_pll/ext_trim[10] = 1                                |  gpio_control_block/mgmt_gpio_in = 1                         
  housekeeping/pll_trim[10] = 1                               |  housekeeping/mgmt_gpio_in[1] = 1                            
                                                              |                                                              
Net: pll/ext_trim[11]                                         |Net: \mgmt_io_oeb[1]                                          
  digital_pll/ext_trim[11] = 1                                |  gpio_control_block/mgmt_gpio_oeb = 1                        
  housekeeping/pll_trim[11] = 1                               |  housekeeping/mgmt_gpio_oeb[1] = 1                           
                                                              |                                                              
Net: pll/ext_trim[12]                                         |Net: \mgmt_io_out[1]                                          
  digital_pll/ext_trim[12] = 1                                |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/pll_trim[12] = 1                               |  housekeeping/mgmt_gpio_out[1] = 1                           
                                                              |                                                              
Net: pll/ext_trim[13]                                         |Net: \mprj_io_analog_en[1]                                    
  digital_pll/ext_trim[13] = 1                                |  gpio_control_block/pad_gpio_ana_en = 1                      
  housekeeping/pll_trim[13] = 1                               |  chip_io/mprj_io_analog_en[1] = 1                            
                                                              |                                                              
Net: pll/ext_trim[14]                                         |Net: \mprj_io_analog_pol[1]                                   
  digital_pll/ext_trim[14] = 1                                |  gpio_control_block/pad_gpio_ana_pol = 1                     
  housekeeping/pll_trim[14] = 1                               |  chip_io/mprj_io_analog_pol[1] = 1                           
                                                              |                                                              
Net: pll/ext_trim[15]                                         |Net: \mprj_io_analog_sel[1]                                   
  digital_pll/ext_trim[15] = 1                                |  gpio_control_block/pad_gpio_ana_sel = 1                     
  housekeeping/pll_trim[15] = 1                               |  chip_io/mprj_io_analog_sel[1] = 1                           
                                                              |                                                              
Net: pll/ext_trim[16]                                         |Net: \mprj_io_dm[5]                                           
  digital_pll/ext_trim[16] = 1                                |  gpio_control_block/pad_gpio_dm[2] = 1                       
  housekeeping/pll_trim[16] = 1                               |  chip_io/mprj_io_dm[5] = 1                                   
                                                              |                                                              
Net: pll/ext_trim[17]                                         |Net: \mprj_io_dm[4]                                           
  digital_pll/ext_trim[17] = 1                                |  gpio_control_block/pad_gpio_dm[1] = 1                       
  housekeeping/pll_trim[17] = 1                               |  chip_io/mprj_io_dm[4] = 1                                   
                                                              |                                                              
Net: pll/ext_trim[18]                                         |Net: \mprj_io_dm[3]                                           
  digital_pll/ext_trim[18] = 1                                |  gpio_control_block/pad_gpio_dm[0] = 1                       
  housekeeping/pll_trim[18] = 1                               |  chip_io/mprj_io_dm[3] = 1                                   
                                                              |                                                              
Net: pll/ext_trim[19]                                         |Net: \mprj_io_holdover[1]                                     
  digital_pll/ext_trim[19] = 1                                |  gpio_control_block/pad_gpio_holdover = 1                    
  housekeeping/pll_trim[19] = 1                               |  chip_io/mprj_io_holdover[1] = 1                             
                                                              |                                                              
Net: pll/ext_trim[1]                                          |Net: \mprj_io_ib_mode_sel[1]                                  
  digital_pll/ext_trim[1] = 1                                 |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  housekeeping/pll_trim[1] = 1                                |  chip_io/mprj_io_ib_mode_sel[1] = 1                          
                                                              |                                                              
Net: pll/ext_trim[20]                                         |Net: \mprj_io_in[1]                                           
  digital_pll/ext_trim[20] = 1                                |  gpio_control_block/pad_gpio_in = 1                          
  housekeeping/pll_trim[20] = 1                               |  chip_io/mprj_io_in[1] = 1                                   
                                                              |                                                              
Net: pll/ext_trim[21]                                         |Net: \mprj_io_inp_dis[1]                                      
  digital_pll/ext_trim[21] = 1                                |  gpio_control_block/pad_gpio_inenb = 1                       
  housekeeping/pll_trim[21] = 1                               |  chip_io/mprj_io_inp_dis[1] = 1                              
                                                              |                                                              
Net: pll/ext_trim[22]                                         |Net: \mprj_io_out[1]                                          
  digital_pll/ext_trim[22] = 1                                |  gpio_control_block/pad_gpio_out = 1                         
  housekeeping/pll_trim[22] = 1                               |  chip_io/mprj_io_out[1] = 1                                  
                                                              |                                                              
Net: pll/ext_trim[23]                                         |Net: \mprj_io_oeb[1]                                          
  digital_pll/ext_trim[23] = 1                                |  gpio_control_block/pad_gpio_outenb = 1                      
  housekeeping/pll_trim[23] = 1                               |  chip_io/mprj_io_oeb[1] = 1                                  
                                                              |                                                              
Net: pll/ext_trim[24]                                         |Net: \mprj_io_slow_sel[1]                                     
  digital_pll/ext_trim[24] = 1                                |  gpio_control_block/pad_gpio_slow_sel = 1                    
  housekeeping/pll_trim[24] = 1                               |  chip_io/mprj_io_slow_sel[1] = 1                             
                                                              |                                                              
Net: pll/ext_trim[25]                                         |Net: \mprj_io_vtrip_sel[1]                                    
  digital_pll/ext_trim[25] = 1                                |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  housekeeping/pll_trim[25] = 1                               |  chip_io/mprj_io_vtrip_sel[1] = 1                            
                                                              |                                                              
Net: pll/ext_trim[2]                                          |Net: \user_io_in[1]                                           
  digital_pll/ext_trim[2] = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  housekeeping/pll_trim[2] = 1                                |  user_project_wrapper/io_in[1] = 1                           
                                                              |                                                              
Net: pll/ext_trim[3]                                          |Net: \user_io_oeb[1]                                          
  digital_pll/ext_trim[3] = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  housekeeping/pll_trim[3] = 1                                |  user_project_wrapper/io_oeb[1] = 1                          
                                                              |                                                              
Net: pll/ext_trim[4]                                          |Net: \user_io_out[1]                                          
  digital_pll/ext_trim[4] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  housekeeping/pll_trim[4] = 1                                |  user_project_wrapper/io_out[1] = 1                          
                                                              |                                                              
Net: pll/ext_trim[5]                                          |Net: \mgmt_io_in[35]                                          
  digital_pll/ext_trim[5] = 1                                 |  gpio_control_block/mgmt_gpio_in = 1                         
  housekeeping/pll_trim[5] = 1                                |  housekeeping/mgmt_gpio_in[35] = 1                           
                                                              |                                                              
Net: pll/ext_trim[6]                                          |Net: \mgmt_io_oeb[2]                                          
  digital_pll/ext_trim[6] = 1                                 |  gpio_control_block/mgmt_gpio_oeb = 1                        
  housekeeping/pll_trim[6] = 1                                |  housekeeping/mgmt_gpio_oeb[35] = 1                          
                                                              |                                                              
Net: pll/ext_trim[7]                                          |Net: \mgmt_io_out[2]                                          
  digital_pll/ext_trim[7] = 1                                 |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/pll_trim[7] = 1                                |  housekeeping/mgmt_gpio_out[35] = 1                          
                                                              |                                                              
Net: pll/ext_trim[8]                                          |Net: \mprj_io_analog_en[35]                                   
  digital_pll/ext_trim[8] = 1                                 |  gpio_control_block/pad_gpio_ana_en = 1                      
  housekeeping/pll_trim[8] = 1                                |  chip_io/mprj_io_analog_en[35] = 1                           
                                                              |                                                              
Net: pll/ext_trim[9]                                          |Net: \mprj_io_analog_pol[35]                                  
  digital_pll/ext_trim[9] = 1                                 |  gpio_control_block/pad_gpio_ana_pol = 1                     
  housekeeping/pll_trim[9] = 1                                |  chip_io/mprj_io_analog_pol[35] = 1                          
                                                              |                                                              
Net: por/por_l                                                |Net: \mprj_io_analog_sel[35]                                  
  chip_io/por = 1                                             |  gpio_control_block/pad_gpio_ana_sel = 1                     
  simple_por/por_l = 1                                        |  chip_io/mprj_io_analog_sel[35] = 1                          
                                                              |                                                              
Net: padframe/flash_clk_core                                  |Net: \mprj_io_dm[107]                                         
  chip_io/flash_clk_core = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  housekeeping/pad_flash_clk = 1                              |  chip_io/mprj_io_dm[107] = 1                                 
                                                              |                                                              
Net: padframe/flash_clk_oeb_core                              |Net: \mprj_io_dm[106]                                         
  chip_io/flash_clk_oeb_core = 1                              |  gpio_control_block/pad_gpio_dm[1] = 1                       
  housekeeping/pad_flash_clk_oeb = 1                          |  chip_io/mprj_io_dm[106] = 1                                 
                                                              |                                                              
Net: padframe/flash_csb_core                                  |Net: \mprj_io_dm[105]                                         
  chip_io/flash_csb_core = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  housekeeping/pad_flash_csb = 1                              |  chip_io/mprj_io_dm[105] = 1                                 
                                                              |                                                              
Net: padframe/flash_csb_oeb_core                              |Net: \mprj_io_holdover[35]                                    
  chip_io/flash_csb_oeb_core = 1                              |  gpio_control_block/pad_gpio_holdover = 1                    
  housekeeping/pad_flash_csb_oeb = 1                          |  chip_io/mprj_io_holdover[35] = 1                            
                                                              |                                                              
Net: padframe/flash_io0_di_core                               |Net: \mprj_io_ib_mode_sel[35]                                 
  chip_io/flash_io0_di_core = 1                               |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  housekeeping/pad_flash_io0_di = 1                           |  chip_io/mprj_io_ib_mode_sel[35] = 1                         
                                                              |                                                              
Net: padframe/flash_io0_do_core                               |Net: \mprj_io_in[35]                                          
  chip_io/flash_io0_do_core = 1                               |  gpio_control_block/pad_gpio_in = 1                          
  housekeeping/pad_flash_io0_do = 1                           |  chip_io/mprj_io_in[35] = 1                                  
                                                              |                                                              
Net: padframe/flash_io0_oeb_core                              |Net: \mprj_io_inp_dis[35]                                     
  chip_io/flash_io0_oeb_core = 1                              |  gpio_control_block/pad_gpio_inenb = 1                       
  housekeeping/pad_flash_io0_oeb = 1                          |  chip_io/mprj_io_inp_dis[35] = 1                             
                                                              |                                                              
Net: padframe/flash_io1_di_core                               |Net: \mprj_io_out[35]                                         
  chip_io/flash_io1_di_core = 1                               |  gpio_control_block/pad_gpio_out = 1                         
  housekeeping/pad_flash_io1_di = 1                           |  chip_io/mprj_io_out[35] = 1                                 
                                                              |                                                              
Net: padframe/flash_io1_do_core                               |Net: \mprj_io_oeb[35]                                         
  chip_io/flash_io1_do_core = 1                               |  gpio_control_block/pad_gpio_outenb = 1                      
  housekeeping/pad_flash_io1_do = 1                           |  chip_io/mprj_io_oeb[35] = 1                                 
                                                              |                                                              
Net: padframe/flash_io1_oeb_core                              |Net: \mprj_io_slow_sel[35]                                    
  chip_io/flash_io1_oeb_core = 1                              |  gpio_control_block/pad_gpio_slow_sel = 1                    
  housekeeping/pad_flash_io1_oeb = 1                          |  chip_io/mprj_io_slow_sel[35] = 1                            
                                                              |                                                              
Net: soc/gpio_in_pad                                          |Net: \mprj_io_vtrip_sel[35]                                   
  chip_io/gpio_in_core = 1                                    |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  mgmt_core_wrapper/gpio_in_pad = 1                           |  chip_io/mprj_io_vtrip_sel[35] = 1                           
                                                              |                                                              
Net: soc/gpio_inenb_pad                                       |Net: \user_io_in[35]                                          
  chip_io/gpio_inenb_core = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  mgmt_core_wrapper/gpio_inenb_pad = 1                        |  user_project_wrapper/io_in[35] = 1                          
                                                              |                                                              
Net: soc/gpio_mode0_pad                                       |Net: \user_io_oeb[35]                                         
  chip_io/gpio_mode0_core = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  mgmt_core_wrapper/gpio_mode0_pad = 1                        |  user_project_wrapper/io_oeb[35] = 1                         
                                                              |                                                              
Net: soc/gpio_mode1_pad                                       |Net: \user_io_out[35]                                         
  chip_io/gpio_mode1_core = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  mgmt_core_wrapper/gpio_mode1_pad = 1                        |  user_project_wrapper/io_out[35] = 1                         
                                                              |                                                              
Net: soc/gpio_out_pad                                         |Net: \mgmt_io_in[36]                                          
  chip_io/gpio_out_core = 1                                   |  gpio_control_block/mgmt_gpio_in = 1                         
  mgmt_core_wrapper/gpio_out_pad = 1                          |  housekeeping/mgmt_gpio_in[36] = 1                           
                                                              |                                                              
Net: soc/gpio_outenb_pad                                      |Net: \mgmt_io_oeb[3]                                          
  chip_io/gpio_outenb_core = 1                                |  gpio_control_block/mgmt_gpio_oeb = 1                        
  mgmt_core_wrapper/gpio_outenb_pad = 1                       |  housekeeping/mgmt_gpio_oeb[36] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_en[0]                            |Net: \mgmt_io_out[3]                                          
  chip_io/mprj_io_analog_en[0] = 1                            |  gpio_control_block/mgmt_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_en = 1                      |  housekeeping/mgmt_gpio_out[36] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[0]                           |Net: \mprj_io_analog_en[36]                                   
  chip_io/mprj_io_analog_pol[0] = 1                           |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_en[36] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[0]                           |Net: \mprj_io_analog_pol[36]                                  
  chip_io/mprj_io_analog_sel[0] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_analog_pol[36] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[0]                                   |Net: \mprj_io_analog_sel[36]                                  
  chip_io/mprj_io_dm[0] = 1                                   |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_analog_sel[36] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[1]                                   |Net: \mprj_io_dm[110]                                         
  chip_io/mprj_io_dm[1] = 1                                   |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[110] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[2]                                   |Net: \mprj_io_dm[109]                                         
  chip_io/mprj_io_dm[2] = 1                                   |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_dm[109] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_holdover[0]                             |Net: \mprj_io_dm[108]                                         
  chip_io/mprj_io_holdover[0] = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[108] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[0]                          |Net: \mprj_io_holdover[36]                                    
  chip_io/mprj_io_ib_mode_sel[0] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_holdover[36] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[0]                              |Net: \mprj_io_ib_mode_sel[36]                                 
  chip_io/mprj_io_inp_dis[0] = 1                              |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_ib_mode_sel[36] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[0]                                  |Net: \mprj_io_in[36]                                          
  chip_io/mprj_io_oeb[0] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_in[36] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[0]                                  |Net: \mprj_io_inp_dis[36]                                     
  chip_io/mprj_io_out[0] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_inp_dis[36] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[0]                             |Net: \mprj_io_out[36]                                         
  chip_io/mprj_io_slow_sel[0] = 1                             |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_out[36] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[0]                            |Net: \mprj_io_oeb[36]                                         
  chip_io/mprj_io_vtrip_sel[0] = 1                            |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_oeb[36] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_in[0]                                   |Net: \mprj_io_slow_sel[36]                                    
  chip_io/mprj_io_in[0] = 1                                   |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_slow_sel[36] = 1                            
                                                              |                                                              
Net: mprj/analog_io[3]                                        |Net: \mprj_io_vtrip_sel[36]                                   
  chip_io/mprj_analog_io[3] = 1                               |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  user_project_wrapper/analog_io[3] = 1                       |  chip_io/mprj_io_vtrip_sel[36] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[10]                           |Net: \user_io_in[36]                                          
  chip_io/mprj_io_analog_en[10] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_in[36] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[10]                          |Net: \user_io_oeb[36]                                         
  chip_io/mprj_io_analog_pol[10] = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ana_pol = 1                     |  user_project_wrapper/io_oeb[36] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[10]                          |Net: \user_io_out[36]                                         
  chip_io/mprj_io_analog_sel[10] = 1                          |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_sel = 1                     |  user_project_wrapper/io_out[36] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[30]                                  |Net: \mgmt_io_in[37]                                          
  chip_io/mprj_io_dm[30] = 1                                  |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/pad_gpio_dm[0] = 1                       |  housekeeping/mgmt_gpio_in[37] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[31]                                  |Net: \mgmt_io_oeb[4]                                          
  chip_io/mprj_io_dm[31] = 1                                  |  gpio_control_block/mgmt_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_dm[1] = 1                       |  housekeeping/mgmt_gpio_oeb[37] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[32]                                  |Net: \mgmt_io_out[4]                                          
  chip_io/mprj_io_dm[32] = 1                                  |  gpio_control_block/mgmt_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[2] = 1                       |  housekeeping/mgmt_gpio_out[37] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_holdover[10]                            |Net: \mprj_io_analog_en[37]                                   
  chip_io/mprj_io_holdover[10] = 1                            |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_en[37] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[10]                         |Net: \mprj_io_analog_pol[37]                                  
  chip_io/mprj_io_ib_mode_sel[10] = 1                         |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_analog_pol[37] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[10]                             |Net: \mprj_io_analog_sel[37]                                  
  chip_io/mprj_io_inp_dis[10] = 1                             |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_analog_sel[37] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_oeb[10]                                 |Net: \mprj_io_dm[113]                                         
  chip_io/mprj_io_oeb[10] = 1                                 |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[113] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_out[10]                                 |Net: \mprj_io_dm[112]                                         
  chip_io/mprj_io_out[10] = 1                                 |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_dm[112] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[10]                            |Net: \mprj_io_dm[111]                                         
  chip_io/mprj_io_slow_sel[10] = 1                            |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_dm[111] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[10]                           |Net: \mprj_io_holdover[37]                                    
  chip_io/mprj_io_vtrip_sel[10] = 1                           |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_holdover[37] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_in[10]                                  |Net: \mprj_io_ib_mode_sel[37]                                 
  chip_io/mprj_io_in[10] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_ib_mode_sel[37] = 1                         
                                                              |                                                              
Net: mprj/analog_io[4]                                        |Net: \mprj_io_in[37]                                          
  chip_io/mprj_analog_io[4] = 1                               |  gpio_control_block/pad_gpio_in = 1                          
  user_project_wrapper/analog_io[4] = 1                       |  chip_io/mprj_io_in[37] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[11]                           |Net: \mprj_io_inp_dis[37]                                     
  chip_io/mprj_io_analog_en[11] = 1                           |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_inp_dis[37] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[11]                          |Net: \mprj_io_out[37]                                         
  chip_io/mprj_io_analog_pol[11] = 1                          |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_out[37] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[11]                          |Net: \mprj_io_oeb[37]                                         
  chip_io/mprj_io_analog_sel[11] = 1                          |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_oeb[37] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[33]                                  |Net: \mprj_io_slow_sel[37]                                    
  chip_io/mprj_io_dm[33] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_slow_sel[37] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[34]                                  |Net: \mprj_io_vtrip_sel[37]                                   
  chip_io/mprj_io_dm[34] = 1                                  |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_vtrip_sel[37] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[35]                                  |Net: \gpio_serial_link_2_shifted[18]                          
  chip_io/mprj_io_dm[35] = 1                                  |  gpio_control_block/serial_data_in = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  housekeeping/serial_data_2 = 1                              
                                                              |                                                              
Net: padframe/mprj_io_holdover[11]                            |Net: \user_io_in[37]                                          
  chip_io/mprj_io_holdover[11] = 1                            |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  user_project_wrapper/io_in[37] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[11]                         |Net: \user_io_oeb[37]                                         
  chip_io/mprj_io_ib_mode_sel[11] = 1                         |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  user_project_wrapper/io_oeb[37] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[11]                             |Net: \user_io_out[37]                                         
  chip_io/mprj_io_inp_dis[11] = 1                             |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_out[37] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[11]                                 |Net: \mprj_io_analog_en[8]                                    
  chip_io/mprj_io_oeb[11] = 1                                 |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_analog_en[8] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_out[11]                                 |Net: \mprj_io_analog_pol[8]                                   
  chip_io/mprj_io_out[11] = 1                                 |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_analog_pol[8] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[11]                            |Net: \mprj_io_analog_sel[8]                                   
  chip_io/mprj_io_slow_sel[11] = 1                            |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_sel[8] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[11]                           |Net: \mprj_io_dm[26]                                          
  chip_io/mprj_io_vtrip_sel[11] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_dm[26] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[11]                                  |Net: \mprj_io_dm[25]                                          
  chip_io/mprj_io_in[11] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_dm[25] = 1                                  
                                                              |                                                              
Net: mprj/analog_io[5]                                        |Net: \mprj_io_dm[24]                                          
  chip_io/mprj_analog_io[5] = 1                               |  gpio_control_block/pad_gpio_dm[0] = 1                       
  user_project_wrapper/analog_io[5] = 1                       |  chip_io/mprj_io_dm[24] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[12]                           |Net: \mprj_io_holdover[8]                                     
  chip_io/mprj_io_analog_en[12] = 1                           |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_holdover[8] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[12]                          |Net: \mprj_io_ib_mode_sel[8]                                  
  chip_io/mprj_io_analog_pol[12] = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_ib_mode_sel[8] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[12]                          |Net: \mprj_io_in[8]                                           
  chip_io/mprj_io_analog_sel[12] = 1                          |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_in[8] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_dm[36]                                  |Net: \mprj_io_inp_dis[8]                                      
  chip_io/mprj_io_dm[36] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_inp_dis[8] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_dm[37]                                  |Net: \mprj_io_out[8]                                          
  chip_io/mprj_io_dm[37] = 1                                  |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_out[8] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[38]                                  |Net: \mprj_io_oeb[8]                                          
  chip_io/mprj_io_dm[38] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_oeb[8] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[12]                            |Net: \mprj_io_slow_sel[8]                                     
  chip_io/mprj_io_holdover[12] = 1                            |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_slow_sel[8] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[12]                         |Net: \mprj_io_vtrip_sel[8]                                    
  chip_io/mprj_io_ib_mode_sel[12] = 1                         |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_vtrip_sel[8] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[12]                             |Net: \user_io_in[8]                                           
  chip_io/mprj_io_inp_dis[12] = 1                             |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_in[8] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_oeb[12]                                 |Net: \user_io_oeb[8]                                          
  chip_io/mprj_io_oeb[12] = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_outenb = 1                      |  user_project_wrapper/io_oeb[8] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_out[12]                                 |Net: \user_io_out[8]                                          
  chip_io/mprj_io_out[12] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_out[8] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[12]                            |Net: \mprj_io_analog_en[18]                                   
  chip_io/mprj_io_slow_sel[12] = 1                            |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_en[18] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[12]                           |Net: \mprj_io_analog_pol[18]                                  
  chip_io/mprj_io_vtrip_sel[12] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_analog_pol[18] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_in[12]                                  |Net: \mprj_io_analog_sel[18]                                  
  chip_io/mprj_io_in[12] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_sel[18] = 1                          
                                                              |                                                              
Net: mprj/analog_io[6]                                        |Net: \mprj_io_dm[56]                                          
  chip_io/mprj_analog_io[6] = 1                               |  gpio_control_block/pad_gpio_dm[2] = 1                       
  user_project_wrapper/analog_io[6] = 1                       |  chip_io/mprj_io_dm[56] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[13]                           |Net: \mprj_io_dm[55]                                          
  chip_io/mprj_io_analog_en[13] = 1                           |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[55] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[13]                          |Net: \mprj_io_dm[54]                                          
  chip_io/mprj_io_analog_pol[13] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[54] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[13]                          |Net: \mprj_io_holdover[18]                                    
  chip_io/mprj_io_analog_sel[13] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_holdover[18] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[39]                                  |Net: \mprj_io_ib_mode_sel[18]                                 
  chip_io/mprj_io_dm[39] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_ib_mode_sel[18] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[40]                                  |Net: \mprj_io_in[18]                                          
  chip_io/mprj_io_dm[40] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_in[18] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[41]                                  |Net: \mprj_io_inp_dis[18]                                     
  chip_io/mprj_io_dm[41] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_inp_dis[18] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_holdover[13]                            |Net: \mprj_io_out[18]                                         
  chip_io/mprj_io_holdover[13] = 1                            |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_out[18] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[13]                         |Net: \mprj_io_oeb[18]                                         
  chip_io/mprj_io_ib_mode_sel[13] = 1                         |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_oeb[18] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[13]                             |Net: \mprj_io_slow_sel[18]                                    
  chip_io/mprj_io_inp_dis[13] = 1                             |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_slow_sel[18] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_oeb[13]                                 |Net: \mprj_io_vtrip_sel[18]                                   
  chip_io/mprj_io_oeb[13] = 1                                 |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_vtrip_sel[18] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_out[13]                                 |Net: \user_io_in[18]                                          
  chip_io/mprj_io_out[13] = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_in[18] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[13]                            |Net: \user_io_oeb[18]                                         
  chip_io/mprj_io_slow_sel[13] = 1                            |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_oeb[18] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[13]                           |Net: \user_io_out[18]                                         
  chip_io/mprj_io_vtrip_sel[13] = 1                           |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_out[18] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_in[13]                                  |Net: \mprj_io_analog_en[9]                                    
  chip_io/mprj_io_in[13] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_en[9] = 1                            
                                                              |                                                              
Net: mprj/analog_io[7]                                        |Net: \mprj_io_analog_pol[9]                                   
  chip_io/mprj_analog_io[7] = 1                               |  gpio_control_block/pad_gpio_ana_pol = 1                     
  user_project_wrapper/analog_io[7] = 1                       |  chip_io/mprj_io_analog_pol[9] = 1                           
                                                              |                                                              
Net: mprj/analog_io[8]                                        |Net: \mprj_io_analog_sel[9]                                   
  chip_io/mprj_analog_io[8] = 1                               |  gpio_control_block/pad_gpio_ana_sel = 1                     
  user_project_wrapper/analog_io[8] = 1                       |  chip_io/mprj_io_analog_sel[9] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[15]                           |Net: \mprj_io_dm[29]                                          
  chip_io/mprj_io_analog_en[15] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[29] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[15]                          |Net: \mprj_io_dm[28]                                          
  chip_io/mprj_io_analog_pol[15] = 1                          |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[28] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[15]                          |Net: \mprj_io_dm[27]                                          
  chip_io/mprj_io_analog_sel[15] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_dm[27] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[45]                                  |Net: \mprj_io_holdover[9]                                     
  chip_io/mprj_io_dm[45] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_holdover[9] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[46]                                  |Net: \mprj_io_ib_mode_sel[9]                                  
  chip_io/mprj_io_dm[46] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_ib_mode_sel[9] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[47]                                  |Net: \mprj_io_in[9]                                           
  chip_io/mprj_io_dm[47] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_in[9] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_holdover[15]                            |Net: \mprj_io_inp_dis[9]                                      
  chip_io/mprj_io_holdover[15] = 1                            |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_inp_dis[9] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[15]                         |Net: \mprj_io_out[9]                                          
  chip_io/mprj_io_ib_mode_sel[15] = 1                         |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_out[9] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[15]                             |Net: \mprj_io_oeb[9]                                          
  chip_io/mprj_io_inp_dis[15] = 1                             |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_oeb[9] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[15]                                 |Net: \mprj_io_slow_sel[9]                                     
  chip_io/mprj_io_oeb[15] = 1                                 |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_slow_sel[9] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_out[15]                                 |Net: \mprj_io_vtrip_sel[9]                                    
  chip_io/mprj_io_out[15] = 1                                 |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_vtrip_sel[9] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[15]                            |Net: \user_io_in[9]                                           
  chip_io/mprj_io_slow_sel[15] = 1                            |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_in[9] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[15]                           |Net: \user_io_oeb[9]                                          
  chip_io/mprj_io_vtrip_sel[15] = 1                           |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_oeb[9] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_in[15]                                  |Net: \user_io_out[9]                                          
  chip_io/mprj_io_in[15] = 1                                  |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_in = 1                          |  user_project_wrapper/io_out[9] = 1                          
                                                              |                                                              
Net: mprj/analog_io[9]                                        |Net: \mprj_io_analog_en[10]                                   
  chip_io/mprj_analog_io[9] = 1                               |  gpio_control_block/pad_gpio_ana_en = 1                      
  user_project_wrapper/analog_io[9] = 1                       |  chip_io/mprj_io_analog_en[10] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[16]                           |Net: \mprj_io_analog_pol[10]                                  
  chip_io/mprj_io_analog_en[16] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_analog_pol[10] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[16]                          |Net: \mprj_io_analog_sel[10]                                  
  chip_io/mprj_io_analog_pol[16] = 1                          |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_sel[10] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[16]                          |Net: \mprj_io_dm[32]                                          
  chip_io/mprj_io_analog_sel[16] = 1                          |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_dm[32] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[48]                                  |Net: \mprj_io_dm[31]                                          
  chip_io/mprj_io_dm[48] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_dm[31] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[49]                                  |Net: \mprj_io_dm[30]                                          
  chip_io/mprj_io_dm[49] = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[30] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[50]                                  |Net: \mprj_io_holdover[10]                                    
  chip_io/mprj_io_dm[50] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_holdover[10] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_holdover[16]                            |Net: \mprj_io_ib_mode_sel[10]                                 
  chip_io/mprj_io_holdover[16] = 1                            |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_ib_mode_sel[10] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[16]                         |Net: \mprj_io_in[10]                                          
  chip_io/mprj_io_ib_mode_sel[16] = 1                         |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_in[10] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[16]                             |Net: \mprj_io_inp_dis[10]                                     
  chip_io/mprj_io_inp_dis[16] = 1                             |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_inp_dis[10] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_oeb[16]                                 |Net: \mprj_io_out[10]                                         
  chip_io/mprj_io_oeb[16] = 1                                 |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_out[10] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_out[16]                                 |Net: \mprj_io_oeb[10]                                         
  chip_io/mprj_io_out[16] = 1                                 |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_oeb[10] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[16]                            |Net: \mprj_io_slow_sel[10]                                    
  chip_io/mprj_io_slow_sel[16] = 1                            |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_slow_sel[10] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[16]                           |Net: \mprj_io_vtrip_sel[10]                                   
  chip_io/mprj_io_vtrip_sel[16] = 1                           |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_vtrip_sel[10] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[16]                                  |Net: \user_io_in[10]                                          
  chip_io/mprj_io_in[16] = 1                                  |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_in = 1                          |  user_project_wrapper/io_in[10] = 1                          
                                                              |                                                              
Net: mprj/analog_io[10]                                       |Net: \user_io_oeb[10]                                         
  chip_io/mprj_analog_io[10] = 1                              |  gpio_control_block/user_gpio_oeb = 1                        
  user_project_wrapper/analog_io[10] = 1                      |  user_project_wrapper/io_oeb[10] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_en[17]                           |Net: \user_io_out[10]                                         
  chip_io/mprj_io_analog_en[17] = 1                           |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_out[10] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[17]                          |Net: \mprj_io_analog_en[11]                                   
  chip_io/mprj_io_analog_pol[17] = 1                          |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_en[11] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[17]                          |Net: \mprj_io_analog_pol[11]                                  
  chip_io/mprj_io_analog_sel[17] = 1                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_analog_pol[11] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[51]                                  |Net: \mprj_io_analog_sel[11]                                  
  chip_io/mprj_io_dm[51] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_analog_sel[11] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[52]                                  |Net: \mprj_io_dm[35]                                          
  chip_io/mprj_io_dm[52] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[35] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[53]                                  |Net: \mprj_io_dm[34]                                          
  chip_io/mprj_io_dm[53] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_dm[34] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[17]                            |Net: \mprj_io_dm[33]                                          
  chip_io/mprj_io_holdover[17] = 1                            |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[33] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[17]                         |Net: \mprj_io_holdover[11]                                    
  chip_io/mprj_io_ib_mode_sel[17] = 1                         |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_holdover[11] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[17]                             |Net: \mprj_io_ib_mode_sel[11]                                 
  chip_io/mprj_io_inp_dis[17] = 1                             |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_ib_mode_sel[11] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[17]                                 |Net: \mprj_io_in[11]                                          
  chip_io/mprj_io_oeb[17] = 1                                 |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_in[11] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[17]                                 |Net: \mprj_io_inp_dis[11]                                     
  chip_io/mprj_io_out[17] = 1                                 |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_inp_dis[11] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[17]                            |Net: \mprj_io_out[11]                                         
  chip_io/mprj_io_slow_sel[17] = 1                            |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_out[11] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[17]                           |Net: \mprj_io_oeb[11]                                         
  chip_io/mprj_io_vtrip_sel[17] = 1                           |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_oeb[11] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_in[17]                                  |Net: \mprj_io_slow_sel[11]                                    
  chip_io/mprj_io_in[17] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_slow_sel[11] = 1                            
                                                              |                                                              
Net: mprj/analog_io[11]                                       |Net: \mprj_io_vtrip_sel[11]                                   
  chip_io/mprj_analog_io[11] = 1                              |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  user_project_wrapper/analog_io[11] = 1                      |  chip_io/mprj_io_vtrip_sel[11] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[18]                           |Net: \user_io_in[11]                                          
  chip_io/mprj_io_analog_en[18] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_in[11] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[18]                          |Net: \user_io_oeb[11]                                         
  chip_io/mprj_io_analog_pol[18] = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ana_pol = 1                     |  user_project_wrapper/io_oeb[11] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[18]                          |Net: \user_io_out[11]                                         
  chip_io/mprj_io_analog_sel[18] = 1                          |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_sel = 1                     |  user_project_wrapper/io_out[11] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[54]                                  |Net: \mprj_io_analog_en[12]                                   
  chip_io/mprj_io_dm[54] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_analog_en[12] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[55]                                  |Net: \mprj_io_analog_pol[12]                                  
  chip_io/mprj_io_dm[55] = 1                                  |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_analog_pol[12] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[56]                                  |Net: \mprj_io_analog_sel[12]                                  
  chip_io/mprj_io_dm[56] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_analog_sel[12] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_holdover[18]                            |Net: \mprj_io_dm[38]                                          
  chip_io/mprj_io_holdover[18] = 1                            |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[38] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[18]                         |Net: \mprj_io_dm[37]                                          
  chip_io/mprj_io_ib_mode_sel[18] = 1                         |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_dm[37] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[18]                             |Net: \mprj_io_dm[36]                                          
  chip_io/mprj_io_inp_dis[18] = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_dm[36] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[18]                                 |Net: \mprj_io_holdover[12]                                    
  chip_io/mprj_io_oeb[18] = 1                                 |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_holdover[12] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_out[18]                                 |Net: \mprj_io_ib_mode_sel[12]                                 
  chip_io/mprj_io_out[18] = 1                                 |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_ib_mode_sel[12] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[18]                            |Net: \mprj_io_in[12]                                          
  chip_io/mprj_io_slow_sel[18] = 1                            |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_in[12] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[18]                           |Net: \mprj_io_inp_dis[12]                                     
  chip_io/mprj_io_vtrip_sel[18] = 1                           |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_inp_dis[12] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_in[18]                                  |Net: \mprj_io_out[12]                                         
  chip_io/mprj_io_in[18] = 1                                  |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_out[12] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_en[1]                            |Net: \mprj_io_oeb[12]                                         
  chip_io/mprj_io_analog_en[1] = 1                            |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_oeb[12] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[1]                           |Net: \mprj_io_slow_sel[12]                                    
  chip_io/mprj_io_analog_pol[1] = 1                           |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_slow_sel[12] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[1]                           |Net: \mprj_io_vtrip_sel[12]                                   
  chip_io/mprj_io_analog_sel[1] = 1                           |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_vtrip_sel[12] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[3]                                   |Net: \user_io_in[12]                                          
  chip_io/mprj_io_dm[3] = 1                                   |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_dm[0] = 1                       |  user_project_wrapper/io_in[12] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[4]                                   |Net: \user_io_oeb[12]                                         
  chip_io/mprj_io_dm[4] = 1                                   |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_dm[1] = 1                       |  user_project_wrapper/io_oeb[12] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[5]                                   |Net: \user_io_out[12]                                         
  chip_io/mprj_io_dm[5] = 1                                   |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[2] = 1                       |  user_project_wrapper/io_out[12] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_holdover[1]                             |Net: \mprj_io_analog_en[13]                                   
  chip_io/mprj_io_holdover[1] = 1                             |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_en[13] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[1]                          |Net: \mprj_io_analog_pol[13]                                  
  chip_io/mprj_io_ib_mode_sel[1] = 1                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_analog_pol[13] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[1]                              |Net: \mprj_io_analog_sel[13]                                  
  chip_io/mprj_io_inp_dis[1] = 1                              |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_analog_sel[13] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_oeb[1]                                  |Net: \mprj_io_dm[41]                                          
  chip_io/mprj_io_oeb[1] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[41] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[1]                                  |Net: \mprj_io_dm[40]                                          
  chip_io/mprj_io_out[1] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_dm[40] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[1]                             |Net: \mprj_io_dm[39]                                          
  chip_io/mprj_io_slow_sel[1] = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_dm[39] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[1]                            |Net: \mprj_io_holdover[13]                                    
  chip_io/mprj_io_vtrip_sel[1] = 1                            |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_holdover[13] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_in[1]                                   |Net: \mprj_io_ib_mode_sel[13]                                 
  chip_io/mprj_io_in[1] = 1                                   |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_ib_mode_sel[13] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_en[2]                            |Net: \mprj_io_in[13]                                          
  chip_io/mprj_io_analog_en[2] = 1                            |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_in[13] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[2]                           |Net: \mprj_io_inp_dis[13]                                     
  chip_io/mprj_io_analog_pol[2] = 1                           |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_inp_dis[13] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[2]                           |Net: \mprj_io_out[13]                                         
  chip_io/mprj_io_analog_sel[2] = 1                           |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_out[13] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[6]                                   |Net: \mprj_io_oeb[13]                                         
  chip_io/mprj_io_dm[6] = 1                                   |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_oeb[13] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[7]                                   |Net: \mprj_io_slow_sel[13]                                    
  chip_io/mprj_io_dm[7] = 1                                   |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_slow_sel[13] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[8]                                   |Net: \mprj_io_vtrip_sel[13]                                   
  chip_io/mprj_io_dm[8] = 1                                   |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_vtrip_sel[13] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_holdover[2]                             |Net: \user_io_in[13]                                          
  chip_io/mprj_io_holdover[2] = 1                             |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  user_project_wrapper/io_in[13] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[2]                          |Net: \user_io_oeb[13]                                         
  chip_io/mprj_io_ib_mode_sel[2] = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  user_project_wrapper/io_oeb[13] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[2]                              |Net: \user_io_out[13]                                         
  chip_io/mprj_io_inp_dis[2] = 1                              |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_out[13] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[2]                                  |Net: \mprj_io_analog_en[14]                                   
  chip_io/mprj_io_oeb[2] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_analog_en[14] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_out[2]                                  |Net: \mprj_io_analog_pol[14]                                  
  chip_io/mprj_io_out[2] = 1                                  |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_analog_pol[14] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[2]                             |Net: \mprj_io_analog_sel[14]                                  
  chip_io/mprj_io_slow_sel[2] = 1                             |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_sel[14] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[2]                            |Net: \mprj_io_dm[44]                                          
  chip_io/mprj_io_vtrip_sel[2] = 1                            |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_dm[44] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[2]                                   |Net: \mprj_io_dm[43]                                          
  chip_io/mprj_io_in[2] = 1                                   |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_dm[43] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[3]                            |Net: \mprj_io_dm[42]                                          
  chip_io/mprj_io_analog_en[3] = 1                            |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[42] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[3]                           |Net: \mprj_io_holdover[14]                                    
  chip_io/mprj_io_analog_pol[3] = 1                           |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_holdover[14] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[3]                           |Net: \mprj_io_ib_mode_sel[14]                                 
  chip_io/mprj_io_analog_sel[3] = 1                           |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_ib_mode_sel[14] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[10]                                  |Net: \mprj_io_in[14]                                          
  chip_io/mprj_io_dm[10] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_in[14] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[11]                                  |Net: \mprj_io_inp_dis[14]                                     
  chip_io/mprj_io_dm[11] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_inp_dis[14] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[9]                                   |Net: \mprj_io_out[14]                                         
  chip_io/mprj_io_dm[9] = 1                                   |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_out[14] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_holdover[3]                             |Net: \mprj_io_oeb[14]                                         
  chip_io/mprj_io_holdover[3] = 1                             |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_oeb[14] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[3]                          |Net: \mprj_io_slow_sel[14]                                    
  chip_io/mprj_io_ib_mode_sel[3] = 1                          |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_slow_sel[14] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[3]                              |Net: \mprj_io_vtrip_sel[14]                                   
  chip_io/mprj_io_inp_dis[3] = 1                              |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_vtrip_sel[14] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_oeb[3]                                  |Net: \user_io_in[14]                                          
  chip_io/mprj_io_oeb[3] = 1                                  |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_outenb = 1                      |  user_project_wrapper/io_in[14] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_out[3]                                  |Net: \user_io_oeb[14]                                         
  chip_io/mprj_io_out[3] = 1                                  |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_oeb[14] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[3]                             |Net: \user_io_out[14]                                         
  chip_io/mprj_io_slow_sel[3] = 1                             |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_out[14] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[3]                            |Net: \mprj_io_analog_en[15]                                   
  chip_io/mprj_io_vtrip_sel[3] = 1                            |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_analog_en[15] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[3]                                   |Net: \mprj_io_analog_pol[15]                                  
  chip_io/mprj_io_in[3] = 1                                   |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_pol[15] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_en[4]                            |Net: \mprj_io_analog_sel[15]                                  
  chip_io/mprj_io_analog_en[4] = 1                            |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_analog_sel[15] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[4]                           |Net: \mprj_io_dm[47]                                          
  chip_io/mprj_io_analog_pol[4] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[47] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[4]                           |Net: \mprj_io_dm[46]                                          
  chip_io/mprj_io_analog_sel[4] = 1                           |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_dm[46] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[12]                                  |Net: \mprj_io_dm[45]                                          
  chip_io/mprj_io_dm[12] = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_dm[45] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[13]                                  |Net: \mprj_io_holdover[15]                                    
  chip_io/mprj_io_dm[13] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_holdover[15] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[14]                                  |Net: \mprj_io_ib_mode_sel[15]                                 
  chip_io/mprj_io_dm[14] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_ib_mode_sel[15] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_holdover[4]                             |Net: \mprj_io_in[15]                                          
  chip_io/mprj_io_holdover[4] = 1                             |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_in[15] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[4]                          |Net: \mprj_io_inp_dis[15]                                     
  chip_io/mprj_io_ib_mode_sel[4] = 1                          |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_inp_dis[15] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[4]                              |Net: \mprj_io_out[15]                                         
  chip_io/mprj_io_inp_dis[4] = 1                              |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_out[15] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_oeb[4]                                  |Net: \mprj_io_oeb[15]                                         
  chip_io/mprj_io_oeb[4] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_oeb[15] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_out[4]                                  |Net: \mprj_io_slow_sel[15]                                    
  chip_io/mprj_io_out[4] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_slow_sel[15] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[4]                             |Net: \mprj_io_vtrip_sel[15]                                   
  chip_io/mprj_io_slow_sel[4] = 1                             |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_vtrip_sel[15] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[4]                            |Net: \user_io_in[15]                                          
  chip_io/mprj_io_vtrip_sel[4] = 1                            |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_in[15] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_in[4]                                   |Net: \user_io_oeb[15]                                         
  chip_io/mprj_io_in[4] = 1                                   |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_in = 1                          |  user_project_wrapper/io_oeb[15] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_en[5]                            |Net: \user_io_out[15]                                         
  chip_io/mprj_io_analog_en[5] = 1                            |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_out[15] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[5]                           |Net: \mprj_io_analog_en[16]                                   
  chip_io/mprj_io_analog_pol[5] = 1                           |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_en[16] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[5]                           |Net: \mprj_io_analog_pol[16]                                  
  chip_io/mprj_io_analog_sel[5] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_analog_pol[16] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[15]                                  |Net: \mprj_io_analog_sel[16]                                  
  chip_io/mprj_io_dm[15] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_analog_sel[16] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[16]                                  |Net: \mprj_io_dm[50]                                          
  chip_io/mprj_io_dm[16] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[50] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[17]                                  |Net: \mprj_io_dm[49]                                          
  chip_io/mprj_io_dm[17] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_dm[49] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[5]                             |Net: \mprj_io_dm[48]                                          
  chip_io/mprj_io_holdover[5] = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[48] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[5]                          |Net: \mprj_io_holdover[16]                                    
  chip_io/mprj_io_ib_mode_sel[5] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_holdover[16] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[5]                              |Net: \mprj_io_ib_mode_sel[16]                                 
  chip_io/mprj_io_inp_dis[5] = 1                              |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_ib_mode_sel[16] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[5]                                  |Net: \mprj_io_in[16]                                          
  chip_io/mprj_io_oeb[5] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_in[16] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[5]                                  |Net: \mprj_io_inp_dis[16]                                     
  chip_io/mprj_io_out[5] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_inp_dis[16] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[5]                             |Net: \mprj_io_out[16]                                         
  chip_io/mprj_io_slow_sel[5] = 1                             |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_out[16] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[5]                            |Net: \mprj_io_oeb[16]                                         
  chip_io/mprj_io_vtrip_sel[5] = 1                            |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_oeb[16] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_in[5]                                   |Net: \mprj_io_slow_sel[16]                                    
  chip_io/mprj_io_in[5] = 1                                   |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_slow_sel[16] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_en[6]                            |Net: \mprj_io_vtrip_sel[16]                                   
  chip_io/mprj_io_analog_en[6] = 1                            |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_vtrip_sel[16] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[6]                           |Net: \user_io_in[16]                                          
  chip_io/mprj_io_analog_pol[6] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ana_pol = 1                     |  user_project_wrapper/io_in[16] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[6]                           |Net: \user_io_oeb[16]                                         
  chip_io/mprj_io_analog_sel[6] = 1                           |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ana_sel = 1                     |  user_project_wrapper/io_oeb[16] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[18]                                  |Net: \user_io_out[16]                                         
  chip_io/mprj_io_dm[18] = 1                                  |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[0] = 1                       |  user_project_wrapper/io_out[16] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[19]                                  |Net: \mprj_io_analog_en[17]                                   
  chip_io/mprj_io_dm[19] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_analog_en[17] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[20]                                  |Net: \mprj_io_analog_pol[17]                                  
  chip_io/mprj_io_dm[20] = 1                                  |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_analog_pol[17] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_holdover[6]                             |Net: \mprj_io_analog_sel[17]                                  
  chip_io/mprj_io_holdover[6] = 1                             |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_sel[17] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[6]                          |Net: \mprj_io_dm[53]                                          
  chip_io/mprj_io_ib_mode_sel[6] = 1                          |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_dm[53] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[6]                              |Net: \mprj_io_dm[52]                                          
  chip_io/mprj_io_inp_dis[6] = 1                              |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_dm[52] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[6]                                  |Net: \mprj_io_dm[51]                                          
  chip_io/mprj_io_oeb[6] = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[51] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[6]                                  |Net: \mprj_io_holdover[17]                                    
  chip_io/mprj_io_out[6] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_holdover[17] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[6]                             |Net: \mprj_io_ib_mode_sel[17]                                 
  chip_io/mprj_io_slow_sel[6] = 1                             |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_ib_mode_sel[17] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[6]                            |Net: \mprj_io_in[17]                                          
  chip_io/mprj_io_vtrip_sel[6] = 1                            |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_in[17] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[6]                                   |Net: \mprj_io_inp_dis[17]                                     
  chip_io/mprj_io_in[6] = 1                                   |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_inp_dis[17] = 1                             
                                                              |                                                              
Net: mprj/analog_io[0]                                        |Net: \mprj_io_out[17]                                         
  chip_io/mprj_analog_io[0] = 1                               |  gpio_control_block/pad_gpio_out = 1                         
  user_project_wrapper/analog_io[0] = 1                       |  chip_io/mprj_io_out[17] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_en[7]                            |Net: \mprj_io_oeb[17]                                         
  chip_io/mprj_io_analog_en[7] = 1                            |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_oeb[17] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[7]                           |Net: \mprj_io_slow_sel[17]                                    
  chip_io/mprj_io_analog_pol[7] = 1                           |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_slow_sel[17] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[7]                           |Net: \mprj_io_vtrip_sel[17]                                   
  chip_io/mprj_io_analog_sel[7] = 1                           |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_vtrip_sel[17] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[21]                                  |Net: \user_io_in[17]                                          
  chip_io/mprj_io_dm[21] = 1                                  |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_dm[0] = 1                       |  user_project_wrapper/io_in[17] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[22]                                  |Net: \user_io_oeb[17]                                         
  chip_io/mprj_io_dm[22] = 1                                  |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_dm[1] = 1                       |  user_project_wrapper/io_oeb[17] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[23]                                  |Net: \user_io_out[17]                                         
  chip_io/mprj_io_dm[23] = 1                                  |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[2] = 1                       |  user_project_wrapper/io_out[17] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_holdover[7]                             |Net: \mprj_io_analog_en[2]                                    
  chip_io/mprj_io_holdover[7] = 1                             |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_en[2] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[7]                          |Net: \mprj_io_analog_pol[2]                                   
  chip_io/mprj_io_ib_mode_sel[7] = 1                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_analog_pol[2] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[7]                              |Net: \mprj_io_analog_sel[2]                                   
  chip_io/mprj_io_inp_dis[7] = 1                              |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_analog_sel[2] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_oeb[7]                                  |Net: \mprj_io_dm[8]                                           
  chip_io/mprj_io_oeb[7] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[8] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_out[7]                                  |Net: \mprj_io_dm[7]                                           
  chip_io/mprj_io_out[7] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_dm[7] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[7]                             |Net: \mprj_io_dm[6]                                           
  chip_io/mprj_io_slow_sel[7] = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_dm[6] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[7]                            |Net: \mprj_io_holdover[2]                                     
  chip_io/mprj_io_vtrip_sel[7] = 1                            |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_holdover[2] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_in[7]                                   |Net: \mprj_io_ib_mode_sel[2]                                  
  chip_io/mprj_io_in[7] = 1                                   |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_ib_mode_sel[2] = 1                          
                                                              |                                                              
Net: mprj/analog_io[1]                                        |Net: \mprj_io_in[2]                                           
  chip_io/mprj_analog_io[1] = 1                               |  gpio_control_block/pad_gpio_in = 1                          
  user_project_wrapper/analog_io[1] = 1                       |  chip_io/mprj_io_in[2] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_analog_en[8]                            |Net: \mprj_io_inp_dis[2]                                      
  chip_io/mprj_io_analog_en[8] = 1                            |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_inp_dis[2] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[8]                           |Net: \mprj_io_out[2]                                          
  chip_io/mprj_io_analog_pol[8] = 1                           |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_out[2] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[8]                           |Net: \mprj_io_oeb[2]                                          
  chip_io/mprj_io_analog_sel[8] = 1                           |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_oeb[2] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[24]                                  |Net: \mprj_io_slow_sel[2]                                     
  chip_io/mprj_io_dm[24] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_slow_sel[2] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[25]                                  |Net: \mprj_io_vtrip_sel[2]                                    
  chip_io/mprj_io_dm[25] = 1                                  |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_vtrip_sel[2] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[26]                                  |Net: \user_io_in[2]                                           
  chip_io/mprj_io_dm[26] = 1                                  |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_dm[2] = 1                       |  user_project_wrapper/io_in[2] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_holdover[8]                             |Net: \user_io_oeb[2]                                          
  chip_io/mprj_io_holdover[8] = 1                             |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_holdover = 1                    |  user_project_wrapper/io_oeb[2] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[8]                          |Net: \user_io_out[2]                                          
  chip_io/mprj_io_ib_mode_sel[8] = 1                          |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  user_project_wrapper/io_out[2] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[8]                              |Net: \mprj_io_analog_en[3]                                    
  chip_io/mprj_io_inp_dis[8] = 1                              |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_analog_en[3] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_oeb[8]                                  |Net: \mprj_io_analog_pol[3]                                   
  chip_io/mprj_io_oeb[8] = 1                                  |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_analog_pol[3] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_out[8]                                  |Net: \mprj_io_analog_sel[3]                                   
  chip_io/mprj_io_out[8] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_analog_sel[3] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[8]                             |Net: \mprj_io_dm[11]                                          
  chip_io/mprj_io_slow_sel[8] = 1                             |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_dm[11] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[8]                            |Net: \mprj_io_dm[10]                                          
  chip_io/mprj_io_vtrip_sel[8] = 1                            |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_dm[10] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[8]                                   |Net: \mprj_io_dm[9]                                           
  chip_io/mprj_io_in[8] = 1                                   |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_dm[9] = 1                                   
                                                              |                                                              
Net: mprj/analog_io[2]                                        |Net: \mprj_io_holdover[3]                                     
  chip_io/mprj_analog_io[2] = 1                               |  gpio_control_block/pad_gpio_holdover = 1                    
  user_project_wrapper/analog_io[2] = 1                       |  chip_io/mprj_io_holdover[3] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_en[9]                            |Net: \mprj_io_ib_mode_sel[3]                                  
  chip_io/mprj_io_analog_en[9] = 1                            |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_ib_mode_sel[3] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[9]                           |Net: \mprj_io_in[3]                                           
  chip_io/mprj_io_analog_pol[9] = 1                           |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_in[3] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[9]                           |Net: \mprj_io_inp_dis[3]                                      
  chip_io/mprj_io_analog_sel[9] = 1                           |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_inp_dis[3] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_dm[27]                                  |Net: \mprj_io_out[3]                                          
  chip_io/mprj_io_dm[27] = 1                                  |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_out[3] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[28]                                  |Net: \mprj_io_oeb[3]                                          
  chip_io/mprj_io_dm[28] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_oeb[3] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[29]                                  |Net: \mprj_io_slow_sel[3]                                     
  chip_io/mprj_io_dm[29] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_slow_sel[3] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_holdover[9]                             |Net: \mprj_io_vtrip_sel[3]                                    
  chip_io/mprj_io_holdover[9] = 1                             |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_vtrip_sel[3] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[9]                          |Net: \user_io_in[3]                                           
  chip_io/mprj_io_ib_mode_sel[9] = 1                          |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  user_project_wrapper/io_in[3] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[9]                              |Net: \user_io_oeb[3]                                          
  chip_io/mprj_io_inp_dis[9] = 1                              |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_oeb[3] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_oeb[9]                                  |Net: \user_io_out[3]                                          
  chip_io/mprj_io_oeb[9] = 1                                  |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_outenb = 1                      |  user_project_wrapper/io_out[3] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_out[9]                                  |Net: \mprj_io_analog_en[4]                                    
  chip_io/mprj_io_out[9] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_analog_en[4] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[9]                             |Net: \mprj_io_analog_pol[4]                                   
  chip_io/mprj_io_slow_sel[9] = 1                             |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_pol[4] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[9]                            |Net: \mprj_io_analog_sel[4]                                   
  chip_io/mprj_io_vtrip_sel[9] = 1                            |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_analog_sel[4] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[9]                                   |Net: \mprj_io_dm[14]                                          
  chip_io/mprj_io_in[9] = 1                                   |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_dm[14] = 1                                  
                                                              |                                                              
Net: mprj/analog_io[12]                                       |Net: \mprj_io_dm[13]                                          
  chip_io/mprj_analog_io[12] = 1                              |  gpio_control_block/pad_gpio_dm[1] = 1                       
  user_project_wrapper/analog_io[12] = 1                      |  chip_io/mprj_io_dm[13] = 1                                  
                                                              |                                                              
Net: mprj/analog_io[22]                                       |Net: \mprj_io_dm[12]                                          
  chip_io/mprj_analog_io[22] = 1                              |  gpio_control_block/pad_gpio_dm[0] = 1                       
  user_project_wrapper/analog_io[22] = 1                      |  chip_io/mprj_io_dm[12] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[29]                           |Net: \mprj_io_holdover[4]                                     
  chip_io/mprj_io_analog_en[29] = 1                           |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_holdover[4] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[29]                          |Net: \mprj_io_ib_mode_sel[4]                                  
  chip_io/mprj_io_analog_pol[29] = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_ib_mode_sel[4] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[29]                          |Net: \mprj_io_in[4]                                           
  chip_io/mprj_io_analog_sel[29] = 1                          |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_in[4] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_dm[87]                                  |Net: \mprj_io_inp_dis[4]                                      
  chip_io/mprj_io_dm[87] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_inp_dis[4] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_dm[88]                                  |Net: \mprj_io_out[4]                                          
  chip_io/mprj_io_dm[88] = 1                                  |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_out[4] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[89]                                  |Net: \mprj_io_oeb[4]                                          
  chip_io/mprj_io_dm[89] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_oeb[4] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[29]                            |Net: \mprj_io_slow_sel[4]                                     
  chip_io/mprj_io_holdover[29] = 1                            |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_slow_sel[4] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[29]                         |Net: \mprj_io_vtrip_sel[4]                                    
  chip_io/mprj_io_ib_mode_sel[29] = 1                         |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_vtrip_sel[4] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[29]                             |Net: \user_io_in[4]                                           
  chip_io/mprj_io_inp_dis[29] = 1                             |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_in[4] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_oeb[29]                                 |Net: \user_io_oeb[4]                                          
  chip_io/mprj_io_oeb[29] = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_outenb = 1                      |  user_project_wrapper/io_oeb[4] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_out[29]                                 |Net: \user_io_out[4]                                          
  chip_io/mprj_io_out[29] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_out[4] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[29]                            |Net: \mprj_io_analog_en[5]                                    
  chip_io/mprj_io_slow_sel[29] = 1                            |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_en[5] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[29]                           |Net: \mprj_io_analog_pol[5]                                   
  chip_io/mprj_io_vtrip_sel[29] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_analog_pol[5] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[29]                                  |Net: \mprj_io_analog_sel[5]                                   
  chip_io/mprj_io_in[29] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_sel[5] = 1                           
                                                              |                                                              
Net: mprj/analog_io[23]                                       |Net: \mprj_io_dm[17]                                          
  chip_io/mprj_analog_io[23] = 1                              |  gpio_control_block/pad_gpio_dm[2] = 1                       
  user_project_wrapper/analog_io[23] = 1                      |  chip_io/mprj_io_dm[17] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[30]                           |Net: \mprj_io_dm[16]                                          
  chip_io/mprj_io_analog_en[30] = 1                           |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[16] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[30]                          |Net: \mprj_io_dm[15]                                          
  chip_io/mprj_io_analog_pol[30] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[15] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[30]                          |Net: \mprj_io_holdover[5]                                     
  chip_io/mprj_io_analog_sel[30] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_holdover[5] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[90]                                  |Net: \mprj_io_ib_mode_sel[5]                                  
  chip_io/mprj_io_dm[90] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_ib_mode_sel[5] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[91]                                  |Net: \mprj_io_in[5]                                           
  chip_io/mprj_io_dm[91] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_in[5] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_dm[92]                                  |Net: \mprj_io_inp_dis[5]                                      
  chip_io/mprj_io_dm[92] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_inp_dis[5] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_holdover[30]                            |Net: \mprj_io_out[5]                                          
  chip_io/mprj_io_holdover[30] = 1                            |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_out[5] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[30]                         |Net: \mprj_io_oeb[5]                                          
  chip_io/mprj_io_ib_mode_sel[30] = 1                         |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_oeb[5] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[30]                             |Net: \mprj_io_slow_sel[5]                                     
  chip_io/mprj_io_inp_dis[30] = 1                             |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_slow_sel[5] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_oeb[30]                                 |Net: \mprj_io_vtrip_sel[5]                                    
  chip_io/mprj_io_oeb[30] = 1                                 |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_vtrip_sel[5] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_out[30]                                 |Net: \user_io_in[5]                                           
  chip_io/mprj_io_out[30] = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_in[5] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[30]                            |Net: \user_io_oeb[5]                                          
  chip_io/mprj_io_slow_sel[30] = 1                            |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_oeb[5] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[30]                           |Net: \user_io_out[5]                                          
  chip_io/mprj_io_vtrip_sel[30] = 1                           |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_out[5] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_in[30]                                  |Net: \mprj_io_analog_en[6]                                    
  chip_io/mprj_io_in[30] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_en[6] = 1                            
                                                              |                                                              
Net: mprj/analog_io[24]                                       |Net: \mprj_io_analog_pol[6]                                   
  chip_io/mprj_analog_io[24] = 1                              |  gpio_control_block/pad_gpio_ana_pol = 1                     
  user_project_wrapper/analog_io[24] = 1                      |  chip_io/mprj_io_analog_pol[6] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[31]                           |Net: \mprj_io_analog_sel[6]                                   
  chip_io/mprj_io_analog_en[31] = 1                           |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_analog_sel[6] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[31]                          |Net: \mprj_io_dm[20]                                          
  chip_io/mprj_io_analog_pol[31] = 1                          |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[20] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[31]                          |Net: \mprj_io_dm[19]                                          
  chip_io/mprj_io_analog_sel[31] = 1                          |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_dm[19] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[93]                                  |Net: \mprj_io_dm[18]                                          
  chip_io/mprj_io_dm[93] = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_dm[18] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[94]                                  |Net: \mprj_io_holdover[6]                                     
  chip_io/mprj_io_dm[94] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_holdover[6] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[95]                                  |Net: \mprj_io_ib_mode_sel[6]                                  
  chip_io/mprj_io_dm[95] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_ib_mode_sel[6] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_holdover[31]                            |Net: \mprj_io_in[6]                                           
  chip_io/mprj_io_holdover[31] = 1                            |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_in[6] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[31]                         |Net: \mprj_io_inp_dis[6]                                      
  chip_io/mprj_io_ib_mode_sel[31] = 1                         |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_inp_dis[6] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[31]                             |Net: \mprj_io_out[6]                                          
  chip_io/mprj_io_inp_dis[31] = 1                             |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_out[6] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[31]                                 |Net: \mprj_io_oeb[6]                                          
  chip_io/mprj_io_oeb[31] = 1                                 |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_oeb[6] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[31]                                 |Net: \mprj_io_slow_sel[6]                                     
  chip_io/mprj_io_out[31] = 1                                 |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_slow_sel[6] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[31]                            |Net: \mprj_io_vtrip_sel[6]                                    
  chip_io/mprj_io_slow_sel[31] = 1                            |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_vtrip_sel[6] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[31]                           |Net: \user_io_in[6]                                           
  chip_io/mprj_io_vtrip_sel[31] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_in[6] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[31]                                  |Net: \user_io_oeb[6]                                          
  chip_io/mprj_io_in[31] = 1                                  |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_in = 1                          |  user_project_wrapper/io_oeb[6] = 1                          
                                                              |                                                              
Net: mprj/analog_io[25]                                       |Net: \user_io_out[6]                                          
  chip_io/mprj_analog_io[25] = 1                              |  gpio_control_block/user_gpio_out = 1                        
  user_project_wrapper/analog_io[25] = 1                      |  user_project_wrapper/io_out[6] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_en[32]                           |Net: \mprj_io_analog_en[7]                                    
  chip_io/mprj_io_analog_en[32] = 1                           |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_analog_en[7] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[32]                          |Net: \mprj_io_analog_pol[7]                                   
  chip_io/mprj_io_analog_pol[32] = 1                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_pol[7] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[32]                          |Net: \mprj_io_analog_sel[7]                                   
  chip_io/mprj_io_analog_sel[32] = 1                          |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_analog_sel[7] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[96]                                  |Net: \mprj_io_dm[23]                                          
  chip_io/mprj_io_dm[96] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_dm[23] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[97]                                  |Net: \mprj_io_dm[22]                                          
  chip_io/mprj_io_dm[97] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[22] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[98]                                  |Net: \mprj_io_dm[21]                                          
  chip_io/mprj_io_dm[98] = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_dm[21] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[32]                            |Net: \mprj_io_holdover[7]                                     
  chip_io/mprj_io_holdover[32] = 1                            |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_holdover[7] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[32]                         |Net: \mprj_io_ib_mode_sel[7]                                  
  chip_io/mprj_io_ib_mode_sel[32] = 1                         |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_ib_mode_sel[7] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[32]                             |Net: \mprj_io_in[7]                                           
  chip_io/mprj_io_inp_dis[32] = 1                             |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_in[7] = 1                                   
                                                              |                                                              
Net: padframe/mprj_io_oeb[32]                                 |Net: \mprj_io_inp_dis[7]                                      
  chip_io/mprj_io_oeb[32] = 1                                 |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_inp_dis[7] = 1                              
                                                              |                                                              
Net: padframe/mprj_io_out[32]                                 |Net: \mprj_io_out[7]                                          
  chip_io/mprj_io_out[32] = 1                                 |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_out[7] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[32]                            |Net: \mprj_io_oeb[7]                                          
  chip_io/mprj_io_slow_sel[32] = 1                            |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_oeb[7] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[32]                           |Net: \mprj_io_slow_sel[7]                                     
  chip_io/mprj_io_vtrip_sel[32] = 1                           |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_slow_sel[7] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_in[32]                                  |Net: \mprj_io_vtrip_sel[7]                                    
  chip_io/mprj_io_in[32] = 1                                  |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_vtrip_sel[7] = 1                            
                                                              |                                                              
Net: mprj/analog_io[26]                                       |Net: \user_io_in[7]                                           
  chip_io/mprj_analog_io[26] = 1                              |  gpio_control_block/user_gpio_in = 1                         
  user_project_wrapper/analog_io[26] = 1                      |  user_project_wrapper/io_in[7] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[33]                           |Net: \user_io_oeb[7]                                          
  chip_io/mprj_io_analog_en[33] = 1                           |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_oeb[7] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[33]                          |Net: \user_io_out[7]                                          
  chip_io/mprj_io_analog_pol[33] = 1                          |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_pol = 1                     |  user_project_wrapper/io_out[7] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[33]                          |Net: \mprj_io_analog_en[19]                                   
  chip_io/mprj_io_analog_sel[33] = 1                          |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_analog_en[19] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[100]                                 |Net: \mprj_io_analog_pol[19]                                  
  chip_io/mprj_io_dm[100] = 1                                 |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_analog_pol[19] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[101]                                 |Net: \mprj_io_analog_sel[19]                                  
  chip_io/mprj_io_dm[101] = 1                                 |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_analog_sel[19] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[99]                                  |Net: \mprj_io_dm[59]                                          
  chip_io/mprj_io_dm[99] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_dm[59] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[33]                            |Net: \mprj_io_dm[58]                                          
  chip_io/mprj_io_holdover[33] = 1                            |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[58] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[33]                         |Net: \mprj_io_dm[57]                                          
  chip_io/mprj_io_ib_mode_sel[33] = 1                         |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_dm[57] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[33]                             |Net: \mprj_io_holdover[19]                                    
  chip_io/mprj_io_inp_dis[33] = 1                             |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_holdover[19] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_oeb[33]                                 |Net: \mprj_io_ib_mode_sel[19]                                 
  chip_io/mprj_io_oeb[33] = 1                                 |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_ib_mode_sel[19] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_out[33]                                 |Net: \mprj_io_in[19]                                          
  chip_io/mprj_io_out[33] = 1                                 |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_in[19] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[33]                            |Net: \mprj_io_inp_dis[19]                                     
  chip_io/mprj_io_slow_sel[33] = 1                            |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_inp_dis[19] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[33]                           |Net: \mprj_io_out[19]                                         
  chip_io/mprj_io_vtrip_sel[33] = 1                           |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_out[19] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_in[33]                                  |Net: \mprj_io_oeb[19]                                         
  chip_io/mprj_io_in[33] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_oeb[19] = 1                                 
                                                              |                                                              
Net: mprj/analog_io[27]                                       |Net: \mprj_io_slow_sel[19]                                    
  chip_io/mprj_analog_io[27] = 1                              |  gpio_control_block/pad_gpio_slow_sel = 1                    
  user_project_wrapper/analog_io[27] = 1                      |  chip_io/mprj_io_slow_sel[19] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_en[34]                           |Net: \mprj_io_vtrip_sel[19]                                   
  chip_io/mprj_io_analog_en[34] = 1                           |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_vtrip_sel[19] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[34]                          |Net: \user_io_in[19]                                          
  chip_io/mprj_io_analog_pol[34] = 1                          |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ana_pol = 1                     |  user_project_wrapper/io_in[19] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[34]                          |Net: \user_io_oeb[19]                                         
  chip_io/mprj_io_analog_sel[34] = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ana_sel = 1                     |  user_project_wrapper/io_oeb[19] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[102]                                 |Net: \user_io_out[19]                                         
  chip_io/mprj_io_dm[102] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[0] = 1                       |  user_project_wrapper/io_out[19] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[103]                                 |Net: \mprj_io_analog_en[29]                                   
  chip_io/mprj_io_dm[103] = 1                                 |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_analog_en[29] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[104]                                 |Net: \mprj_io_analog_pol[29]                                  
  chip_io/mprj_io_dm[104] = 1                                 |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_analog_pol[29] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_holdover[34]                            |Net: \mprj_io_analog_sel[29]                                  
  chip_io/mprj_io_holdover[34] = 1                            |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_sel[29] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[34]                         |Net: \mprj_io_dm[89]                                          
  chip_io/mprj_io_ib_mode_sel[34] = 1                         |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_dm[89] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[34]                             |Net: \mprj_io_dm[88]                                          
  chip_io/mprj_io_inp_dis[34] = 1                             |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_dm[88] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[34]                                 |Net: \mprj_io_dm[87]                                          
  chip_io/mprj_io_oeb[34] = 1                                 |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[87] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[34]                                 |Net: \mprj_io_holdover[29]                                    
  chip_io/mprj_io_out[34] = 1                                 |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_holdover[29] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[34]                            |Net: \mprj_io_ib_mode_sel[29]                                 
  chip_io/mprj_io_slow_sel[34] = 1                            |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_ib_mode_sel[29] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[34]                           |Net: \mprj_io_in[29]                                          
  chip_io/mprj_io_vtrip_sel[34] = 1                           |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_in[29] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[34]                                  |Net: \mprj_io_inp_dis[29]                                     
  chip_io/mprj_io_in[34] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_inp_dis[29] = 1                             
                                                              |                                                              
Net: mprj/analog_io[28]                                       |Net: \mprj_io_out[29]                                         
  chip_io/mprj_analog_io[28] = 1                              |  gpio_control_block/pad_gpio_out = 1                         
  user_project_wrapper/analog_io[28] = 1                      |  chip_io/mprj_io_out[29] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_en[35]                           |Net: \mprj_io_oeb[29]                                         
  chip_io/mprj_io_analog_en[35] = 1                           |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_oeb[29] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[35]                          |Net: \mprj_io_slow_sel[29]                                    
  chip_io/mprj_io_analog_pol[35] = 1                          |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_slow_sel[29] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[35]                          |Net: \mprj_io_vtrip_sel[29]                                   
  chip_io/mprj_io_analog_sel[35] = 1                          |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_vtrip_sel[29] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[105]                                 |Net: \user_io_in[29]                                          
  chip_io/mprj_io_dm[105] = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_dm[0] = 1                       |  user_project_wrapper/io_in[29] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[106]                                 |Net: \user_io_oeb[29]                                         
  chip_io/mprj_io_dm[106] = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_dm[1] = 1                       |  user_project_wrapper/io_oeb[29] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[107]                                 |Net: \user_io_out[29]                                         
  chip_io/mprj_io_dm[107] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[2] = 1                       |  user_project_wrapper/io_out[29] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_holdover[35]                            |Net: \mprj_io_analog_en[30]                                   
  chip_io/mprj_io_holdover[35] = 1                            |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_en[30] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[35]                         |Net: \mprj_io_analog_pol[30]                                  
  chip_io/mprj_io_ib_mode_sel[35] = 1                         |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_analog_pol[30] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[35]                             |Net: \mprj_io_analog_sel[30]                                  
  chip_io/mprj_io_inp_dis[35] = 1                             |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_analog_sel[30] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_oeb[35]                                 |Net: \mprj_io_dm[92]                                          
  chip_io/mprj_io_oeb[35] = 1                                 |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[92] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[35]                                 |Net: \mprj_io_dm[91]                                          
  chip_io/mprj_io_out[35] = 1                                 |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_dm[91] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[35]                            |Net: \mprj_io_dm[90]                                          
  chip_io/mprj_io_slow_sel[35] = 1                            |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_dm[90] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[35]                           |Net: \mprj_io_holdover[30]                                    
  chip_io/mprj_io_vtrip_sel[35] = 1                           |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_holdover[30] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_in[35]                                  |Net: \mprj_io_ib_mode_sel[30]                                 
  chip_io/mprj_io_in[35] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_ib_mode_sel[30] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_en[36]                           |Net: \mprj_io_in[30]                                          
  chip_io/mprj_io_analog_en[36] = 1                           |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_in[30] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[36]                          |Net: \mprj_io_inp_dis[30]                                     
  chip_io/mprj_io_analog_pol[36] = 1                          |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_inp_dis[30] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[36]                          |Net: \mprj_io_out[30]                                         
  chip_io/mprj_io_analog_sel[36] = 1                          |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_out[30] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[108]                                 |Net: \mprj_io_oeb[30]                                         
  chip_io/mprj_io_dm[108] = 1                                 |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_oeb[30] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[109]                                 |Net: \mprj_io_slow_sel[30]                                    
  chip_io/mprj_io_dm[109] = 1                                 |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_slow_sel[30] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[110]                                 |Net: \mprj_io_vtrip_sel[30]                                   
  chip_io/mprj_io_dm[110] = 1                                 |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_vtrip_sel[30] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_holdover[36]                            |Net: \user_io_in[30]                                          
  chip_io/mprj_io_holdover[36] = 1                            |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  user_project_wrapper/io_in[30] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[36]                         |Net: \user_io_oeb[30]                                         
  chip_io/mprj_io_ib_mode_sel[36] = 1                         |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  user_project_wrapper/io_oeb[30] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[36]                             |Net: \user_io_out[30]                                         
  chip_io/mprj_io_inp_dis[36] = 1                             |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_out[30] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[36]                                 |Net: \mprj_io_analog_en[31]                                   
  chip_io/mprj_io_oeb[36] = 1                                 |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_analog_en[31] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_out[36]                                 |Net: \mprj_io_analog_pol[31]                                  
  chip_io/mprj_io_out[36] = 1                                 |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_analog_pol[31] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[36]                            |Net: \mprj_io_analog_sel[31]                                  
  chip_io/mprj_io_slow_sel[36] = 1                            |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_sel[31] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[36]                           |Net: \mprj_io_dm[95]                                          
  chip_io/mprj_io_vtrip_sel[36] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_dm[95] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[36]                                  |Net: \mprj_io_dm[94]                                          
  chip_io/mprj_io_in[36] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_dm[94] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[37]                           |Net: \mprj_io_dm[93]                                          
  chip_io/mprj_io_analog_en[37] = 1                           |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[93] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[37]                          |Net: \mprj_io_holdover[31]                                    
  chip_io/mprj_io_analog_pol[37] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_holdover[31] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[37]                          |Net: \mprj_io_ib_mode_sel[31]                                 
  chip_io/mprj_io_analog_sel[37] = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_ib_mode_sel[31] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[111]                                 |Net: \mprj_io_in[31]                                          
  chip_io/mprj_io_dm[111] = 1                                 |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_in[31] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[112]                                 |Net: \mprj_io_inp_dis[31]                                     
  chip_io/mprj_io_dm[112] = 1                                 |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_inp_dis[31] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[113]                                 |Net: \mprj_io_out[31]                                         
  chip_io/mprj_io_dm[113] = 1                                 |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_out[31] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_holdover[37]                            |Net: \mprj_io_oeb[31]                                         
  chip_io/mprj_io_holdover[37] = 1                            |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_oeb[31] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[37]                         |Net: \mprj_io_slow_sel[31]                                    
  chip_io/mprj_io_ib_mode_sel[37] = 1                         |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_slow_sel[31] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[37]                             |Net: \mprj_io_vtrip_sel[31]                                   
  chip_io/mprj_io_inp_dis[37] = 1                             |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_vtrip_sel[31] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_oeb[37]                                 |Net: \user_io_in[31]                                          
  chip_io/mprj_io_oeb[37] = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_outenb = 1                      |  user_project_wrapper/io_in[31] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_out[37]                                 |Net: \user_io_oeb[31]                                         
  chip_io/mprj_io_out[37] = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_oeb[31] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[37]                            |Net: \user_io_out[31]                                         
  chip_io/mprj_io_slow_sel[37] = 1                            |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_out[31] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[37]                           |Net: \mprj_io_analog_en[32]                                   
  chip_io/mprj_io_vtrip_sel[37] = 1                           |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_analog_en[32] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[37]                                  |Net: \mprj_io_analog_pol[32]                                  
  chip_io/mprj_io_in[37] = 1                                  |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_pol[32] = 1                          
                                                              |                                                              
Net: mprj/analog_io[13]                                       |Net: \mprj_io_analog_sel[32]                                  
  chip_io/mprj_analog_io[13] = 1                              |  gpio_control_block/pad_gpio_ana_sel = 1                     
  user_project_wrapper/analog_io[13] = 1                      |  chip_io/mprj_io_analog_sel[32] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_en[20]                           |Net: \mprj_io_dm[98]                                          
  chip_io/mprj_io_analog_en[20] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[98] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[20]                          |Net: \mprj_io_dm[97]                                          
  chip_io/mprj_io_analog_pol[20] = 1                          |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[97] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[20]                          |Net: \mprj_io_dm[96]                                          
  chip_io/mprj_io_analog_sel[20] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_dm[96] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[60]                                  |Net: \mprj_io_holdover[32]                                    
  chip_io/mprj_io_dm[60] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_holdover[32] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[61]                                  |Net: \mprj_io_ib_mode_sel[32]                                 
  chip_io/mprj_io_dm[61] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_ib_mode_sel[32] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[62]                                  |Net: \mprj_io_in[32]                                          
  chip_io/mprj_io_dm[62] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_in[32] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_holdover[20]                            |Net: \mprj_io_inp_dis[32]                                     
  chip_io/mprj_io_holdover[20] = 1                            |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_inp_dis[32] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[20]                         |Net: \mprj_io_out[32]                                         
  chip_io/mprj_io_ib_mode_sel[20] = 1                         |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_out[32] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[20]                             |Net: \mprj_io_oeb[32]                                         
  chip_io/mprj_io_inp_dis[20] = 1                             |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_oeb[32] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_oeb[20]                                 |Net: \mprj_io_slow_sel[32]                                    
  chip_io/mprj_io_oeb[20] = 1                                 |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_slow_sel[32] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_out[20]                                 |Net: \mprj_io_vtrip_sel[32]                                   
  chip_io/mprj_io_out[20] = 1                                 |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_vtrip_sel[32] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[20]                            |Net: \user_io_in[32]                                          
  chip_io/mprj_io_slow_sel[20] = 1                            |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_in[32] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[20]                           |Net: \user_io_oeb[32]                                         
  chip_io/mprj_io_vtrip_sel[20] = 1                           |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_oeb[32] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_in[20]                                  |Net: \user_io_out[32]                                         
  chip_io/mprj_io_in[20] = 1                                  |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_in = 1                          |  user_project_wrapper/io_out[32] = 1                         
                                                              |                                                              
Net: mprj/analog_io[14]                                       |Net: \mprj_io_analog_en[33]                                   
  chip_io/mprj_analog_io[14] = 1                              |  gpio_control_block/pad_gpio_ana_en = 1                      
  user_project_wrapper/analog_io[14] = 1                      |  chip_io/mprj_io_analog_en[33] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[21]                           |Net: \mprj_io_analog_pol[33]                                  
  chip_io/mprj_io_analog_en[21] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_analog_pol[33] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[21]                          |Net: \mprj_io_analog_sel[33]                                  
  chip_io/mprj_io_analog_pol[21] = 1                          |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_sel[33] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[21]                          |Net: \mprj_io_dm[101]                                         
  chip_io/mprj_io_analog_sel[21] = 1                          |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_dm[101] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[63]                                  |Net: \mprj_io_dm[100]                                         
  chip_io/mprj_io_dm[63] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_dm[100] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[64]                                  |Net: \mprj_io_dm[99]                                          
  chip_io/mprj_io_dm[64] = 1                                  |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[99] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[65]                                  |Net: \mprj_io_holdover[33]                                    
  chip_io/mprj_io_dm[65] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_holdover[33] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_holdover[21]                            |Net: \mprj_io_ib_mode_sel[33]                                 
  chip_io/mprj_io_holdover[21] = 1                            |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_ib_mode_sel[33] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[21]                         |Net: \mprj_io_in[33]                                          
  chip_io/mprj_io_ib_mode_sel[21] = 1                         |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_in[33] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[21]                             |Net: \mprj_io_inp_dis[33]                                     
  chip_io/mprj_io_inp_dis[21] = 1                             |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_inp_dis[33] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_oeb[21]                                 |Net: \mprj_io_out[33]                                         
  chip_io/mprj_io_oeb[21] = 1                                 |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_out[33] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_out[21]                                 |Net: \mprj_io_oeb[33]                                         
  chip_io/mprj_io_out[21] = 1                                 |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_oeb[33] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[21]                            |Net: \mprj_io_slow_sel[33]                                    
  chip_io/mprj_io_slow_sel[21] = 1                            |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_slow_sel[33] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[21]                           |Net: \mprj_io_vtrip_sel[33]                                   
  chip_io/mprj_io_vtrip_sel[21] = 1                           |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_vtrip_sel[33] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_in[21]                                  |Net: \user_io_in[33]                                          
  chip_io/mprj_io_in[21] = 1                                  |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_in = 1                          |  user_project_wrapper/io_in[33] = 1                          
                                                              |                                                              
Net: mprj/analog_io[15]                                       |Net: \user_io_oeb[33]                                         
  chip_io/mprj_analog_io[15] = 1                              |  gpio_control_block/user_gpio_oeb = 1                        
  user_project_wrapper/analog_io[15] = 1                      |  user_project_wrapper/io_oeb[33] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_en[22]                           |Net: \user_io_out[33]                                         
  chip_io/mprj_io_analog_en[22] = 1                           |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_out[33] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[22]                          |Net: \mprj_io_analog_en[34]                                   
  chip_io/mprj_io_analog_pol[22] = 1                          |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_analog_en[34] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[22]                          |Net: \mprj_io_analog_pol[34]                                  
  chip_io/mprj_io_analog_sel[22] = 1                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_analog_pol[34] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[66]                                  |Net: \mprj_io_analog_sel[34]                                  
  chip_io/mprj_io_dm[66] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_analog_sel[34] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[67]                                  |Net: \mprj_io_dm[104]                                         
  chip_io/mprj_io_dm[67] = 1                                  |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_dm[104] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[68]                                  |Net: \mprj_io_dm[103]                                         
  chip_io/mprj_io_dm[68] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_dm[103] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_holdover[22]                            |Net: \mprj_io_dm[102]                                         
  chip_io/mprj_io_holdover[22] = 1                            |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[102] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[22]                         |Net: \mprj_io_holdover[34]                                    
  chip_io/mprj_io_ib_mode_sel[22] = 1                         |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_holdover[34] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[22]                             |Net: \mprj_io_ib_mode_sel[34]                                 
  chip_io/mprj_io_inp_dis[22] = 1                             |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_ib_mode_sel[34] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[22]                                 |Net: \mprj_io_in[34]                                          
  chip_io/mprj_io_oeb[22] = 1                                 |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_in[34] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[22]                                 |Net: \mprj_io_inp_dis[34]                                     
  chip_io/mprj_io_out[22] = 1                                 |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_inp_dis[34] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[22]                            |Net: \mprj_io_out[34]                                         
  chip_io/mprj_io_slow_sel[22] = 1                            |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_out[34] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[22]                           |Net: \mprj_io_oeb[34]                                         
  chip_io/mprj_io_vtrip_sel[22] = 1                           |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_oeb[34] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_in[22]                                  |Net: \mprj_io_slow_sel[34]                                    
  chip_io/mprj_io_in[22] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_slow_sel[34] = 1                            
                                                              |                                                              
Net: mprj/analog_io[16]                                       |Net: \mprj_io_vtrip_sel[34]                                   
  chip_io/mprj_analog_io[16] = 1                              |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  user_project_wrapper/analog_io[16] = 1                      |  chip_io/mprj_io_vtrip_sel[34] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_en[23]                           |Net: \user_io_in[34]                                          
  chip_io/mprj_io_analog_en[23] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ana_en = 1                      |  user_project_wrapper/io_in[34] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[23]                          |Net: \user_io_oeb[34]                                         
  chip_io/mprj_io_analog_pol[23] = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ana_pol = 1                     |  user_project_wrapper/io_oeb[34] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[23]                          |Net: \user_io_out[34]                                         
  chip_io/mprj_io_analog_sel[23] = 1                          |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_ana_sel = 1                     |  user_project_wrapper/io_out[34] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[69]                                  |Net: \mprj_io_analog_en[20]                                   
  chip_io/mprj_io_dm[69] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_analog_en[20] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[70]                                  |Net: \mprj_io_analog_pol[20]                                  
  chip_io/mprj_io_dm[70] = 1                                  |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_analog_pol[20] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[71]                                  |Net: \mprj_io_analog_sel[20]                                  
  chip_io/mprj_io_dm[71] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_analog_sel[20] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_holdover[23]                            |Net: \mprj_io_dm[62]                                          
  chip_io/mprj_io_holdover[23] = 1                            |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_dm[62] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[23]                         |Net: \mprj_io_dm[61]                                          
  chip_io/mprj_io_ib_mode_sel[23] = 1                         |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_dm[61] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[23]                             |Net: \mprj_io_dm[60]                                          
  chip_io/mprj_io_inp_dis[23] = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_dm[60] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[23]                                 |Net: \mprj_io_holdover[20]                                    
  chip_io/mprj_io_oeb[23] = 1                                 |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_holdover[20] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_out[23]                                 |Net: \mprj_io_ib_mode_sel[20]                                 
  chip_io/mprj_io_out[23] = 1                                 |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_ib_mode_sel[20] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[23]                            |Net: \mprj_io_in[20]                                          
  chip_io/mprj_io_slow_sel[23] = 1                            |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_in[20] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[23]                           |Net: \mprj_io_inp_dis[20]                                     
  chip_io/mprj_io_vtrip_sel[23] = 1                           |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_inp_dis[20] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_in[23]                                  |Net: \mprj_io_out[20]                                         
  chip_io/mprj_io_in[23] = 1                                  |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_out[20] = 1                                 
                                                              |                                                              
Net: mprj/analog_io[17]                                       |Net: \mprj_io_oeb[20]                                         
  chip_io/mprj_analog_io[17] = 1                              |  gpio_control_block/pad_gpio_outenb = 1                      
  user_project_wrapper/analog_io[17] = 1                      |  chip_io/mprj_io_oeb[20] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_en[24]                           |Net: \mprj_io_slow_sel[20]                                    
  chip_io/mprj_io_analog_en[24] = 1                           |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_slow_sel[20] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[24]                          |Net: \mprj_io_vtrip_sel[20]                                   
  chip_io/mprj_io_analog_pol[24] = 1                          |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_vtrip_sel[20] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[24]                          |Net: \user_io_in[20]                                          
  chip_io/mprj_io_analog_sel[24] = 1                          |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_ana_sel = 1                     |  user_project_wrapper/io_in[20] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[72]                                  |Net: \user_io_oeb[20]                                         
  chip_io/mprj_io_dm[72] = 1                                  |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_dm[0] = 1                       |  user_project_wrapper/io_oeb[20] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[73]                                  |Net: \user_io_out[20]                                         
  chip_io/mprj_io_dm[73] = 1                                  |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_dm[1] = 1                       |  user_project_wrapper/io_out[20] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[74]                                  |Net: \mprj_io_analog_en[21]                                   
  chip_io/mprj_io_dm[74] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_analog_en[21] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_holdover[24]                            |Net: \mprj_io_analog_pol[21]                                  
  chip_io/mprj_io_holdover[24] = 1                            |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_analog_pol[21] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[24]                         |Net: \mprj_io_analog_sel[21]                                  
  chip_io/mprj_io_ib_mode_sel[24] = 1                         |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_analog_sel[21] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[24]                             |Net: \mprj_io_dm[65]                                          
  chip_io/mprj_io_inp_dis[24] = 1                             |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_dm[65] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_oeb[24]                                 |Net: \mprj_io_dm[64]                                          
  chip_io/mprj_io_oeb[24] = 1                                 |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_dm[64] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_out[24]                                 |Net: \mprj_io_dm[63]                                          
  chip_io/mprj_io_out[24] = 1                                 |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_dm[63] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[24]                            |Net: \mprj_io_holdover[21]                                    
  chip_io/mprj_io_slow_sel[24] = 1                            |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_holdover[21] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[24]                           |Net: \mprj_io_ib_mode_sel[21]                                 
  chip_io/mprj_io_vtrip_sel[24] = 1                           |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_ib_mode_sel[21] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_in[24]                                  |Net: \mprj_io_in[21]                                          
  chip_io/mprj_io_in[24] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_in[21] = 1                                  
                                                              |                                                              
Net: mprj/analog_io[18]                                       |Net: \mprj_io_inp_dis[21]                                     
  chip_io/mprj_analog_io[18] = 1                              |  gpio_control_block/pad_gpio_inenb = 1                       
  user_project_wrapper/analog_io[18] = 1                      |  chip_io/mprj_io_inp_dis[21] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_en[25]                           |Net: \mprj_io_out[21]                                         
  chip_io/mprj_io_analog_en[25] = 1                           |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_out[21] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[25]                          |Net: \mprj_io_oeb[21]                                         
  chip_io/mprj_io_analog_pol[25] = 1                          |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_oeb[21] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[25]                          |Net: \mprj_io_slow_sel[21]                                    
  chip_io/mprj_io_analog_sel[25] = 1                          |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_slow_sel[21] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[75]                                  |Net: \mprj_io_vtrip_sel[21]                                   
  chip_io/mprj_io_dm[75] = 1                                  |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_vtrip_sel[21] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_dm[76]                                  |Net: \user_io_in[21]                                          
  chip_io/mprj_io_dm[76] = 1                                  |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_dm[1] = 1                       |  user_project_wrapper/io_in[21] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_dm[77]                                  |Net: \user_io_oeb[21]                                         
  chip_io/mprj_io_dm[77] = 1                                  |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_dm[2] = 1                       |  user_project_wrapper/io_oeb[21] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_holdover[25]                            |Net: \user_io_out[21]                                         
  chip_io/mprj_io_holdover[25] = 1                            |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_holdover = 1                    |  user_project_wrapper/io_out[21] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[25]                         |Net: \mprj_io_analog_en[22]                                   
  chip_io/mprj_io_ib_mode_sel[25] = 1                         |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_analog_en[22] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[25]                             |Net: \mprj_io_analog_pol[22]                                  
  chip_io/mprj_io_inp_dis[25] = 1                             |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_analog_pol[22] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_oeb[25]                                 |Net: \mprj_io_analog_sel[22]                                  
  chip_io/mprj_io_oeb[25] = 1                                 |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_analog_sel[22] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_out[25]                                 |Net: \mprj_io_dm[68]                                          
  chip_io/mprj_io_out[25] = 1                                 |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_dm[68] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[25]                            |Net: \mprj_io_dm[67]                                          
  chip_io/mprj_io_slow_sel[25] = 1                            |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_dm[67] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[25]                           |Net: \mprj_io_dm[66]                                          
  chip_io/mprj_io_vtrip_sel[25] = 1                           |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_dm[66] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[25]                                  |Net: \mprj_io_holdover[22]                                    
  chip_io/mprj_io_in[25] = 1                                  |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_holdover[22] = 1                            
                                                              |                                                              
Net: mprj/analog_io[19]                                       |Net: \mprj_io_ib_mode_sel[22]                                 
  chip_io/mprj_analog_io[19] = 1                              |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  user_project_wrapper/analog_io[19] = 1                      |  chip_io/mprj_io_ib_mode_sel[22] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_en[26]                           |Net: \mprj_io_in[22]                                          
  chip_io/mprj_io_analog_en[26] = 1                           |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_in[22] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[26]                          |Net: \mprj_io_inp_dis[22]                                     
  chip_io/mprj_io_analog_pol[26] = 1                          |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_inp_dis[22] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[26]                          |Net: \mprj_io_out[22]                                         
  chip_io/mprj_io_analog_sel[26] = 1                          |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_out[22] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[78]                                  |Net: \mprj_io_oeb[22]                                         
  chip_io/mprj_io_dm[78] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_oeb[22] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[79]                                  |Net: \mprj_io_slow_sel[22]                                    
  chip_io/mprj_io_dm[79] = 1                                  |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_slow_sel[22] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[80]                                  |Net: \mprj_io_vtrip_sel[22]                                   
  chip_io/mprj_io_dm[80] = 1                                  |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_vtrip_sel[22] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_holdover[26]                            |Net: \user_io_in[22]                                          
  chip_io/mprj_io_holdover[26] = 1                            |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  user_project_wrapper/io_in[22] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[26]                         |Net: \user_io_oeb[22]                                         
  chip_io/mprj_io_ib_mode_sel[26] = 1                         |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  user_project_wrapper/io_oeb[22] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[26]                             |Net: \user_io_out[22]                                         
  chip_io/mprj_io_inp_dis[26] = 1                             |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_out[22] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_oeb[26]                                 |Net: \mprj_io_analog_en[23]                                   
  chip_io/mprj_io_oeb[26] = 1                                 |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_analog_en[23] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_out[26]                                 |Net: \mprj_io_analog_pol[23]                                  
  chip_io/mprj_io_out[26] = 1                                 |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_out = 1                         |  chip_io/mprj_io_analog_pol[23] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[26]                            |Net: \mprj_io_analog_sel[23]                                  
  chip_io/mprj_io_slow_sel[26] = 1                            |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_sel[23] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[26]                           |Net: \mprj_io_dm[71]                                          
  chip_io/mprj_io_vtrip_sel[26] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_dm[71] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_in[26]                                  |Net: \mprj_io_dm[70]                                          
  chip_io/mprj_io_in[26] = 1                                  |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_dm[70] = 1                                  
                                                              |                                                              
Net: mprj/analog_io[20]                                       |Net: \mprj_io_dm[69]                                          
  chip_io/mprj_analog_io[20] = 1                              |  gpio_control_block/pad_gpio_dm[0] = 1                       
  user_project_wrapper/analog_io[20] = 1                      |  chip_io/mprj_io_dm[69] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[27]                           |Net: \mprj_io_holdover[23]                                    
  chip_io/mprj_io_analog_en[27] = 1                           |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_holdover[23] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[27]                          |Net: \mprj_io_ib_mode_sel[23]                                 
  chip_io/mprj_io_analog_pol[27] = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_ib_mode_sel[23] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[27]                          |Net: \mprj_io_in[23]                                          
  chip_io/mprj_io_analog_sel[27] = 1                          |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_in[23] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[81]                                  |Net: \mprj_io_inp_dis[23]                                     
  chip_io/mprj_io_dm[81] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_inp_dis[23] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_dm[82]                                  |Net: \mprj_io_out[23]                                         
  chip_io/mprj_io_dm[82] = 1                                  |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_out[23] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_dm[83]                                  |Net: \mprj_io_oeb[23]                                         
  chip_io/mprj_io_dm[83] = 1                                  |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_oeb[23] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_holdover[27]                            |Net: \mprj_io_slow_sel[23]                                    
  chip_io/mprj_io_holdover[27] = 1                            |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_slow_sel[23] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[27]                         |Net: \mprj_io_vtrip_sel[23]                                   
  chip_io/mprj_io_ib_mode_sel[27] = 1                         |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_vtrip_sel[23] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[27]                             |Net: \user_io_in[23]                                          
  chip_io/mprj_io_inp_dis[27] = 1                             |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_inenb = 1                       |  user_project_wrapper/io_in[23] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_oeb[27]                                 |Net: \user_io_oeb[23]                                         
  chip_io/mprj_io_oeb[27] = 1                                 |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_outenb = 1                      |  user_project_wrapper/io_oeb[23] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_out[27]                                 |Net: \user_io_out[23]                                         
  chip_io/mprj_io_out[27] = 1                                 |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_out[23] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[27]                            |Net: \mprj_io_analog_en[24]                                   
  chip_io/mprj_io_slow_sel[27] = 1                            |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_slow_sel = 1                    |  chip_io/mprj_io_analog_en[24] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[27]                           |Net: \mprj_io_analog_pol[24]                                  
  chip_io/mprj_io_vtrip_sel[27] = 1                           |  gpio_control_block/pad_gpio_ana_pol = 1                     
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  chip_io/mprj_io_analog_pol[24] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_in[27]                                  |Net: \mprj_io_analog_sel[24]                                  
  chip_io/mprj_io_in[27] = 1                                  |  gpio_control_block/pad_gpio_ana_sel = 1                     
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_sel[24] = 1                          
                                                              |                                                              
Net: mprj/analog_io[21]                                       |Net: \mprj_io_dm[74]                                          
  chip_io/mprj_analog_io[21] = 1                              |  gpio_control_block/pad_gpio_dm[2] = 1                       
  user_project_wrapper/analog_io[21] = 1                      |  chip_io/mprj_io_dm[74] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_en[28]                           |Net: \mprj_io_dm[73]                                          
  chip_io/mprj_io_analog_en[28] = 1                           |  gpio_control_block/pad_gpio_dm[1] = 1                       
  gpio_control_block/pad_gpio_ana_en = 1                      |  chip_io/mprj_io_dm[73] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_pol[28]                          |Net: \mprj_io_dm[72]                                          
  chip_io/mprj_io_analog_pol[28] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  gpio_control_block/pad_gpio_ana_pol = 1                     |  chip_io/mprj_io_dm[72] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_analog_sel[28]                          |Net: \mprj_io_holdover[24]                                    
  chip_io/mprj_io_analog_sel[28] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  gpio_control_block/pad_gpio_ana_sel = 1                     |  chip_io/mprj_io_holdover[24] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_dm[84]                                  |Net: \mprj_io_ib_mode_sel[24]                                 
  chip_io/mprj_io_dm[84] = 1                                  |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  gpio_control_block/pad_gpio_dm[0] = 1                       |  chip_io/mprj_io_ib_mode_sel[24] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_dm[85]                                  |Net: \mprj_io_in[24]                                          
  chip_io/mprj_io_dm[85] = 1                                  |  gpio_control_block/pad_gpio_in = 1                          
  gpio_control_block/pad_gpio_dm[1] = 1                       |  chip_io/mprj_io_in[24] = 1                                  
                                                              |                                                              
Net: padframe/mprj_io_dm[86]                                  |Net: \mprj_io_inp_dis[24]                                     
  chip_io/mprj_io_dm[86] = 1                                  |  gpio_control_block/pad_gpio_inenb = 1                       
  gpio_control_block/pad_gpio_dm[2] = 1                       |  chip_io/mprj_io_inp_dis[24] = 1                             
                                                              |                                                              
Net: padframe/mprj_io_holdover[28]                            |Net: \mprj_io_out[24]                                         
  chip_io/mprj_io_holdover[28] = 1                            |  gpio_control_block/pad_gpio_out = 1                         
  gpio_control_block/pad_gpio_holdover = 1                    |  chip_io/mprj_io_out[24] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_ib_mode_sel[28]                         |Net: \mprj_io_oeb[24]                                         
  chip_io/mprj_io_ib_mode_sel[28] = 1                         |  gpio_control_block/pad_gpio_outenb = 1                      
  gpio_control_block/pad_gpio_ib_mode_sel = 1                 |  chip_io/mprj_io_oeb[24] = 1                                 
                                                              |                                                              
Net: padframe/mprj_io_inp_dis[28]                             |Net: \mprj_io_slow_sel[24]                                    
  chip_io/mprj_io_inp_dis[28] = 1                             |  gpio_control_block/pad_gpio_slow_sel = 1                    
  gpio_control_block/pad_gpio_inenb = 1                       |  chip_io/mprj_io_slow_sel[24] = 1                            
                                                              |                                                              
Net: padframe/mprj_io_oeb[28]                                 |Net: \mprj_io_vtrip_sel[24]                                   
  chip_io/mprj_io_oeb[28] = 1                                 |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  gpio_control_block/pad_gpio_outenb = 1                      |  chip_io/mprj_io_vtrip_sel[24] = 1                           
                                                              |                                                              
Net: padframe/mprj_io_out[28]                                 |Net: \user_io_in[24]                                          
  chip_io/mprj_io_out[28] = 1                                 |  gpio_control_block/user_gpio_in = 1                         
  gpio_control_block/pad_gpio_out = 1                         |  user_project_wrapper/io_in[24] = 1                          
                                                              |                                                              
Net: padframe/mprj_io_slow_sel[28]                            |Net: \user_io_oeb[24]                                         
  chip_io/mprj_io_slow_sel[28] = 1                            |  gpio_control_block/user_gpio_oeb = 1                        
  gpio_control_block/pad_gpio_slow_sel = 1                    |  user_project_wrapper/io_oeb[24] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_vtrip_sel[28]                           |Net: \user_io_out[24]                                         
  chip_io/mprj_io_vtrip_sel[28] = 1                           |  gpio_control_block/user_gpio_out = 1                        
  gpio_control_block/pad_gpio_vtrip_sel = 1                   |  user_project_wrapper/io_out[24] = 1                         
                                                              |                                                              
Net: padframe/mprj_io_in[28]                                  |Net: \mprj_io_analog_en[25]                                   
  chip_io/mprj_io_in[28] = 1                                  |  gpio_control_block/pad_gpio_ana_en = 1                      
  gpio_control_block/pad_gpio_in = 1                          |  chip_io/mprj_io_analog_en[25] = 1                           
                                                              |                                                              
Net: por/porb_h                                               |Net: \mprj_io_analog_pol[25]                                  
  chip_io/porb_h = 1                                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  simple_por/porb_h = 1                                       |  chip_io/mprj_io_analog_pol[25] = 1                          
                                                              |                                                              
Net: rstb_level/A                                             |Net: \mprj_io_analog_sel[25]                                  
  chip_io/resetb_core_h = 1                                   |  gpio_control_block/pad_gpio_ana_sel = 1                     
  xres_buf/A = 1                                              |  chip_io/mprj_io_analog_sel[25] = 1                          
                                                              |                                                              
Net: padframe/flash_io0_ieb_core                              |Net: \mprj_io_dm[77]                                          
  chip_io/flash_io0_ieb_core = 1                              |  gpio_control_block/pad_gpio_dm[2] = 1                       
  housekeeping/pad_flash_io0_ieb = 1                          |  chip_io/mprj_io_dm[77] = 1                                  
                                                              |                                                              
Net: padframe/flash_io1_ieb_core                              |Net: \mprj_io_dm[76]                                          
  chip_io/flash_io1_ieb_core = 1                              |  gpio_control_block/pad_gpio_dm[1] = 1                       
  housekeeping/pad_flash_io1_ieb = 1                          |  chip_io/mprj_io_dm[76] = 1                                  
                                                              |                                                              
Net: mprj/io_in[5]                                            |Net: \mprj_io_dm[75]                                          
  gpio_control_block/user_gpio_in = 1                         |  gpio_control_block/pad_gpio_dm[0] = 1                       
  user_project_wrapper/io_in[5] = 1                           |  chip_io/mprj_io_dm[75] = 1                                  
                                                              |                                                              
Net: mprj/io_oeb[5]                                           |Net: \mprj_io_holdover[25]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  gpio_control_block/pad_gpio_holdover = 1                    
  user_project_wrapper/io_oeb[5] = 1                          |  chip_io/mprj_io_holdover[25] = 1                            
                                                              |                                                              
Net: mprj/io_out[5]                                           |Net: \mprj_io_ib_mode_sel[25]                                 
  gpio_control_block/user_gpio_out = 1                        |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  user_project_wrapper/io_out[5] = 1                          |  chip_io/mprj_io_ib_mode_sel[25] = 1                         
                                                              |                                                              
Net: mprj/io_in[33]                                           |Net: \mprj_io_in[25]                                          
  gpio_control_block/user_gpio_in = 1                         |  gpio_control_block/pad_gpio_in = 1                          
  user_project_wrapper/io_in[33] = 1                          |  chip_io/mprj_io_in[25] = 1                                  
                                                              |                                                              
Net: mprj/io_oeb[33]                                          |Net: \mprj_io_inp_dis[25]                                     
  gpio_control_block/user_gpio_oeb = 1                        |  gpio_control_block/pad_gpio_inenb = 1                       
  user_project_wrapper/io_oeb[33] = 1                         |  chip_io/mprj_io_inp_dis[25] = 1                             
                                                              |                                                              
Net: mprj/io_out[33]                                          |Net: \mprj_io_out[25]                                         
  gpio_control_block/user_gpio_out = 1                        |  gpio_control_block/pad_gpio_out = 1                         
  user_project_wrapper/io_out[33] = 1                         |  chip_io/mprj_io_out[25] = 1                                 
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[35]                            |Net: \mprj_io_oeb[25]                                         
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/pad_gpio_outenb = 1                      
  housekeeping/mgmt_gpio_in[35] = 1                           |  chip_io/mprj_io_oeb[25] = 1                                 
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[35]                           |Net: \mprj_io_slow_sel[25]                                    
  gpio_control_block/mgmt_gpio_oeb = 1                        |  gpio_control_block/pad_gpio_slow_sel = 1                    
  housekeeping/mgmt_gpio_oeb[35] = 1                          |  chip_io/mprj_io_slow_sel[25] = 1                            
                                                              |                                                              
Net: housekeeping/mgmt_gpio_out[35]                           |Net: \mprj_io_vtrip_sel[25]                                   
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  housekeeping/mgmt_gpio_out[35] = 1                          |  chip_io/mprj_io_vtrip_sel[25] = 1                           
                                                              |                                                              
Net: mprj/io_in[35]                                           |Net: \user_io_in[25]                                          
  gpio_control_block/user_gpio_in = 1                         |  gpio_control_block/user_gpio_in = 1                         
  user_project_wrapper/io_in[35] = 1                          |  user_project_wrapper/io_in[25] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[35]                                          |Net: \user_io_oeb[25]                                         
  gpio_control_block/user_gpio_oeb = 1                        |  gpio_control_block/user_gpio_oeb = 1                        
  user_project_wrapper/io_oeb[35] = 1                         |  user_project_wrapper/io_oeb[25] = 1                         
                                                              |                                                              
Net: mprj/io_out[35]                                          |Net: \user_io_out[25]                                         
  gpio_control_block/user_gpio_out = 1                        |  gpio_control_block/user_gpio_out = 1                        
  user_project_wrapper/io_out[35] = 1                         |  user_project_wrapper/io_out[25] = 1                         
                                                              |                                                              
Net: soc/debug_in                                             |Net: \mprj_io_analog_en[26]                                   
  mgmt_core_wrapper/debug_in = 1                              |  gpio_control_block/pad_gpio_ana_en = 1                      
  housekeeping/debug_in = 1                                   |  chip_io/mprj_io_analog_en[26] = 1                           
                                                              |                                                              
Net: soc/debug_mode                                           |Net: \mprj_io_analog_pol[26]                                  
  mgmt_core_wrapper/debug_mode = 1                            |  gpio_control_block/pad_gpio_ana_pol = 1                     
  housekeeping/debug_mode = 1                                 |  chip_io/mprj_io_analog_pol[26] = 1                          
                                                              |                                                              
Net: soc/debug_oeb                                            |Net: \mprj_io_analog_sel[26]                                  
  mgmt_core_wrapper/debug_oeb = 1                             |  gpio_control_block/pad_gpio_ana_sel = 1                     
  housekeeping/debug_oeb = 1                                  |  chip_io/mprj_io_analog_sel[26] = 1                          
                                                              |                                                              
Net: soc/debug_out                                            |Net: \mprj_io_dm[80]                                          
  mgmt_core_wrapper/debug_out = 1                             |  gpio_control_block/pad_gpio_dm[2] = 1                       
  housekeeping/debug_out = 1                                  |  chip_io/mprj_io_dm[80] = 1                                  
                                                              |                                                              
Net: soc/flash_clk                                            |Net: \mprj_io_dm[79]                                          
  mgmt_core_wrapper/flash_clk = 1                             |  gpio_control_block/pad_gpio_dm[1] = 1                       
  housekeeping/spimemio_flash_clk = 1                         |  chip_io/mprj_io_dm[79] = 1                                  
                                                              |                                                              
Net: soc/flash_csb                                            |Net: \mprj_io_dm[78]                                          
  mgmt_core_wrapper/flash_csb = 1                             |  gpio_control_block/pad_gpio_dm[0] = 1                       
  housekeeping/spimemio_flash_csb = 1                         |  chip_io/mprj_io_dm[78] = 1                                  
                                                              |                                                              
Net: soc/flash_io0_di                                         |Net: \mprj_io_holdover[26]                                    
  mgmt_core_wrapper/flash_io0_di = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  housekeeping/spimemio_flash_io0_di = 1                      |  chip_io/mprj_io_holdover[26] = 1                            
                                                              |                                                              
Net: soc/flash_io0_do                                         |Net: \mprj_io_ib_mode_sel[26]                                 
  mgmt_core_wrapper/flash_io0_do = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  housekeeping/spimemio_flash_io0_do = 1                      |  chip_io/mprj_io_ib_mode_sel[26] = 1                         
                                                              |                                                              
Net: soc/flash_io0_oeb                                        |Net: \mprj_io_in[26]                                          
  mgmt_core_wrapper/flash_io0_oeb = 1                         |  gpio_control_block/pad_gpio_in = 1                          
  housekeeping/spimemio_flash_io0_oeb = 1                     |  chip_io/mprj_io_in[26] = 1                                  
                                                              |                                                              
Net: soc/flash_io1_di                                         |Net: \mprj_io_inp_dis[26]                                     
  mgmt_core_wrapper/flash_io1_di = 1                          |  gpio_control_block/pad_gpio_inenb = 1                       
  housekeeping/spimemio_flash_io1_di = 1                      |  chip_io/mprj_io_inp_dis[26] = 1                             
                                                              |                                                              
Net: soc/flash_io1_do                                         |Net: \mprj_io_out[26]                                         
  mgmt_core_wrapper/flash_io1_do = 1                          |  gpio_control_block/pad_gpio_out = 1                         
  housekeeping/spimemio_flash_io1_do = 1                      |  chip_io/mprj_io_out[26] = 1                                 
                                                              |                                                              
Net: soc/flash_io1_oeb                                        |Net: \mprj_io_oeb[26]                                         
  mgmt_core_wrapper/flash_io1_oeb = 1                         |  gpio_control_block/pad_gpio_outenb = 1                      
  housekeeping/spimemio_flash_io1_oeb = 1                     |  chip_io/mprj_io_oeb[26] = 1                                 
                                                              |                                                              
Net: soc/flash_io2_di                                         |Net: \mprj_io_slow_sel[26]                                    
  mgmt_core_wrapper/flash_io2_di = 1                          |  gpio_control_block/pad_gpio_slow_sel = 1                    
  housekeeping/spimemio_flash_io2_di = 1                      |  chip_io/mprj_io_slow_sel[26] = 1                            
                                                              |                                                              
Net: soc/flash_io2_do                                         |Net: \mprj_io_vtrip_sel[26]                                   
  mgmt_core_wrapper/flash_io2_do = 1                          |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  housekeeping/spimemio_flash_io2_do = 1                      |  chip_io/mprj_io_vtrip_sel[26] = 1                           
                                                              |                                                              
Net: soc/flash_io2_oeb                                        |Net: \user_io_in[26]                                          
  mgmt_core_wrapper/flash_io2_oeb = 1                         |  gpio_control_block/user_gpio_in = 1                         
  housekeeping/spimemio_flash_io2_oeb = 1                     |  user_project_wrapper/io_in[26] = 1                          
                                                              |                                                              
Net: soc/flash_io3_di                                         |Net: \user_io_oeb[26]                                         
  mgmt_core_wrapper/flash_io3_di = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  housekeeping/spimemio_flash_io3_di = 1                      |  user_project_wrapper/io_oeb[26] = 1                         
                                                              |                                                              
Net: soc/flash_io3_do                                         |Net: \user_io_out[26]                                         
  mgmt_core_wrapper/flash_io3_do = 1                          |  gpio_control_block/user_gpio_out = 1                        
  housekeeping/spimemio_flash_io3_do = 1                      |  user_project_wrapper/io_out[26] = 1                         
                                                              |                                                              
Net: soc/flash_io3_oeb                                        |Net: \mprj_io_analog_en[27]                                   
  mgmt_core_wrapper/flash_io3_oeb = 1                         |  gpio_control_block/pad_gpio_ana_en = 1                      
  housekeeping/spimemio_flash_io3_oeb = 1                     |  chip_io/mprj_io_analog_en[27] = 1                           
                                                              |                                                              
Net: soc/hk_ack_i                                             |Net: \mprj_io_analog_pol[27]                                  
  mgmt_core_wrapper/hk_ack_i = 1                              |  gpio_control_block/pad_gpio_ana_pol = 1                     
  housekeeping/wb_ack_o = 1                                   |  chip_io/mprj_io_analog_pol[27] = 1                          
                                                              |                                                              
Net: soc/hk_cyc_o                                             |Net: \mprj_io_analog_sel[27]                                  
  mgmt_core_wrapper/hk_cyc_o = 1                              |  gpio_control_block/pad_gpio_ana_sel = 1                     
  housekeeping/wb_cyc_i = 1                                   |  chip_io/mprj_io_analog_sel[27] = 1                          
                                                              |                                                              
Net: soc/hk_dat_i[0]                                          |Net: \mprj_io_dm[83]                                          
  mgmt_core_wrapper/hk_dat_i[0] = 1                           |  gpio_control_block/pad_gpio_dm[2] = 1                       
  housekeeping/wb_dat_o[0] = 1                                |  chip_io/mprj_io_dm[83] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[10]                                         |Net: \mprj_io_dm[82]                                          
  mgmt_core_wrapper/hk_dat_i[10] = 1                          |  gpio_control_block/pad_gpio_dm[1] = 1                       
  housekeeping/wb_dat_o[10] = 1                               |  chip_io/mprj_io_dm[82] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[11]                                         |Net: \mprj_io_dm[81]                                          
  mgmt_core_wrapper/hk_dat_i[11] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  housekeeping/wb_dat_o[11] = 1                               |  chip_io/mprj_io_dm[81] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[12]                                         |Net: \mprj_io_holdover[27]                                    
  mgmt_core_wrapper/hk_dat_i[12] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  housekeeping/wb_dat_o[12] = 1                               |  chip_io/mprj_io_holdover[27] = 1                            
                                                              |                                                              
Net: soc/hk_dat_i[13]                                         |Net: \mprj_io_ib_mode_sel[27]                                 
  mgmt_core_wrapper/hk_dat_i[13] = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  housekeeping/wb_dat_o[13] = 1                               |  chip_io/mprj_io_ib_mode_sel[27] = 1                         
                                                              |                                                              
Net: soc/hk_dat_i[14]                                         |Net: \mprj_io_in[27]                                          
  mgmt_core_wrapper/hk_dat_i[14] = 1                          |  gpio_control_block/pad_gpio_in = 1                          
  housekeeping/wb_dat_o[14] = 1                               |  chip_io/mprj_io_in[27] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[15]                                         |Net: \mprj_io_inp_dis[27]                                     
  mgmt_core_wrapper/hk_dat_i[15] = 1                          |  gpio_control_block/pad_gpio_inenb = 1                       
  housekeeping/wb_dat_o[15] = 1                               |  chip_io/mprj_io_inp_dis[27] = 1                             
                                                              |                                                              
Net: soc/hk_dat_i[16]                                         |Net: \mprj_io_out[27]                                         
  mgmt_core_wrapper/hk_dat_i[16] = 1                          |  gpio_control_block/pad_gpio_out = 1                         
  housekeeping/wb_dat_o[16] = 1                               |  chip_io/mprj_io_out[27] = 1                                 
                                                              |                                                              
Net: soc/hk_dat_i[17]                                         |Net: \mprj_io_oeb[27]                                         
  mgmt_core_wrapper/hk_dat_i[17] = 1                          |  gpio_control_block/pad_gpio_outenb = 1                      
  housekeeping/wb_dat_o[17] = 1                               |  chip_io/mprj_io_oeb[27] = 1                                 
                                                              |                                                              
Net: soc/hk_dat_i[18]                                         |Net: \mprj_io_slow_sel[27]                                    
  mgmt_core_wrapper/hk_dat_i[18] = 1                          |  gpio_control_block/pad_gpio_slow_sel = 1                    
  housekeeping/wb_dat_o[18] = 1                               |  chip_io/mprj_io_slow_sel[27] = 1                            
                                                              |                                                              
Net: soc/hk_dat_i[19]                                         |Net: \mprj_io_vtrip_sel[27]                                   
  mgmt_core_wrapper/hk_dat_i[19] = 1                          |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  housekeeping/wb_dat_o[19] = 1                               |  chip_io/mprj_io_vtrip_sel[27] = 1                           
                                                              |                                                              
Net: soc/hk_dat_i[1]                                          |Net: \user_io_in[27]                                          
  mgmt_core_wrapper/hk_dat_i[1] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  housekeeping/wb_dat_o[1] = 1                                |  user_project_wrapper/io_in[27] = 1                          
                                                              |                                                              
Net: soc/hk_dat_i[20]                                         |Net: \user_io_oeb[27]                                         
  mgmt_core_wrapper/hk_dat_i[20] = 1                          |  gpio_control_block/user_gpio_oeb = 1                        
  housekeeping/wb_dat_o[20] = 1                               |  user_project_wrapper/io_oeb[27] = 1                         
                                                              |                                                              
Net: soc/hk_dat_i[21]                                         |Net: \user_io_out[27]                                         
  mgmt_core_wrapper/hk_dat_i[21] = 1                          |  gpio_control_block/user_gpio_out = 1                        
  housekeeping/wb_dat_o[21] = 1                               |  user_project_wrapper/io_out[27] = 1                         
                                                              |                                                              
Net: soc/hk_dat_i[22]                                         |Net: \mprj_io_analog_en[28]                                   
  mgmt_core_wrapper/hk_dat_i[22] = 1                          |  gpio_control_block/pad_gpio_ana_en = 1                      
  housekeeping/wb_dat_o[22] = 1                               |  chip_io/mprj_io_analog_en[28] = 1                           
                                                              |                                                              
Net: soc/hk_dat_i[23]                                         |Net: \mprj_io_analog_pol[28]                                  
  mgmt_core_wrapper/hk_dat_i[23] = 1                          |  gpio_control_block/pad_gpio_ana_pol = 1                     
  housekeeping/wb_dat_o[23] = 1                               |  chip_io/mprj_io_analog_pol[28] = 1                          
                                                              |                                                              
Net: soc/hk_dat_i[24]                                         |Net: \mprj_io_analog_sel[28]                                  
  mgmt_core_wrapper/hk_dat_i[24] = 1                          |  gpio_control_block/pad_gpio_ana_sel = 1                     
  housekeeping/wb_dat_o[24] = 1                               |  chip_io/mprj_io_analog_sel[28] = 1                          
                                                              |                                                              
Net: soc/hk_dat_i[25]                                         |Net: \mprj_io_dm[86]                                          
  mgmt_core_wrapper/hk_dat_i[25] = 1                          |  gpio_control_block/pad_gpio_dm[2] = 1                       
  housekeeping/wb_dat_o[25] = 1                               |  chip_io/mprj_io_dm[86] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[26]                                         |Net: \mprj_io_dm[85]                                          
  mgmt_core_wrapper/hk_dat_i[26] = 1                          |  gpio_control_block/pad_gpio_dm[1] = 1                       
  housekeeping/wb_dat_o[26] = 1                               |  chip_io/mprj_io_dm[85] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[27]                                         |Net: \mprj_io_dm[84]                                          
  mgmt_core_wrapper/hk_dat_i[27] = 1                          |  gpio_control_block/pad_gpio_dm[0] = 1                       
  housekeeping/wb_dat_o[27] = 1                               |  chip_io/mprj_io_dm[84] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[28]                                         |Net: \mprj_io_holdover[28]                                    
  mgmt_core_wrapper/hk_dat_i[28] = 1                          |  gpio_control_block/pad_gpio_holdover = 1                    
  housekeeping/wb_dat_o[28] = 1                               |  chip_io/mprj_io_holdover[28] = 1                            
                                                              |                                                              
Net: soc/hk_dat_i[29]                                         |Net: \mprj_io_ib_mode_sel[28]                                 
  mgmt_core_wrapper/hk_dat_i[29] = 1                          |  gpio_control_block/pad_gpio_ib_mode_sel = 1                 
  housekeeping/wb_dat_o[29] = 1                               |  chip_io/mprj_io_ib_mode_sel[28] = 1                         
                                                              |                                                              
Net: soc/hk_dat_i[2]                                          |Net: \mprj_io_in[28]                                          
  mgmt_core_wrapper/hk_dat_i[2] = 1                           |  gpio_control_block/pad_gpio_in = 1                          
  housekeeping/wb_dat_o[2] = 1                                |  chip_io/mprj_io_in[28] = 1                                  
                                                              |                                                              
Net: soc/hk_dat_i[30]                                         |Net: \mprj_io_inp_dis[28]                                     
  mgmt_core_wrapper/hk_dat_i[30] = 1                          |  gpio_control_block/pad_gpio_inenb = 1                       
  housekeeping/wb_dat_o[30] = 1                               |  chip_io/mprj_io_inp_dis[28] = 1                             
                                                              |                                                              
Net: soc/hk_dat_i[31]                                         |Net: \mprj_io_out[28]                                         
  mgmt_core_wrapper/hk_dat_i[31] = 1                          |  gpio_control_block/pad_gpio_out = 1                         
  housekeeping/wb_dat_o[31] = 1                               |  chip_io/mprj_io_out[28] = 1                                 
                                                              |                                                              
Net: soc/hk_dat_i[3]                                          |Net: \mprj_io_oeb[28]                                         
  mgmt_core_wrapper/hk_dat_i[3] = 1                           |  gpio_control_block/pad_gpio_outenb = 1                      
  housekeeping/wb_dat_o[3] = 1                                |  chip_io/mprj_io_oeb[28] = 1                                 
                                                              |                                                              
Net: soc/hk_dat_i[4]                                          |Net: \mprj_io_slow_sel[28]                                    
  mgmt_core_wrapper/hk_dat_i[4] = 1                           |  gpio_control_block/pad_gpio_slow_sel = 1                    
  housekeeping/wb_dat_o[4] = 1                                |  chip_io/mprj_io_slow_sel[28] = 1                            
                                                              |                                                              
Net: soc/hk_dat_i[5]                                          |Net: \mprj_io_vtrip_sel[28]                                   
  mgmt_core_wrapper/hk_dat_i[5] = 1                           |  gpio_control_block/pad_gpio_vtrip_sel = 1                   
  housekeeping/wb_dat_o[5] = 1                                |  chip_io/mprj_io_vtrip_sel[28] = 1                           
                                                              |                                                              
Net: soc/hk_dat_i[6]                                          |Net: \user_io_in[28]                                          
  mgmt_core_wrapper/hk_dat_i[6] = 1                           |  gpio_control_block/user_gpio_in = 1                         
  housekeeping/wb_dat_o[6] = 1                                |  user_project_wrapper/io_in[28] = 1                          
                                                              |                                                              
Net: soc/hk_dat_i[7]                                          |Net: \user_io_oeb[28]                                         
  mgmt_core_wrapper/hk_dat_i[7] = 1                           |  gpio_control_block/user_gpio_oeb = 1                        
  housekeeping/wb_dat_o[7] = 1                                |  user_project_wrapper/io_oeb[28] = 1                         
                                                              |                                                              
Net: soc/hk_dat_i[8]                                          |Net: \user_io_out[28]                                         
  mgmt_core_wrapper/hk_dat_i[8] = 1                           |  gpio_control_block/user_gpio_out = 1                        
  housekeeping/wb_dat_o[8] = 1                                |  user_project_wrapper/io_out[28] = 1                         
                                                              |                                                              
Net: soc/hk_dat_i[9]                                          |Net: debug_in                                                 
  mgmt_core_wrapper/hk_dat_i[9] = 1                           |  housekeeping/debug_in = 1                                   
  housekeeping/wb_dat_o[9] = 1                                |  mgmt_core_wrapper/debug_in = 1                              
                                                              |                                                              
Net: soc/hk_stb_o                                             |Net: debug_mode                                               
  mgmt_core_wrapper/hk_stb_o = 1                              |  housekeeping/debug_mode = 1                                 
  housekeeping/wb_stb_i = 1                                   |  mgmt_core_wrapper/debug_mode = 1                            
                                                              |                                                              
Net: soc/irq[0]                                               |Net: debug_oeb                                                
  mgmt_core_wrapper/irq[0] = 1                                |  housekeeping/debug_oeb = 1                                  
  mgmt_protect/user_irq[0] = 1                                |  mgmt_core_wrapper/debug_oeb = 1                             
                                                              |                                                              
Net: soc/irq[1]                                               |Net: debug_out                                                
  mgmt_core_wrapper/irq[1] = 1                                |  housekeeping/debug_out = 1                                  
  mgmt_protect/user_irq[1] = 1                                |  mgmt_core_wrapper/debug_out = 1                             
                                                              |                                                              
Net: soc/irq[2]                                               |Net: \irq_spi[2]                                              
  mgmt_core_wrapper/irq[2] = 1                                |  housekeeping/irq[2] = 1                                     
  mgmt_protect/user_irq[2] = 1                                |  mgmt_core_wrapper/irq[5] = 1                                
                                                              |                                                              
Net: soc/irq[3]                                               |Net: \irq_spi[1]                                              
  mgmt_core_wrapper/irq[3] = 1                                |  housekeeping/irq[1] = 1                                     
  housekeeping/irq[0] = 1                                     |  mgmt_core_wrapper/irq[4] = 1                                
                                                              |                                                              
Net: soc/irq[4]                                               |Net: \irq_spi[0]                                              
  mgmt_core_wrapper/irq[4] = 1                                |  housekeeping/irq[0] = 1                                     
  housekeeping/irq[1] = 1                                     |  mgmt_core_wrapper/irq[3] = 1                                
                                                              |                                                              
Net: soc/irq[5]                                               |Net: \mask_rev[31]                                            
  mgmt_core_wrapper/irq[5] = 1                                |  housekeeping/mask_rev_in[31] = 1                            
  housekeeping/irq[2] = 1                                     |  user_id_programming/mask_rev[31] = 1                        
                                                              |                                                              
Net: soc/la_iena[0]                                           |Net: \mask_rev[30]                                            
  mgmt_core_wrapper/la_iena[0] = 1                            |  housekeeping/mask_rev_in[30] = 1                            
  mgmt_protect/la_iena_mprj[0] = 1                            |  user_id_programming/mask_rev[30] = 1                        
                                                              |                                                              
Net: soc/la_iena[100]                                         |Net: \mask_rev[29]                                            
  mgmt_core_wrapper/la_iena[100] = 1                          |  housekeeping/mask_rev_in[29] = 1                            
  mgmt_protect/la_iena_mprj[100] = 1                          |  user_id_programming/mask_rev[29] = 1                        
                                                              |                                                              
Net: soc/la_iena[101]                                         |Net: \mask_rev[28]                                            
  mgmt_core_wrapper/la_iena[101] = 1                          |  housekeeping/mask_rev_in[28] = 1                            
  mgmt_protect/la_iena_mprj[101] = 1                          |  user_id_programming/mask_rev[28] = 1                        
                                                              |                                                              
Net: soc/la_iena[102]                                         |Net: \mask_rev[27]                                            
  mgmt_core_wrapper/la_iena[102] = 1                          |  housekeeping/mask_rev_in[27] = 1                            
  mgmt_protect/la_iena_mprj[102] = 1                          |  user_id_programming/mask_rev[27] = 1                        
                                                              |                                                              
Net: soc/la_iena[103]                                         |Net: \mask_rev[26]                                            
  mgmt_core_wrapper/la_iena[103] = 1                          |  housekeeping/mask_rev_in[26] = 1                            
  mgmt_protect/la_iena_mprj[103] = 1                          |  user_id_programming/mask_rev[26] = 1                        
                                                              |                                                              
Net: soc/la_iena[104]                                         |Net: \mask_rev[25]                                            
  mgmt_core_wrapper/la_iena[104] = 1                          |  housekeeping/mask_rev_in[25] = 1                            
  mgmt_protect/la_iena_mprj[104] = 1                          |  user_id_programming/mask_rev[25] = 1                        
                                                              |                                                              
Net: soc/la_iena[105]                                         |Net: \mask_rev[24]                                            
  mgmt_core_wrapper/la_iena[105] = 1                          |  housekeeping/mask_rev_in[24] = 1                            
  mgmt_protect/la_iena_mprj[105] = 1                          |  user_id_programming/mask_rev[24] = 1                        
                                                              |                                                              
Net: soc/la_iena[106]                                         |Net: \mask_rev[23]                                            
  mgmt_core_wrapper/la_iena[106] = 1                          |  housekeeping/mask_rev_in[23] = 1                            
  mgmt_protect/la_iena_mprj[106] = 1                          |  user_id_programming/mask_rev[23] = 1                        
                                                              |                                                              
Net: soc/la_iena[107]                                         |Net: \mask_rev[22]                                            
  mgmt_core_wrapper/la_iena[107] = 1                          |  housekeeping/mask_rev_in[22] = 1                            
  mgmt_protect/la_iena_mprj[107] = 1                          |  user_id_programming/mask_rev[22] = 1                        
                                                              |                                                              
Net: soc/la_iena[108]                                         |Net: \mask_rev[21]                                            
  mgmt_core_wrapper/la_iena[108] = 1                          |  housekeeping/mask_rev_in[21] = 1                            
  mgmt_protect/la_iena_mprj[108] = 1                          |  user_id_programming/mask_rev[21] = 1                        
                                                              |                                                              
Net: soc/la_iena[109]                                         |Net: \mask_rev[20]                                            
  mgmt_core_wrapper/la_iena[109] = 1                          |  housekeeping/mask_rev_in[20] = 1                            
  mgmt_protect/la_iena_mprj[109] = 1                          |  user_id_programming/mask_rev[20] = 1                        
                                                              |                                                              
Net: soc/la_iena[10]                                          |Net: \mask_rev[19]                                            
  mgmt_core_wrapper/la_iena[10] = 1                           |  housekeeping/mask_rev_in[19] = 1                            
  mgmt_protect/la_iena_mprj[10] = 1                           |  user_id_programming/mask_rev[19] = 1                        
                                                              |                                                              
Net: soc/la_iena[110]                                         |Net: \mask_rev[18]                                            
  mgmt_core_wrapper/la_iena[110] = 1                          |  housekeeping/mask_rev_in[18] = 1                            
  mgmt_protect/la_iena_mprj[110] = 1                          |  user_id_programming/mask_rev[18] = 1                        
                                                              |                                                              
Net: soc/la_iena[111]                                         |Net: \mask_rev[17]                                            
  mgmt_core_wrapper/la_iena[111] = 1                          |  housekeeping/mask_rev_in[17] = 1                            
  mgmt_protect/la_iena_mprj[111] = 1                          |  user_id_programming/mask_rev[17] = 1                        
                                                              |                                                              
Net: soc/la_iena[112]                                         |Net: \mask_rev[16]                                            
  mgmt_core_wrapper/la_iena[112] = 1                          |  housekeeping/mask_rev_in[16] = 1                            
  mgmt_protect/la_iena_mprj[112] = 1                          |  user_id_programming/mask_rev[16] = 1                        
                                                              |                                                              
Net: soc/la_iena[113]                                         |Net: \mask_rev[15]                                            
  mgmt_core_wrapper/la_iena[113] = 1                          |  housekeeping/mask_rev_in[15] = 1                            
  mgmt_protect/la_iena_mprj[113] = 1                          |  user_id_programming/mask_rev[15] = 1                        
                                                              |                                                              
Net: soc/la_iena[114]                                         |Net: \mask_rev[14]                                            
  mgmt_core_wrapper/la_iena[114] = 1                          |  housekeeping/mask_rev_in[14] = 1                            
  mgmt_protect/la_iena_mprj[114] = 1                          |  user_id_programming/mask_rev[14] = 1                        
                                                              |                                                              
Net: soc/la_iena[115]                                         |Net: \mask_rev[13]                                            
  mgmt_core_wrapper/la_iena[115] = 1                          |  housekeeping/mask_rev_in[13] = 1                            
  mgmt_protect/la_iena_mprj[115] = 1                          |  user_id_programming/mask_rev[13] = 1                        
                                                              |                                                              
Net: soc/la_iena[116]                                         |Net: \mask_rev[12]                                            
  mgmt_core_wrapper/la_iena[116] = 1                          |  housekeeping/mask_rev_in[12] = 1                            
  mgmt_protect/la_iena_mprj[116] = 1                          |  user_id_programming/mask_rev[12] = 1                        
                                                              |                                                              
Net: soc/la_iena[117]                                         |Net: \mask_rev[11]                                            
  mgmt_core_wrapper/la_iena[117] = 1                          |  housekeeping/mask_rev_in[11] = 1                            
  mgmt_protect/la_iena_mprj[117] = 1                          |  user_id_programming/mask_rev[11] = 1                        
                                                              |                                                              
Net: soc/la_iena[118]                                         |Net: \mask_rev[10]                                            
  mgmt_core_wrapper/la_iena[118] = 1                          |  housekeeping/mask_rev_in[10] = 1                            
  mgmt_protect/la_iena_mprj[118] = 1                          |  user_id_programming/mask_rev[10] = 1                        
                                                              |                                                              
Net: soc/la_iena[119]                                         |Net: \mask_rev[9]                                             
  mgmt_core_wrapper/la_iena[119] = 1                          |  housekeeping/mask_rev_in[9] = 1                             
  mgmt_protect/la_iena_mprj[119] = 1                          |  user_id_programming/mask_rev[9] = 1                         
                                                              |                                                              
Net: soc/la_iena[11]                                          |Net: \mask_rev[8]                                             
  mgmt_core_wrapper/la_iena[11] = 1                           |  housekeeping/mask_rev_in[8] = 1                             
  mgmt_protect/la_iena_mprj[11] = 1                           |  user_id_programming/mask_rev[8] = 1                         
                                                              |                                                              
Net: soc/la_iena[120]                                         |Net: \mask_rev[7]                                             
  mgmt_core_wrapper/la_iena[120] = 1                          |  housekeeping/mask_rev_in[7] = 1                             
  mgmt_protect/la_iena_mprj[120] = 1                          |  user_id_programming/mask_rev[7] = 1                         
                                                              |                                                              
Net: soc/la_iena[121]                                         |Net: \mask_rev[6]                                             
  mgmt_core_wrapper/la_iena[121] = 1                          |  housekeeping/mask_rev_in[6] = 1                             
  mgmt_protect/la_iena_mprj[121] = 1                          |  user_id_programming/mask_rev[6] = 1                         
                                                              |                                                              
Net: soc/la_iena[122]                                         |Net: \mask_rev[5]                                             
  mgmt_core_wrapper/la_iena[122] = 1                          |  housekeeping/mask_rev_in[5] = 1                             
  mgmt_protect/la_iena_mprj[122] = 1                          |  user_id_programming/mask_rev[5] = 1                         
                                                              |                                                              
Net: soc/la_iena[123]                                         |Net: \mask_rev[4]                                             
  mgmt_core_wrapper/la_iena[123] = 1                          |  housekeeping/mask_rev_in[4] = 1                             
  mgmt_protect/la_iena_mprj[123] = 1                          |  user_id_programming/mask_rev[4] = 1                         
                                                              |                                                              
Net: soc/la_iena[124]                                         |Net: \mask_rev[3]                                             
  mgmt_core_wrapper/la_iena[124] = 1                          |  housekeeping/mask_rev_in[3] = 1                             
  mgmt_protect/la_iena_mprj[124] = 1                          |  user_id_programming/mask_rev[3] = 1                         
                                                              |                                                              
Net: soc/la_iena[125]                                         |Net: \mask_rev[2]                                             
  mgmt_core_wrapper/la_iena[125] = 1                          |  housekeeping/mask_rev_in[2] = 1                             
  mgmt_protect/la_iena_mprj[125] = 1                          |  user_id_programming/mask_rev[2] = 1                         
                                                              |                                                              
Net: soc/la_iena[126]                                         |Net: \mask_rev[1]                                             
  mgmt_core_wrapper/la_iena[126] = 1                          |  housekeeping/mask_rev_in[1] = 1                             
  mgmt_protect/la_iena_mprj[126] = 1                          |  user_id_programming/mask_rev[1] = 1                         
                                                              |                                                              
Net: soc/la_iena[127]                                         |Net: \mask_rev[0]                                             
  mgmt_core_wrapper/la_iena[127] = 1                          |  housekeeping/mask_rev_in[0] = 1                             
  mgmt_protect/la_iena_mprj[127] = 1                          |  user_id_programming/mask_rev[0] = 1                         
                                                              |                                                              
Net: soc/la_iena[12]                                          |Net: flash_clk_frame                                          
  mgmt_core_wrapper/la_iena[12] = 1                           |  housekeeping/pad_flash_clk = 1                              
  mgmt_protect/la_iena_mprj[12] = 1                           |  chip_io/flash_clk_core = 1                                  
                                                              |                                                              
Net: soc/la_iena[13]                                          |Net: flash_clk_oeb                                            
  mgmt_core_wrapper/la_iena[13] = 1                           |  housekeeping/pad_flash_clk_oeb = 1                          
  mgmt_protect/la_iena_mprj[13] = 1                           |  chip_io/flash_clk_oeb_core = 1                              
                                                              |                                                              
Net: soc/la_iena[14]                                          |Net: flash_csb_frame                                          
  mgmt_core_wrapper/la_iena[14] = 1                           |  housekeeping/pad_flash_csb = 1                              
  mgmt_protect/la_iena_mprj[14] = 1                           |  chip_io/flash_csb_core = 1                                  
                                                              |                                                              
Net: soc/la_iena[15]                                          |Net: flash_csb_oeb                                            
  mgmt_core_wrapper/la_iena[15] = 1                           |  housekeeping/pad_flash_csb_oeb = 1                          
  mgmt_protect/la_iena_mprj[15] = 1                           |  chip_io/flash_csb_oeb_core = 1                              
                                                              |                                                              
Net: soc/la_iena[16]                                          |Net: flash_io0_di                                             
  mgmt_core_wrapper/la_iena[16] = 1                           |  housekeeping/pad_flash_io0_di = 1                           
  mgmt_protect/la_iena_mprj[16] = 1                           |  chip_io/flash_io0_di_core = 1                               
                                                              |                                                              
Net: soc/la_iena[17]                                          |Net: flash_io0_do                                             
  mgmt_core_wrapper/la_iena[17] = 1                           |  housekeeping/pad_flash_io0_do = 1                           
  mgmt_protect/la_iena_mprj[17] = 1                           |  chip_io/flash_io0_do_core = 1                               
                                                              |                                                              
Net: soc/la_iena[18]                                          |Net: flash_io0_ieb                                            
  mgmt_core_wrapper/la_iena[18] = 1                           |  housekeeping/pad_flash_io0_ieb = 1                          
  mgmt_protect/la_iena_mprj[18] = 1                           |  chip_io/flash_io0_ieb_core = 1                              
                                                              |                                                              
Net: soc/la_iena[19]                                          |Net: flash_io0_oeb                                            
  mgmt_core_wrapper/la_iena[19] = 1                           |  housekeeping/pad_flash_io0_oeb = 1                          
  mgmt_protect/la_iena_mprj[19] = 1                           |  chip_io/flash_io0_oeb_core = 1                              
                                                              |                                                              
Net: soc/la_iena[1]                                           |Net: flash_io1_di                                             
  mgmt_core_wrapper/la_iena[1] = 1                            |  housekeeping/pad_flash_io1_di = 1                           
  mgmt_protect/la_iena_mprj[1] = 1                            |  chip_io/flash_io1_di_core = 1                               
                                                              |                                                              
Net: soc/la_iena[20]                                          |Net: flash_io1_do                                             
  mgmt_core_wrapper/la_iena[20] = 1                           |  housekeeping/pad_flash_io1_do = 1                           
  mgmt_protect/la_iena_mprj[20] = 1                           |  chip_io/flash_io1_do_core = 1                               
                                                              |                                                              
Net: soc/la_iena[21]                                          |Net: flash_io1_ieb                                            
  mgmt_core_wrapper/la_iena[21] = 1                           |  housekeeping/pad_flash_io1_ieb = 1                          
  mgmt_protect/la_iena_mprj[21] = 1                           |  chip_io/flash_io1_ieb_core = 1                              
                                                              |                                                              
Net: soc/la_iena[22]                                          |Net: flash_io1_oeb                                            
  mgmt_core_wrapper/la_iena[22] = 1                           |  housekeeping/pad_flash_io1_oeb = 1                          
  mgmt_protect/la_iena_mprj[22] = 1                           |  chip_io/flash_io1_oeb_core = 1                              
                                                              |                                                              
Net: soc/la_iena[23]                                          |Net: spi_pll_dco_ena                                          
  mgmt_core_wrapper/la_iena[23] = 1                           |  housekeeping/pll_dco_ena = 1                                
  mgmt_protect/la_iena_mprj[23] = 1                           |  digital_pll/dco = 1                                         
                                                              |                                                              
Net: soc/la_iena[24]                                          |Net: \spi_pll_div[4]                                          
  mgmt_core_wrapper/la_iena[24] = 1                           |  housekeeping/pll_div[4] = 1                                 
  mgmt_protect/la_iena_mprj[24] = 1                           |  digital_pll/div[4] = 1                                      
                                                              |                                                              
Net: soc/la_iena[25]                                          |Net: \spi_pll_div[3]                                          
  mgmt_core_wrapper/la_iena[25] = 1                           |  housekeeping/pll_div[3] = 1                                 
  mgmt_protect/la_iena_mprj[25] = 1                           |  digital_pll/div[3] = 1                                      
                                                              |                                                              
Net: soc/la_iena[26]                                          |Net: \spi_pll_div[2]                                          
  mgmt_core_wrapper/la_iena[26] = 1                           |  housekeeping/pll_div[2] = 1                                 
  mgmt_protect/la_iena_mprj[26] = 1                           |  digital_pll/div[2] = 1                                      
                                                              |                                                              
Net: soc/la_iena[27]                                          |Net: \spi_pll_div[1]                                          
  mgmt_core_wrapper/la_iena[27] = 1                           |  housekeeping/pll_div[1] = 1                                 
  mgmt_protect/la_iena_mprj[27] = 1                           |  digital_pll/div[1] = 1                                      
                                                              |                                                              
Net: soc/la_iena[28]                                          |Net: \spi_pll_div[0]                                          
  mgmt_core_wrapper/la_iena[28] = 1                           |  housekeeping/pll_div[0] = 1                                 
  mgmt_protect/la_iena_mprj[28] = 1                           |  digital_pll/div[0] = 1                                      
                                                              |                                                              
Net: soc/la_iena[29]                                          |Net: spi_pll_ena                                              
  mgmt_core_wrapper/la_iena[29] = 1                           |  housekeeping/pll_ena = 1                                    
  mgmt_protect/la_iena_mprj[29] = 1                           |  digital_pll/enable = 1                                      
                                                              |                                                              
Net: soc/la_iena[2]                                           |Net: \spi_pll_trim[25]                                        
  mgmt_core_wrapper/la_iena[2] = 1                            |  housekeeping/pll_trim[25] = 1                               
  mgmt_protect/la_iena_mprj[2] = 1                            |  digital_pll/ext_trim[25] = 1                                
                                                              |                                                              
Net: soc/la_iena[30]                                          |Net: \spi_pll_trim[24]                                        
  mgmt_core_wrapper/la_iena[30] = 1                           |  housekeeping/pll_trim[24] = 1                               
  mgmt_protect/la_iena_mprj[30] = 1                           |  digital_pll/ext_trim[24] = 1                                
                                                              |                                                              
Net: soc/la_iena[31]                                          |Net: \spi_pll_trim[23]                                        
  mgmt_core_wrapper/la_iena[31] = 1                           |  housekeeping/pll_trim[23] = 1                               
  mgmt_protect/la_iena_mprj[31] = 1                           |  digital_pll/ext_trim[23] = 1                                
                                                              |                                                              
Net: soc/la_iena[32]                                          |Net: \spi_pll_trim[22]                                        
  mgmt_core_wrapper/la_iena[32] = 1                           |  housekeeping/pll_trim[22] = 1                               
  mgmt_protect/la_iena_mprj[32] = 1                           |  digital_pll/ext_trim[22] = 1                                
                                                              |                                                              
Net: soc/la_iena[33]                                          |Net: \spi_pll_trim[21]                                        
  mgmt_core_wrapper/la_iena[33] = 1                           |  housekeeping/pll_trim[21] = 1                               
  mgmt_protect/la_iena_mprj[33] = 1                           |  digital_pll/ext_trim[21] = 1                                
                                                              |                                                              
Net: soc/la_iena[34]                                          |Net: \spi_pll_trim[20]                                        
  mgmt_core_wrapper/la_iena[34] = 1                           |  housekeeping/pll_trim[20] = 1                               
  mgmt_protect/la_iena_mprj[34] = 1                           |  digital_pll/ext_trim[20] = 1                                
                                                              |                                                              
Net: soc/la_iena[35]                                          |Net: \spi_pll_trim[19]                                        
  mgmt_core_wrapper/la_iena[35] = 1                           |  housekeeping/pll_trim[19] = 1                               
  mgmt_protect/la_iena_mprj[35] = 1                           |  digital_pll/ext_trim[19] = 1                                
                                                              |                                                              
Net: soc/la_iena[36]                                          |Net: \spi_pll_trim[18]                                        
  mgmt_core_wrapper/la_iena[36] = 1                           |  housekeeping/pll_trim[18] = 1                               
  mgmt_protect/la_iena_mprj[36] = 1                           |  digital_pll/ext_trim[18] = 1                                
                                                              |                                                              
Net: soc/la_iena[37]                                          |Net: \spi_pll_trim[17]                                        
  mgmt_core_wrapper/la_iena[37] = 1                           |  housekeeping/pll_trim[17] = 1                               
  mgmt_protect/la_iena_mprj[37] = 1                           |  digital_pll/ext_trim[17] = 1                                
                                                              |                                                              
Net: soc/la_iena[38]                                          |Net: \spi_pll_trim[16]                                        
  mgmt_core_wrapper/la_iena[38] = 1                           |  housekeeping/pll_trim[16] = 1                               
  mgmt_protect/la_iena_mprj[38] = 1                           |  digital_pll/ext_trim[16] = 1                                
                                                              |                                                              
Net: soc/la_iena[39]                                          |Net: \spi_pll_trim[15]                                        
  mgmt_core_wrapper/la_iena[39] = 1                           |  housekeeping/pll_trim[15] = 1                               
  mgmt_protect/la_iena_mprj[39] = 1                           |  digital_pll/ext_trim[15] = 1                                
                                                              |                                                              
Net: soc/la_iena[3]                                           |Net: \spi_pll_trim[14]                                        
  mgmt_core_wrapper/la_iena[3] = 1                            |  housekeeping/pll_trim[14] = 1                               
  mgmt_protect/la_iena_mprj[3] = 1                            |  digital_pll/ext_trim[14] = 1                                
                                                              |                                                              
Net: soc/la_iena[40]                                          |Net: \spi_pll_trim[13]                                        
  mgmt_core_wrapper/la_iena[40] = 1                           |  housekeeping/pll_trim[13] = 1                               
  mgmt_protect/la_iena_mprj[40] = 1                           |  digital_pll/ext_trim[13] = 1                                
                                                              |                                                              
Net: soc/la_iena[41]                                          |Net: \spi_pll_trim[12]                                        
  mgmt_core_wrapper/la_iena[41] = 1                           |  housekeeping/pll_trim[12] = 1                               
  mgmt_protect/la_iena_mprj[41] = 1                           |  digital_pll/ext_trim[12] = 1                                
                                                              |                                                              
Net: soc/la_iena[42]                                          |Net: \spi_pll_trim[11]                                        
  mgmt_core_wrapper/la_iena[42] = 1                           |  housekeeping/pll_trim[11] = 1                               
  mgmt_protect/la_iena_mprj[42] = 1                           |  digital_pll/ext_trim[11] = 1                                
                                                              |                                                              
Net: soc/la_iena[43]                                          |Net: \spi_pll_trim[10]                                        
  mgmt_core_wrapper/la_iena[43] = 1                           |  housekeeping/pll_trim[10] = 1                               
  mgmt_protect/la_iena_mprj[43] = 1                           |  digital_pll/ext_trim[10] = 1                                
                                                              |                                                              
Net: soc/la_iena[44]                                          |Net: \spi_pll_trim[9]                                         
  mgmt_core_wrapper/la_iena[44] = 1                           |  housekeeping/pll_trim[9] = 1                                
  mgmt_protect/la_iena_mprj[44] = 1                           |  digital_pll/ext_trim[9] = 1                                 
                                                              |                                                              
Net: soc/la_iena[45]                                          |Net: \spi_pll_trim[8]                                         
  mgmt_core_wrapper/la_iena[45] = 1                           |  housekeeping/pll_trim[8] = 1                                
  mgmt_protect/la_iena_mprj[45] = 1                           |  digital_pll/ext_trim[8] = 1                                 
                                                              |                                                              
Net: soc/la_iena[46]                                          |Net: \spi_pll_trim[7]                                         
  mgmt_core_wrapper/la_iena[46] = 1                           |  housekeeping/pll_trim[7] = 1                                
  mgmt_protect/la_iena_mprj[46] = 1                           |  digital_pll/ext_trim[7] = 1                                 
                                                              |                                                              
Net: soc/la_iena[47]                                          |Net: \spi_pll_trim[6]                                         
  mgmt_core_wrapper/la_iena[47] = 1                           |  housekeeping/pll_trim[6] = 1                                
  mgmt_protect/la_iena_mprj[47] = 1                           |  digital_pll/ext_trim[6] = 1                                 
                                                              |                                                              
Net: soc/la_iena[48]                                          |Net: \spi_pll_trim[5]                                         
  mgmt_core_wrapper/la_iena[48] = 1                           |  housekeeping/pll_trim[5] = 1                                
  mgmt_protect/la_iena_mprj[48] = 1                           |  digital_pll/ext_trim[5] = 1                                 
                                                              |                                                              
Net: soc/la_iena[49]                                          |Net: \spi_pll_trim[4]                                         
  mgmt_core_wrapper/la_iena[49] = 1                           |  housekeeping/pll_trim[4] = 1                                
  mgmt_protect/la_iena_mprj[49] = 1                           |  digital_pll/ext_trim[4] = 1                                 
                                                              |                                                              
Net: soc/la_iena[4]                                           |Net: \spi_pll_trim[3]                                         
  mgmt_core_wrapper/la_iena[4] = 1                            |  housekeeping/pll_trim[3] = 1                                
  mgmt_protect/la_iena_mprj[4] = 1                            |  digital_pll/ext_trim[3] = 1                                 
                                                              |                                                              
Net: soc/la_iena[50]                                          |Net: \spi_pll_trim[2]                                         
  mgmt_core_wrapper/la_iena[50] = 1                           |  housekeeping/pll_trim[2] = 1                                
  mgmt_protect/la_iena_mprj[50] = 1                           |  digital_pll/ext_trim[2] = 1                                 
                                                              |                                                              
Net: soc/la_iena[51]                                          |Net: \spi_pll_trim[1]                                         
  mgmt_core_wrapper/la_iena[51] = 1                           |  housekeeping/pll_trim[1] = 1                                
  mgmt_protect/la_iena_mprj[51] = 1                           |  digital_pll/ext_trim[1] = 1                                 
                                                              |                                                              
Net: soc/la_iena[52]                                          |Net: \spi_pll_trim[0]                                         
  mgmt_core_wrapper/la_iena[52] = 1                           |  housekeeping/pll_trim[0] = 1                                
  mgmt_protect/la_iena_mprj[52] = 1                           |  digital_pll/ext_trim[0] = 1                                 
                                                              |                                                              
Net: soc/la_iena[53]                                          |Net: porb_l                                                   
  mgmt_core_wrapper/la_iena[53] = 1                           |  housekeeping/porb = 1                                       
  mgmt_protect/la_iena_mprj[53] = 1                           |  simple_por/porb_l = 1                                       
                                                              |                                                              
Net: soc/la_iena[54]                                          |Net: qspi_enabled                                             
  mgmt_core_wrapper/la_iena[54] = 1                           |  housekeeping/qspi_enabled = 1                               
  mgmt_protect/la_iena_mprj[54] = 1                           |  mgmt_core_wrapper/qspi_enabled = 1                          
                                                              |                                                              
Net: soc/la_iena[55]                                          |Net: ser_rx                                                   
  mgmt_core_wrapper/la_iena[55] = 1                           |  housekeeping/ser_rx = 1                                     
  mgmt_protect/la_iena_mprj[55] = 1                           |  mgmt_core_wrapper/ser_rx = 1                                
                                                              |                                                              
Net: soc/la_iena[56]                                          |Net: ser_tx                                                   
  mgmt_core_wrapper/la_iena[56] = 1                           |  housekeeping/ser_tx = 1                                     
  mgmt_protect/la_iena_mprj[56] = 1                           |  mgmt_core_wrapper/ser_tx = 1                                
                                                              |                                                              
Net: soc/la_iena[57]                                          |Net: spi_csb                                                  
  mgmt_core_wrapper/la_iena[57] = 1                           |  housekeeping/spi_csb = 1                                    
  mgmt_protect/la_iena_mprj[57] = 1                           |  mgmt_core_wrapper/spi_csb = 1                               
                                                              |                                                              
Net: soc/la_iena[58]                                          |Net: spi_enabled                                              
  mgmt_core_wrapper/la_iena[58] = 1                           |  housekeeping/spi_enabled = 1                                
  mgmt_protect/la_iena_mprj[58] = 1                           |  mgmt_core_wrapper/spi_enabled = 1                           
                                                              |                                                              
Net: soc/la_iena[59]                                          |Net: spi_sck                                                  
  mgmt_core_wrapper/la_iena[59] = 1                           |  housekeeping/spi_sck = 1                                    
  mgmt_protect/la_iena_mprj[59] = 1                           |  mgmt_core_wrapper/spi_sck = 1                               
                                                              |                                                              
Net: soc/la_iena[5]                                           |Net: spi_sdi                                                  
  mgmt_core_wrapper/la_iena[5] = 1                            |  housekeeping/spi_sdi = 1                                    
  mgmt_protect/la_iena_mprj[5] = 1                            |  mgmt_core_wrapper/spi_sdi = 1                               
                                                              |                                                              
Net: soc/la_iena[60]                                          |Net: spi_sdo                                                  
  mgmt_core_wrapper/la_iena[60] = 1                           |  housekeeping/spi_sdo = 1                                    
  mgmt_protect/la_iena_mprj[60] = 1                           |  mgmt_core_wrapper/spi_sdo = 1                               
                                                              |                                                              
Net: soc/la_iena[61]                                          |Net: spi_sdoenb                                               
  mgmt_core_wrapper/la_iena[61] = 1                           |  housekeeping/spi_sdoenb = 1                                 
  mgmt_protect/la_iena_mprj[61] = 1                           |  mgmt_core_wrapper/spi_sdoenb = 1                            
                                                              |                                                              
Net: soc/la_iena[62]                                          |Net: flash_clk_core                                           
  mgmt_core_wrapper/la_iena[62] = 1                           |  housekeeping/spimemio_flash_clk = 1                         
  mgmt_protect/la_iena_mprj[62] = 1                           |  mgmt_core_wrapper/flash_clk = 1                             
                                                              |                                                              
Net: soc/la_iena[63]                                          |Net: flash_csb_core                                           
  mgmt_core_wrapper/la_iena[63] = 1                           |  housekeeping/spimemio_flash_csb = 1                         
  mgmt_protect/la_iena_mprj[63] = 1                           |  mgmt_core_wrapper/flash_csb = 1                             
                                                              |                                                              
Net: soc/la_iena[64]                                          |Net: flash_io0_di_core                                        
  mgmt_core_wrapper/la_iena[64] = 1                           |  housekeeping/spimemio_flash_io0_di = 1                      
  mgmt_protect/la_iena_mprj[64] = 1                           |  mgmt_core_wrapper/flash_io0_di = 1                          
                                                              |                                                              
Net: soc/la_iena[65]                                          |Net: flash_io0_do_core                                        
  mgmt_core_wrapper/la_iena[65] = 1                           |  housekeeping/spimemio_flash_io0_do = 1                      
  mgmt_protect/la_iena_mprj[65] = 1                           |  mgmt_core_wrapper/flash_io0_do = 1                          
                                                              |                                                              
Net: soc/la_iena[66]                                          |Net: flash_io0_oeb_core                                       
  mgmt_core_wrapper/la_iena[66] = 1                           |  housekeeping/spimemio_flash_io0_oeb = 1                     
  mgmt_protect/la_iena_mprj[66] = 1                           |  mgmt_core_wrapper/flash_io0_oeb = 1                         
                                                              |                                                              
Net: soc/la_iena[67]                                          |Net: flash_io1_di_core                                        
  mgmt_core_wrapper/la_iena[67] = 1                           |  housekeeping/spimemio_flash_io1_di = 1                      
  mgmt_protect/la_iena_mprj[67] = 1                           |  mgmt_core_wrapper/flash_io1_di = 1                          
                                                              |                                                              
Net: soc/la_iena[68]                                          |Net: flash_io1_do_core                                        
  mgmt_core_wrapper/la_iena[68] = 1                           |  housekeeping/spimemio_flash_io1_do = 1                      
  mgmt_protect/la_iena_mprj[68] = 1                           |  mgmt_core_wrapper/flash_io1_do = 1                          
                                                              |                                                              
Net: soc/la_iena[69]                                          |Net: flash_io1_oeb_core                                       
  mgmt_core_wrapper/la_iena[69] = 1                           |  housekeeping/spimemio_flash_io1_oeb = 1                     
  mgmt_protect/la_iena_mprj[69] = 1                           |  mgmt_core_wrapper/flash_io1_oeb = 1                         
                                                              |                                                              
Net: soc/la_iena[6]                                           |Net: flash_io2_di_core                                        
  mgmt_core_wrapper/la_iena[6] = 1                            |  housekeeping/spimemio_flash_io2_di = 1                      
  mgmt_protect/la_iena_mprj[6] = 1                            |  mgmt_core_wrapper/flash_io2_di = 1                          
                                                              |                                                              
Net: soc/la_iena[70]                                          |Net: flash_io2_do_core                                        
  mgmt_core_wrapper/la_iena[70] = 1                           |  housekeeping/spimemio_flash_io2_do = 1                      
  mgmt_protect/la_iena_mprj[70] = 1                           |  mgmt_core_wrapper/flash_io2_do = 1                          
                                                              |                                                              
Net: soc/la_iena[71]                                          |Net: flash_io2_oeb_core                                       
  mgmt_core_wrapper/la_iena[71] = 1                           |  housekeeping/spimemio_flash_io2_oeb = 1                     
  mgmt_protect/la_iena_mprj[71] = 1                           |  mgmt_core_wrapper/flash_io2_oeb = 1                         
                                                              |                                                              
Net: soc/la_iena[72]                                          |Net: flash_io3_di_core                                        
  mgmt_core_wrapper/la_iena[72] = 1                           |  housekeeping/spimemio_flash_io3_di = 1                      
  mgmt_protect/la_iena_mprj[72] = 1                           |  mgmt_core_wrapper/flash_io3_di = 1                          
                                                              |                                                              
Net: soc/la_iena[73]                                          |Net: flash_io3_do_core                                        
  mgmt_core_wrapper/la_iena[73] = 1                           |  housekeeping/spimemio_flash_io3_do = 1                      
  mgmt_protect/la_iena_mprj[73] = 1                           |  mgmt_core_wrapper/flash_io3_do = 1                          
                                                              |                                                              
Net: soc/la_iena[74]                                          |Net: flash_io3_oeb_core                                       
  mgmt_core_wrapper/la_iena[74] = 1                           |  housekeeping/spimemio_flash_io3_oeb = 1                     
  mgmt_protect/la_iena_mprj[74] = 1                           |  mgmt_core_wrapper/flash_io3_oeb = 1                         
                                                              |                                                              
Net: soc/la_iena[75]                                          |Net: \hkspi_sram_addr[7]                                      
  mgmt_core_wrapper/la_iena[75] = 1                           |  housekeeping/sram_ro_addr[7] = 1                            
  mgmt_protect/la_iena_mprj[75] = 1                           |  mgmt_core_wrapper/sram_ro_addr[7] = 1                       
                                                              |                                                              
Net: soc/la_iena[76]                                          |Net: \hkspi_sram_addr[6]                                      
  mgmt_core_wrapper/la_iena[76] = 1                           |  housekeeping/sram_ro_addr[6] = 1                            
  mgmt_protect/la_iena_mprj[76] = 1                           |  mgmt_core_wrapper/sram_ro_addr[6] = 1                       
                                                              |                                                              
Net: soc/la_iena[77]                                          |Net: \hkspi_sram_addr[5]                                      
  mgmt_core_wrapper/la_iena[77] = 1                           |  housekeeping/sram_ro_addr[5] = 1                            
  mgmt_protect/la_iena_mprj[77] = 1                           |  mgmt_core_wrapper/sram_ro_addr[5] = 1                       
                                                              |                                                              
Net: soc/la_iena[78]                                          |Net: \hkspi_sram_addr[4]                                      
  mgmt_core_wrapper/la_iena[78] = 1                           |  housekeeping/sram_ro_addr[4] = 1                            
  mgmt_protect/la_iena_mprj[78] = 1                           |  mgmt_core_wrapper/sram_ro_addr[4] = 1                       
                                                              |                                                              
Net: soc/la_iena[79]                                          |Net: \hkspi_sram_addr[3]                                      
  mgmt_core_wrapper/la_iena[79] = 1                           |  housekeeping/sram_ro_addr[3] = 1                            
  mgmt_protect/la_iena_mprj[79] = 1                           |  mgmt_core_wrapper/sram_ro_addr[3] = 1                       
                                                              |                                                              
Net: soc/la_iena[7]                                           |Net: \hkspi_sram_addr[2]                                      
  mgmt_core_wrapper/la_iena[7] = 1                            |  housekeeping/sram_ro_addr[2] = 1                            
  mgmt_protect/la_iena_mprj[7] = 1                            |  mgmt_core_wrapper/sram_ro_addr[2] = 1                       
                                                              |                                                              
Net: soc/la_iena[80]                                          |Net: \hkspi_sram_addr[1]                                      
  mgmt_core_wrapper/la_iena[80] = 1                           |  housekeeping/sram_ro_addr[1] = 1                            
  mgmt_protect/la_iena_mprj[80] = 1                           |  mgmt_core_wrapper/sram_ro_addr[1] = 1                       
                                                              |                                                              
Net: soc/la_iena[81]                                          |Net: \hkspi_sram_addr[0]                                      
  mgmt_core_wrapper/la_iena[81] = 1                           |  housekeeping/sram_ro_addr[0] = 1                            
  mgmt_protect/la_iena_mprj[81] = 1                           |  mgmt_core_wrapper/sram_ro_addr[0] = 1                       
                                                              |                                                              
Net: soc/la_iena[82]                                          |Net: hkspi_sram_clk                                           
  mgmt_core_wrapper/la_iena[82] = 1                           |  housekeeping/sram_ro_clk = 1                                
  mgmt_protect/la_iena_mprj[82] = 1                           |  mgmt_core_wrapper/sram_ro_clk = 1                           
                                                              |                                                              
Net: soc/la_iena[83]                                          |Net: hkspi_sram_csb                                           
  mgmt_core_wrapper/la_iena[83] = 1                           |  housekeeping/sram_ro_csb = 1                                
  mgmt_protect/la_iena_mprj[83] = 1                           |  mgmt_core_wrapper/sram_ro_csb = 1                           
                                                              |                                                              
Net: soc/la_iena[84]                                          |Net: \hkspi_sram_data[31]                                     
  mgmt_core_wrapper/la_iena[84] = 1                           |  housekeeping/sram_ro_data[31] = 1                           
  mgmt_protect/la_iena_mprj[84] = 1                           |  mgmt_core_wrapper/sram_ro_data[31] = 1                      
                                                              |                                                              
Net: soc/la_iena[85]                                          |Net: \hkspi_sram_data[30]                                     
  mgmt_core_wrapper/la_iena[85] = 1                           |  housekeeping/sram_ro_data[30] = 1                           
  mgmt_protect/la_iena_mprj[85] = 1                           |  mgmt_core_wrapper/sram_ro_data[30] = 1                      
                                                              |                                                              
Net: soc/la_iena[86]                                          |Net: \hkspi_sram_data[29]                                     
  mgmt_core_wrapper/la_iena[86] = 1                           |  housekeeping/sram_ro_data[29] = 1                           
  mgmt_protect/la_iena_mprj[86] = 1                           |  mgmt_core_wrapper/sram_ro_data[29] = 1                      
                                                              |                                                              
Net: soc/la_iena[87]                                          |Net: \hkspi_sram_data[28]                                     
  mgmt_core_wrapper/la_iena[87] = 1                           |  housekeeping/sram_ro_data[28] = 1                           
  mgmt_protect/la_iena_mprj[87] = 1                           |  mgmt_core_wrapper/sram_ro_data[28] = 1                      
                                                              |                                                              
Net: soc/la_iena[88]                                          |Net: \hkspi_sram_data[27]                                     
  mgmt_core_wrapper/la_iena[88] = 1                           |  housekeeping/sram_ro_data[27] = 1                           
  mgmt_protect/la_iena_mprj[88] = 1                           |  mgmt_core_wrapper/sram_ro_data[27] = 1                      
                                                              |                                                              
Net: soc/la_iena[89]                                          |Net: \hkspi_sram_data[26]                                     
  mgmt_core_wrapper/la_iena[89] = 1                           |  housekeeping/sram_ro_data[26] = 1                           
  mgmt_protect/la_iena_mprj[89] = 1                           |  mgmt_core_wrapper/sram_ro_data[26] = 1                      
                                                              |                                                              
Net: soc/la_iena[8]                                           |Net: \hkspi_sram_data[25]                                     
  mgmt_core_wrapper/la_iena[8] = 1                            |  housekeeping/sram_ro_data[25] = 1                           
  mgmt_protect/la_iena_mprj[8] = 1                            |  mgmt_core_wrapper/sram_ro_data[25] = 1                      
                                                              |                                                              
Net: soc/la_iena[90]                                          |Net: \hkspi_sram_data[24]                                     
  mgmt_core_wrapper/la_iena[90] = 1                           |  housekeeping/sram_ro_data[24] = 1                           
  mgmt_protect/la_iena_mprj[90] = 1                           |  mgmt_core_wrapper/sram_ro_data[24] = 1                      
                                                              |                                                              
Net: soc/la_iena[91]                                          |Net: \hkspi_sram_data[23]                                     
  mgmt_core_wrapper/la_iena[91] = 1                           |  housekeeping/sram_ro_data[23] = 1                           
  mgmt_protect/la_iena_mprj[91] = 1                           |  mgmt_core_wrapper/sram_ro_data[23] = 1                      
                                                              |                                                              
Net: soc/la_iena[92]                                          |Net: \hkspi_sram_data[22]                                     
  mgmt_core_wrapper/la_iena[92] = 1                           |  housekeeping/sram_ro_data[22] = 1                           
  mgmt_protect/la_iena_mprj[92] = 1                           |  mgmt_core_wrapper/sram_ro_data[22] = 1                      
                                                              |                                                              
Net: soc/la_iena[93]                                          |Net: \hkspi_sram_data[21]                                     
  mgmt_core_wrapper/la_iena[93] = 1                           |  housekeeping/sram_ro_data[21] = 1                           
  mgmt_protect/la_iena_mprj[93] = 1                           |  mgmt_core_wrapper/sram_ro_data[21] = 1                      
                                                              |                                                              
Net: soc/la_iena[94]                                          |Net: \hkspi_sram_data[20]                                     
  mgmt_core_wrapper/la_iena[94] = 1                           |  housekeeping/sram_ro_data[20] = 1                           
  mgmt_protect/la_iena_mprj[94] = 1                           |  mgmt_core_wrapper/sram_ro_data[20] = 1                      
                                                              |                                                              
Net: soc/la_iena[95]                                          |Net: \hkspi_sram_data[19]                                     
  mgmt_core_wrapper/la_iena[95] = 1                           |  housekeeping/sram_ro_data[19] = 1                           
  mgmt_protect/la_iena_mprj[95] = 1                           |  mgmt_core_wrapper/sram_ro_data[19] = 1                      
                                                              |                                                              
Net: soc/la_iena[96]                                          |Net: \hkspi_sram_data[18]                                     
  mgmt_core_wrapper/la_iena[96] = 1                           |  housekeeping/sram_ro_data[18] = 1                           
  mgmt_protect/la_iena_mprj[96] = 1                           |  mgmt_core_wrapper/sram_ro_data[18] = 1                      
                                                              |                                                              
Net: soc/la_iena[97]                                          |Net: \hkspi_sram_data[17]                                     
  mgmt_core_wrapper/la_iena[97] = 1                           |  housekeeping/sram_ro_data[17] = 1                           
  mgmt_protect/la_iena_mprj[97] = 1                           |  mgmt_core_wrapper/sram_ro_data[17] = 1                      
                                                              |                                                              
Net: soc/la_iena[98]                                          |Net: \hkspi_sram_data[16]                                     
  mgmt_core_wrapper/la_iena[98] = 1                           |  housekeeping/sram_ro_data[16] = 1                           
  mgmt_protect/la_iena_mprj[98] = 1                           |  mgmt_core_wrapper/sram_ro_data[16] = 1                      
                                                              |                                                              
Net: soc/la_iena[99]                                          |Net: \hkspi_sram_data[15]                                     
  mgmt_core_wrapper/la_iena[99] = 1                           |  housekeeping/sram_ro_data[15] = 1                           
  mgmt_protect/la_iena_mprj[99] = 1                           |  mgmt_core_wrapper/sram_ro_data[15] = 1                      
                                                              |                                                              
Net: soc/la_iena[9]                                           |Net: \hkspi_sram_data[14]                                     
  mgmt_core_wrapper/la_iena[9] = 1                            |  housekeeping/sram_ro_data[14] = 1                           
  mgmt_protect/la_iena_mprj[9] = 1                            |  mgmt_core_wrapper/sram_ro_data[14] = 1                      
                                                              |                                                              
Net: soc/la_input[0]                                          |Net: \hkspi_sram_data[13]                                     
  mgmt_core_wrapper/la_input[0] = 1                           |  housekeeping/sram_ro_data[13] = 1                           
  mgmt_protect/la_data_in_mprj[0] = 1                         |  mgmt_core_wrapper/sram_ro_data[13] = 1                      
                                                              |                                                              
Net: soc/la_input[100]                                        |Net: \hkspi_sram_data[12]                                     
  mgmt_core_wrapper/la_input[100] = 1                         |  housekeeping/sram_ro_data[12] = 1                           
  mgmt_protect/la_data_in_mprj[100] = 1                       |  mgmt_core_wrapper/sram_ro_data[12] = 1                      
                                                              |                                                              
Net: soc/la_input[101]                                        |Net: \hkspi_sram_data[11]                                     
  mgmt_core_wrapper/la_input[101] = 1                         |  housekeeping/sram_ro_data[11] = 1                           
  mgmt_protect/la_data_in_mprj[101] = 1                       |  mgmt_core_wrapper/sram_ro_data[11] = 1                      
                                                              |                                                              
Net: soc/la_input[102]                                        |Net: \hkspi_sram_data[10]                                     
  mgmt_core_wrapper/la_input[102] = 1                         |  housekeeping/sram_ro_data[10] = 1                           
  mgmt_protect/la_data_in_mprj[102] = 1                       |  mgmt_core_wrapper/sram_ro_data[10] = 1                      
                                                              |                                                              
Net: soc/la_input[103]                                        |Net: \hkspi_sram_data[9]                                      
  mgmt_core_wrapper/la_input[103] = 1                         |  housekeeping/sram_ro_data[9] = 1                            
  mgmt_protect/la_data_in_mprj[103] = 1                       |  mgmt_core_wrapper/sram_ro_data[9] = 1                       
                                                              |                                                              
Net: soc/la_input[104]                                        |Net: \hkspi_sram_data[8]                                      
  mgmt_core_wrapper/la_input[104] = 1                         |  housekeeping/sram_ro_data[8] = 1                            
  mgmt_protect/la_data_in_mprj[104] = 1                       |  mgmt_core_wrapper/sram_ro_data[8] = 1                       
                                                              |                                                              
Net: soc/la_input[105]                                        |Net: \hkspi_sram_data[7]                                      
  mgmt_core_wrapper/la_input[105] = 1                         |  housekeeping/sram_ro_data[7] = 1                            
  mgmt_protect/la_data_in_mprj[105] = 1                       |  mgmt_core_wrapper/sram_ro_data[7] = 1                       
                                                              |                                                              
Net: soc/la_input[106]                                        |Net: \hkspi_sram_data[6]                                      
  mgmt_core_wrapper/la_input[106] = 1                         |  housekeeping/sram_ro_data[6] = 1                            
  mgmt_protect/la_data_in_mprj[106] = 1                       |  mgmt_core_wrapper/sram_ro_data[6] = 1                       
                                                              |                                                              
Net: soc/la_input[107]                                        |Net: \hkspi_sram_data[5]                                      
  mgmt_core_wrapper/la_input[107] = 1                         |  housekeeping/sram_ro_data[5] = 1                            
  mgmt_protect/la_data_in_mprj[107] = 1                       |  mgmt_core_wrapper/sram_ro_data[5] = 1                       
                                                              |                                                              
Net: soc/la_input[108]                                        |Net: \hkspi_sram_data[4]                                      
  mgmt_core_wrapper/la_input[108] = 1                         |  housekeeping/sram_ro_data[4] = 1                            
  mgmt_protect/la_data_in_mprj[108] = 1                       |  mgmt_core_wrapper/sram_ro_data[4] = 1                       
                                                              |                                                              
Net: soc/la_input[109]                                        |Net: \hkspi_sram_data[3]                                      
  mgmt_core_wrapper/la_input[109] = 1                         |  housekeeping/sram_ro_data[3] = 1                            
  mgmt_protect/la_data_in_mprj[109] = 1                       |  mgmt_core_wrapper/sram_ro_data[3] = 1                       
                                                              |                                                              
Net: soc/la_input[10]                                         |Net: \hkspi_sram_data[2]                                      
  mgmt_core_wrapper/la_input[10] = 1                          |  housekeeping/sram_ro_data[2] = 1                            
  mgmt_protect/la_data_in_mprj[10] = 1                        |  mgmt_core_wrapper/sram_ro_data[2] = 1                       
                                                              |                                                              
Net: soc/la_input[110]                                        |Net: \hkspi_sram_data[1]                                      
  mgmt_core_wrapper/la_input[110] = 1                         |  housekeeping/sram_ro_data[1] = 1                            
  mgmt_protect/la_data_in_mprj[110] = 1                       |  mgmt_core_wrapper/sram_ro_data[1] = 1                       
                                                              |                                                              
Net: soc/la_input[111]                                        |Net: \hkspi_sram_data[0]                                      
  mgmt_core_wrapper/la_input[111] = 1                         |  housekeeping/sram_ro_data[0] = 1                            
  mgmt_protect/la_data_in_mprj[111] = 1                       |  mgmt_core_wrapper/sram_ro_data[0] = 1                       
                                                              |                                                              
Net: soc/la_input[112]                                        |Net: trap                                                     
  mgmt_core_wrapper/la_input[112] = 1                         |  housekeeping/trap = 1                                       
  mgmt_protect/la_data_in_mprj[112] = 1                       |  mgmt_core_wrapper/trap = 1                                  
                                                              |                                                              
Net: soc/la_input[113]                                        |Net: uart_enabled                                             
  mgmt_core_wrapper/la_input[113] = 1                         |  housekeeping/uart_enabled = 1                               
  mgmt_protect/la_data_in_mprj[113] = 1                       |  mgmt_core_wrapper/uart_enabled = 1                          
                                                              |                                                              
Net: soc/la_input[114]                                        |Net: mprj_vcc_pwrgood                                         
  mgmt_core_wrapper/la_input[114] = 1                         |  housekeeping/usr1_vcc_pwrgood = 1                           
  mgmt_protect/la_data_in_mprj[114] = 1                       |  mgmt_protect/user1_vcc_powergood = 1                        
                                                              |                                                              
Net: soc/la_input[115]                                        |Net: mprj_vdd_pwrgood                                         
  mgmt_core_wrapper/la_input[115] = 1                         |  housekeeping/usr1_vdd_pwrgood = 1                           
  mgmt_protect/la_data_in_mprj[115] = 1                       |  mgmt_protect/user1_vdd_powergood = 1                        
                                                              |                                                              
Net: soc/la_input[116]                                        |Net: mprj2_vcc_pwrgood                                        
  mgmt_core_wrapper/la_input[116] = 1                         |  housekeeping/usr2_vcc_pwrgood = 1                           
  mgmt_protect/la_data_in_mprj[116] = 1                       |  mgmt_protect/user2_vcc_powergood = 1                        
                                                              |                                                              
Net: soc/la_input[117]                                        |Net: mprj2_vdd_pwrgood                                        
  mgmt_core_wrapper/la_input[117] = 1                         |  housekeeping/usr2_vdd_pwrgood = 1                           
  mgmt_protect/la_data_in_mprj[117] = 1                       |  mgmt_protect/user2_vdd_powergood = 1                        
                                                              |                                                              
Net: soc/la_input[118]                                        |Net: hk_ack_i                                                 
  mgmt_core_wrapper/la_input[118] = 1                         |  housekeeping/wb_ack_o = 1                                   
  mgmt_protect/la_data_in_mprj[118] = 1                       |  mgmt_core_wrapper/hk_ack_i = 1                              
                                                              |                                                              
Net: soc/la_input[119]                                        |Net: hk_cyc_o                                                 
  mgmt_core_wrapper/la_input[119] = 1                         |  housekeeping/wb_cyc_i = 1                                   
  mgmt_protect/la_data_in_mprj[119] = 1                       |  mgmt_core_wrapper/hk_cyc_o = 1                              
                                                              |                                                              
Net: soc/la_input[11]                                         |Net: \hk_dat_i[31]                                            
  mgmt_core_wrapper/la_input[11] = 1                          |  housekeeping/wb_dat_o[31] = 1                               
  mgmt_protect/la_data_in_mprj[11] = 1                        |  mgmt_core_wrapper/hk_dat_i[31] = 1                          
                                                              |                                                              
Net: soc/la_input[120]                                        |Net: \hk_dat_i[30]                                            
  mgmt_core_wrapper/la_input[120] = 1                         |  housekeeping/wb_dat_o[30] = 1                               
  mgmt_protect/la_data_in_mprj[120] = 1                       |  mgmt_core_wrapper/hk_dat_i[30] = 1                          
                                                              |                                                              
Net: soc/la_input[121]                                        |Net: \hk_dat_i[29]                                            
  mgmt_core_wrapper/la_input[121] = 1                         |  housekeeping/wb_dat_o[29] = 1                               
  mgmt_protect/la_data_in_mprj[121] = 1                       |  mgmt_core_wrapper/hk_dat_i[29] = 1                          
                                                              |                                                              
Net: soc/la_input[122]                                        |Net: \hk_dat_i[28]                                            
  mgmt_core_wrapper/la_input[122] = 1                         |  housekeeping/wb_dat_o[28] = 1                               
  mgmt_protect/la_data_in_mprj[122] = 1                       |  mgmt_core_wrapper/hk_dat_i[28] = 1                          
                                                              |                                                              
Net: soc/la_input[123]                                        |Net: \hk_dat_i[27]                                            
  mgmt_core_wrapper/la_input[123] = 1                         |  housekeeping/wb_dat_o[27] = 1                               
  mgmt_protect/la_data_in_mprj[123] = 1                       |  mgmt_core_wrapper/hk_dat_i[27] = 1                          
                                                              |                                                              
Net: soc/la_input[124]                                        |Net: \hk_dat_i[26]                                            
  mgmt_core_wrapper/la_input[124] = 1                         |  housekeeping/wb_dat_o[26] = 1                               
  mgmt_protect/la_data_in_mprj[124] = 1                       |  mgmt_core_wrapper/hk_dat_i[26] = 1                          
                                                              |                                                              
Net: soc/la_input[125]                                        |Net: \hk_dat_i[25]                                            
  mgmt_core_wrapper/la_input[125] = 1                         |  housekeeping/wb_dat_o[25] = 1                               
  mgmt_protect/la_data_in_mprj[125] = 1                       |  mgmt_core_wrapper/hk_dat_i[25] = 1                          
                                                              |                                                              
Net: soc/la_input[126]                                        |Net: \hk_dat_i[24]                                            
  mgmt_core_wrapper/la_input[126] = 1                         |  housekeeping/wb_dat_o[24] = 1                               
  mgmt_protect/la_data_in_mprj[126] = 1                       |  mgmt_core_wrapper/hk_dat_i[24] = 1                          
                                                              |                                                              
Net: soc/la_input[127]                                        |Net: \hk_dat_i[23]                                            
  mgmt_core_wrapper/la_input[127] = 1                         |  housekeeping/wb_dat_o[23] = 1                               
  mgmt_protect/la_data_in_mprj[127] = 1                       |  mgmt_core_wrapper/hk_dat_i[23] = 1                          
                                                              |                                                              
Net: soc/la_input[12]                                         |Net: \hk_dat_i[22]                                            
  mgmt_core_wrapper/la_input[12] = 1                          |  housekeeping/wb_dat_o[22] = 1                               
  mgmt_protect/la_data_in_mprj[12] = 1                        |  mgmt_core_wrapper/hk_dat_i[22] = 1                          
                                                              |                                                              
Net: soc/la_input[13]                                         |Net: \hk_dat_i[21]                                            
  mgmt_core_wrapper/la_input[13] = 1                          |  housekeeping/wb_dat_o[21] = 1                               
  mgmt_protect/la_data_in_mprj[13] = 1                        |  mgmt_core_wrapper/hk_dat_i[21] = 1                          
                                                              |                                                              
Net: soc/la_input[14]                                         |Net: \hk_dat_i[20]                                            
  mgmt_core_wrapper/la_input[14] = 1                          |  housekeeping/wb_dat_o[20] = 1                               
  mgmt_protect/la_data_in_mprj[14] = 1                        |  mgmt_core_wrapper/hk_dat_i[20] = 1                          
                                                              |                                                              
Net: soc/la_input[15]                                         |Net: \hk_dat_i[19]                                            
  mgmt_core_wrapper/la_input[15] = 1                          |  housekeeping/wb_dat_o[19] = 1                               
  mgmt_protect/la_data_in_mprj[15] = 1                        |  mgmt_core_wrapper/hk_dat_i[19] = 1                          
                                                              |                                                              
Net: soc/la_input[16]                                         |Net: \hk_dat_i[18]                                            
  mgmt_core_wrapper/la_input[16] = 1                          |  housekeeping/wb_dat_o[18] = 1                               
  mgmt_protect/la_data_in_mprj[16] = 1                        |  mgmt_core_wrapper/hk_dat_i[18] = 1                          
                                                              |                                                              
Net: soc/la_input[17]                                         |Net: \hk_dat_i[17]                                            
  mgmt_core_wrapper/la_input[17] = 1                          |  housekeeping/wb_dat_o[17] = 1                               
  mgmt_protect/la_data_in_mprj[17] = 1                        |  mgmt_core_wrapper/hk_dat_i[17] = 1                          
                                                              |                                                              
Net: soc/la_input[18]                                         |Net: \hk_dat_i[16]                                            
  mgmt_core_wrapper/la_input[18] = 1                          |  housekeeping/wb_dat_o[16] = 1                               
  mgmt_protect/la_data_in_mprj[18] = 1                        |  mgmt_core_wrapper/hk_dat_i[16] = 1                          
                                                              |                                                              
Net: soc/la_input[19]                                         |Net: \hk_dat_i[15]                                            
  mgmt_core_wrapper/la_input[19] = 1                          |  housekeeping/wb_dat_o[15] = 1                               
  mgmt_protect/la_data_in_mprj[19] = 1                        |  mgmt_core_wrapper/hk_dat_i[15] = 1                          
                                                              |                                                              
Net: soc/la_input[1]                                          |Net: \hk_dat_i[14]                                            
  mgmt_core_wrapper/la_input[1] = 1                           |  housekeeping/wb_dat_o[14] = 1                               
  mgmt_protect/la_data_in_mprj[1] = 1                         |  mgmt_core_wrapper/hk_dat_i[14] = 1                          
                                                              |                                                              
Net: soc/la_input[20]                                         |Net: \hk_dat_i[13]                                            
  mgmt_core_wrapper/la_input[20] = 1                          |  housekeeping/wb_dat_o[13] = 1                               
  mgmt_protect/la_data_in_mprj[20] = 1                        |  mgmt_core_wrapper/hk_dat_i[13] = 1                          
                                                              |                                                              
Net: soc/la_input[21]                                         |Net: \hk_dat_i[12]                                            
  mgmt_core_wrapper/la_input[21] = 1                          |  housekeeping/wb_dat_o[12] = 1                               
  mgmt_protect/la_data_in_mprj[21] = 1                        |  mgmt_core_wrapper/hk_dat_i[12] = 1                          
                                                              |                                                              
Net: soc/la_input[22]                                         |Net: \hk_dat_i[11]                                            
  mgmt_core_wrapper/la_input[22] = 1                          |  housekeeping/wb_dat_o[11] = 1                               
  mgmt_protect/la_data_in_mprj[22] = 1                        |  mgmt_core_wrapper/hk_dat_i[11] = 1                          
                                                              |                                                              
Net: soc/la_input[23]                                         |Net: \hk_dat_i[10]                                            
  mgmt_core_wrapper/la_input[23] = 1                          |  housekeeping/wb_dat_o[10] = 1                               
  mgmt_protect/la_data_in_mprj[23] = 1                        |  mgmt_core_wrapper/hk_dat_i[10] = 1                          
                                                              |                                                              
Net: soc/la_input[24]                                         |Net: \hk_dat_i[9]                                             
  mgmt_core_wrapper/la_input[24] = 1                          |  housekeeping/wb_dat_o[9] = 1                                
  mgmt_protect/la_data_in_mprj[24] = 1                        |  mgmt_core_wrapper/hk_dat_i[9] = 1                           
                                                              |                                                              
Net: soc/la_input[25]                                         |Net: \hk_dat_i[8]                                             
  mgmt_core_wrapper/la_input[25] = 1                          |  housekeeping/wb_dat_o[8] = 1                                
  mgmt_protect/la_data_in_mprj[25] = 1                        |  mgmt_core_wrapper/hk_dat_i[8] = 1                           
                                                              |                                                              
Net: soc/la_input[26]                                         |Net: \hk_dat_i[7]                                             
  mgmt_core_wrapper/la_input[26] = 1                          |  housekeeping/wb_dat_o[7] = 1                                
  mgmt_protect/la_data_in_mprj[26] = 1                        |  mgmt_core_wrapper/hk_dat_i[7] = 1                           
                                                              |                                                              
Net: soc/la_input[27]                                         |Net: \hk_dat_i[6]                                             
  mgmt_core_wrapper/la_input[27] = 1                          |  housekeeping/wb_dat_o[6] = 1                                
  mgmt_protect/la_data_in_mprj[27] = 1                        |  mgmt_core_wrapper/hk_dat_i[6] = 1                           
                                                              |                                                              
Net: soc/la_input[28]                                         |Net: \hk_dat_i[5]                                             
  mgmt_core_wrapper/la_input[28] = 1                          |  housekeeping/wb_dat_o[5] = 1                                
  mgmt_protect/la_data_in_mprj[28] = 1                        |  mgmt_core_wrapper/hk_dat_i[5] = 1                           
                                                              |                                                              
Net: soc/la_input[29]                                         |Net: \hk_dat_i[4]                                             
  mgmt_core_wrapper/la_input[29] = 1                          |  housekeeping/wb_dat_o[4] = 1                                
  mgmt_protect/la_data_in_mprj[29] = 1                        |  mgmt_core_wrapper/hk_dat_i[4] = 1                           
                                                              |                                                              
Net: soc/la_input[2]                                          |Net: \hk_dat_i[3]                                             
  mgmt_core_wrapper/la_input[2] = 1                           |  housekeeping/wb_dat_o[3] = 1                                
  mgmt_protect/la_data_in_mprj[2] = 1                         |  mgmt_core_wrapper/hk_dat_i[3] = 1                           
                                                              |                                                              
Net: soc/la_input[30]                                         |Net: \hk_dat_i[2]                                             
  mgmt_core_wrapper/la_input[30] = 1                          |  housekeeping/wb_dat_o[2] = 1                                
  mgmt_protect/la_data_in_mprj[30] = 1                        |  mgmt_core_wrapper/hk_dat_i[2] = 1                           
                                                              |                                                              
Net: soc/la_input[31]                                         |Net: \hk_dat_i[1]                                             
  mgmt_core_wrapper/la_input[31] = 1                          |  housekeeping/wb_dat_o[1] = 1                                
  mgmt_protect/la_data_in_mprj[31] = 1                        |  mgmt_core_wrapper/hk_dat_i[1] = 1                           
                                                              |                                                              
Net: soc/la_input[32]                                         |Net: \hk_dat_i[0]                                             
  mgmt_core_wrapper/la_input[32] = 1                          |  housekeeping/wb_dat_o[0] = 1                                
  mgmt_protect/la_data_in_mprj[32] = 1                        |  mgmt_core_wrapper/hk_dat_i[0] = 1                           
                                                              |                                                              
Net: soc/la_input[33]                                         |Net: hk_stb_o                                                 
  mgmt_core_wrapper/la_input[33] = 1                          |  housekeeping/wb_stb_i = 1                                   
  mgmt_protect/la_data_in_mprj[33] = 1                        |  mgmt_core_wrapper/hk_stb_o = 1                              
                                                              |                                                              
Net: soc/la_input[34]                                         |Net: \la_data_in_user[127]                                    
  mgmt_core_wrapper/la_input[34] = 1                          |  mgmt_protect/la_data_in_core[127] = 1                       
  mgmt_protect/la_data_in_mprj[34] = 1                        |  user_project_wrapper/la_data_in[127] = 1                    
                                                              |                                                              
Net: soc/la_input[35]                                         |Net: \la_data_in_user[126]                                    
  mgmt_core_wrapper/la_input[35] = 1                          |  mgmt_protect/la_data_in_core[126] = 1                       
  mgmt_protect/la_data_in_mprj[35] = 1                        |  user_project_wrapper/la_data_in[126] = 1                    
                                                              |                                                              
Net: soc/la_input[36]                                         |Net: \la_data_in_user[125]                                    
  mgmt_core_wrapper/la_input[36] = 1                          |  mgmt_protect/la_data_in_core[125] = 1                       
  mgmt_protect/la_data_in_mprj[36] = 1                        |  user_project_wrapper/la_data_in[125] = 1                    
                                                              |                                                              
Net: soc/la_input[37]                                         |Net: \la_data_in_user[124]                                    
  mgmt_core_wrapper/la_input[37] = 1                          |  mgmt_protect/la_data_in_core[124] = 1                       
  mgmt_protect/la_data_in_mprj[37] = 1                        |  user_project_wrapper/la_data_in[124] = 1                    
                                                              |                                                              
Net: soc/la_input[38]                                         |Net: \la_data_in_user[123]                                    
  mgmt_core_wrapper/la_input[38] = 1                          |  mgmt_protect/la_data_in_core[123] = 1                       
  mgmt_protect/la_data_in_mprj[38] = 1                        |  user_project_wrapper/la_data_in[123] = 1                    
                                                              |                                                              
Net: soc/la_input[39]                                         |Net: \la_data_in_user[122]                                    
  mgmt_core_wrapper/la_input[39] = 1                          |  mgmt_protect/la_data_in_core[122] = 1                       
  mgmt_protect/la_data_in_mprj[39] = 1                        |  user_project_wrapper/la_data_in[122] = 1                    
                                                              |                                                              
Net: soc/la_input[3]                                          |Net: \la_data_in_user[121]                                    
  mgmt_core_wrapper/la_input[3] = 1                           |  mgmt_protect/la_data_in_core[121] = 1                       
  mgmt_protect/la_data_in_mprj[3] = 1                         |  user_project_wrapper/la_data_in[121] = 1                    
                                                              |                                                              
Net: soc/la_input[40]                                         |Net: \la_data_in_user[120]                                    
  mgmt_core_wrapper/la_input[40] = 1                          |  mgmt_protect/la_data_in_core[120] = 1                       
  mgmt_protect/la_data_in_mprj[40] = 1                        |  user_project_wrapper/la_data_in[120] = 1                    
                                                              |                                                              
Net: soc/la_input[41]                                         |Net: \la_data_in_user[119]                                    
  mgmt_core_wrapper/la_input[41] = 1                          |  mgmt_protect/la_data_in_core[119] = 1                       
  mgmt_protect/la_data_in_mprj[41] = 1                        |  user_project_wrapper/la_data_in[119] = 1                    
                                                              |                                                              
Net: soc/la_input[42]                                         |Net: \la_data_in_user[118]                                    
  mgmt_core_wrapper/la_input[42] = 1                          |  mgmt_protect/la_data_in_core[118] = 1                       
  mgmt_protect/la_data_in_mprj[42] = 1                        |  user_project_wrapper/la_data_in[118] = 1                    
                                                              |                                                              
Net: soc/la_input[43]                                         |Net: \la_data_in_user[117]                                    
  mgmt_core_wrapper/la_input[43] = 1                          |  mgmt_protect/la_data_in_core[117] = 1                       
  mgmt_protect/la_data_in_mprj[43] = 1                        |  user_project_wrapper/la_data_in[117] = 1                    
                                                              |                                                              
Net: soc/la_input[44]                                         |Net: \la_data_in_user[116]                                    
  mgmt_core_wrapper/la_input[44] = 1                          |  mgmt_protect/la_data_in_core[116] = 1                       
  mgmt_protect/la_data_in_mprj[44] = 1                        |  user_project_wrapper/la_data_in[116] = 1                    
                                                              |                                                              
Net: soc/la_input[45]                                         |Net: \la_data_in_user[115]                                    
  mgmt_core_wrapper/la_input[45] = 1                          |  mgmt_protect/la_data_in_core[115] = 1                       
  mgmt_protect/la_data_in_mprj[45] = 1                        |  user_project_wrapper/la_data_in[115] = 1                    
                                                              |                                                              
Net: soc/la_input[46]                                         |Net: \la_data_in_user[114]                                    
  mgmt_core_wrapper/la_input[46] = 1                          |  mgmt_protect/la_data_in_core[114] = 1                       
  mgmt_protect/la_data_in_mprj[46] = 1                        |  user_project_wrapper/la_data_in[114] = 1                    
                                                              |                                                              
Net: soc/la_input[47]                                         |Net: \la_data_in_user[113]                                    
  mgmt_core_wrapper/la_input[47] = 1                          |  mgmt_protect/la_data_in_core[113] = 1                       
  mgmt_protect/la_data_in_mprj[47] = 1                        |  user_project_wrapper/la_data_in[113] = 1                    
                                                              |                                                              
Net: soc/la_input[48]                                         |Net: \la_data_in_user[112]                                    
  mgmt_core_wrapper/la_input[48] = 1                          |  mgmt_protect/la_data_in_core[112] = 1                       
  mgmt_protect/la_data_in_mprj[48] = 1                        |  user_project_wrapper/la_data_in[112] = 1                    
                                                              |                                                              
Net: soc/la_input[49]                                         |Net: \la_data_in_user[111]                                    
  mgmt_core_wrapper/la_input[49] = 1                          |  mgmt_protect/la_data_in_core[111] = 1                       
  mgmt_protect/la_data_in_mprj[49] = 1                        |  user_project_wrapper/la_data_in[111] = 1                    
                                                              |                                                              
Net: soc/la_input[4]                                          |Net: \la_data_in_user[110]                                    
  mgmt_core_wrapper/la_input[4] = 1                           |  mgmt_protect/la_data_in_core[110] = 1                       
  mgmt_protect/la_data_in_mprj[4] = 1                         |  user_project_wrapper/la_data_in[110] = 1                    
                                                              |                                                              
Net: soc/la_input[50]                                         |Net: \la_data_in_user[109]                                    
  mgmt_core_wrapper/la_input[50] = 1                          |  mgmt_protect/la_data_in_core[109] = 1                       
  mgmt_protect/la_data_in_mprj[50] = 1                        |  user_project_wrapper/la_data_in[109] = 1                    
                                                              |                                                              
Net: soc/la_input[51]                                         |Net: \la_data_in_user[108]                                    
  mgmt_core_wrapper/la_input[51] = 1                          |  mgmt_protect/la_data_in_core[108] = 1                       
  mgmt_protect/la_data_in_mprj[51] = 1                        |  user_project_wrapper/la_data_in[108] = 1                    
                                                              |                                                              
Net: soc/la_input[52]                                         |Net: \la_data_in_user[107]                                    
  mgmt_core_wrapper/la_input[52] = 1                          |  mgmt_protect/la_data_in_core[107] = 1                       
  mgmt_protect/la_data_in_mprj[52] = 1                        |  user_project_wrapper/la_data_in[107] = 1                    
                                                              |                                                              
Net: soc/la_input[53]                                         |Net: \la_data_in_user[106]                                    
  mgmt_core_wrapper/la_input[53] = 1                          |  mgmt_protect/la_data_in_core[106] = 1                       
  mgmt_protect/la_data_in_mprj[53] = 1                        |  user_project_wrapper/la_data_in[106] = 1                    
                                                              |                                                              
Net: soc/la_input[54]                                         |Net: \la_data_in_user[105]                                    
  mgmt_core_wrapper/la_input[54] = 1                          |  mgmt_protect/la_data_in_core[105] = 1                       
  mgmt_protect/la_data_in_mprj[54] = 1                        |  user_project_wrapper/la_data_in[105] = 1                    
                                                              |                                                              
Net: soc/la_input[55]                                         |Net: \la_data_in_user[104]                                    
  mgmt_core_wrapper/la_input[55] = 1                          |  mgmt_protect/la_data_in_core[104] = 1                       
  mgmt_protect/la_data_in_mprj[55] = 1                        |  user_project_wrapper/la_data_in[104] = 1                    
                                                              |                                                              
Net: soc/la_input[56]                                         |Net: \la_data_in_user[103]                                    
  mgmt_core_wrapper/la_input[56] = 1                          |  mgmt_protect/la_data_in_core[103] = 1                       
  mgmt_protect/la_data_in_mprj[56] = 1                        |  user_project_wrapper/la_data_in[103] = 1                    
                                                              |                                                              
Net: soc/la_input[57]                                         |Net: \la_data_in_user[102]                                    
  mgmt_core_wrapper/la_input[57] = 1                          |  mgmt_protect/la_data_in_core[102] = 1                       
  mgmt_protect/la_data_in_mprj[57] = 1                        |  user_project_wrapper/la_data_in[102] = 1                    
                                                              |                                                              
Net: soc/la_input[58]                                         |Net: \la_data_in_user[101]                                    
  mgmt_core_wrapper/la_input[58] = 1                          |  mgmt_protect/la_data_in_core[101] = 1                       
  mgmt_protect/la_data_in_mprj[58] = 1                        |  user_project_wrapper/la_data_in[101] = 1                    
                                                              |                                                              
Net: soc/la_input[59]                                         |Net: \la_data_in_user[100]                                    
  mgmt_core_wrapper/la_input[59] = 1                          |  mgmt_protect/la_data_in_core[100] = 1                       
  mgmt_protect/la_data_in_mprj[59] = 1                        |  user_project_wrapper/la_data_in[100] = 1                    
                                                              |                                                              
Net: soc/la_input[5]                                          |Net: \la_data_in_user[99]                                     
  mgmt_core_wrapper/la_input[5] = 1                           |  mgmt_protect/la_data_in_core[99] = 1                        
  mgmt_protect/la_data_in_mprj[5] = 1                         |  user_project_wrapper/la_data_in[99] = 1                     
                                                              |                                                              
Net: soc/la_input[60]                                         |Net: \la_data_in_user[98]                                     
  mgmt_core_wrapper/la_input[60] = 1                          |  mgmt_protect/la_data_in_core[98] = 1                        
  mgmt_protect/la_data_in_mprj[60] = 1                        |  user_project_wrapper/la_data_in[98] = 1                     
                                                              |                                                              
Net: soc/la_input[61]                                         |Net: \la_data_in_user[97]                                     
  mgmt_core_wrapper/la_input[61] = 1                          |  mgmt_protect/la_data_in_core[97] = 1                        
  mgmt_protect/la_data_in_mprj[61] = 1                        |  user_project_wrapper/la_data_in[97] = 1                     
                                                              |                                                              
Net: soc/la_input[62]                                         |Net: \la_data_in_user[96]                                     
  mgmt_core_wrapper/la_input[62] = 1                          |  mgmt_protect/la_data_in_core[96] = 1                        
  mgmt_protect/la_data_in_mprj[62] = 1                        |  user_project_wrapper/la_data_in[96] = 1                     
                                                              |                                                              
Net: soc/la_input[63]                                         |Net: \la_data_in_user[95]                                     
  mgmt_core_wrapper/la_input[63] = 1                          |  mgmt_protect/la_data_in_core[95] = 1                        
  mgmt_protect/la_data_in_mprj[63] = 1                        |  user_project_wrapper/la_data_in[95] = 1                     
                                                              |                                                              
Net: soc/la_input[64]                                         |Net: \la_data_in_user[94]                                     
  mgmt_core_wrapper/la_input[64] = 1                          |  mgmt_protect/la_data_in_core[94] = 1                        
  mgmt_protect/la_data_in_mprj[64] = 1                        |  user_project_wrapper/la_data_in[94] = 1                     
                                                              |                                                              
Net: soc/la_input[65]                                         |Net: \la_data_in_user[93]                                     
  mgmt_core_wrapper/la_input[65] = 1                          |  mgmt_protect/la_data_in_core[93] = 1                        
  mgmt_protect/la_data_in_mprj[65] = 1                        |  user_project_wrapper/la_data_in[93] = 1                     
                                                              |                                                              
Net: soc/la_input[66]                                         |Net: \la_data_in_user[92]                                     
  mgmt_core_wrapper/la_input[66] = 1                          |  mgmt_protect/la_data_in_core[92] = 1                        
  mgmt_protect/la_data_in_mprj[66] = 1                        |  user_project_wrapper/la_data_in[92] = 1                     
                                                              |                                                              
Net: soc/la_input[67]                                         |Net: \la_data_in_user[91]                                     
  mgmt_core_wrapper/la_input[67] = 1                          |  mgmt_protect/la_data_in_core[91] = 1                        
  mgmt_protect/la_data_in_mprj[67] = 1                        |  user_project_wrapper/la_data_in[91] = 1                     
                                                              |                                                              
Net: soc/la_input[68]                                         |Net: \la_data_in_user[90]                                     
  mgmt_core_wrapper/la_input[68] = 1                          |  mgmt_protect/la_data_in_core[90] = 1                        
  mgmt_protect/la_data_in_mprj[68] = 1                        |  user_project_wrapper/la_data_in[90] = 1                     
                                                              |                                                              
Net: soc/la_input[69]                                         |Net: \la_data_in_user[89]                                     
  mgmt_core_wrapper/la_input[69] = 1                          |  mgmt_protect/la_data_in_core[89] = 1                        
  mgmt_protect/la_data_in_mprj[69] = 1                        |  user_project_wrapper/la_data_in[89] = 1                     
                                                              |                                                              
Net: soc/la_input[6]                                          |Net: \la_data_in_user[88]                                     
  mgmt_core_wrapper/la_input[6] = 1                           |  mgmt_protect/la_data_in_core[88] = 1                        
  mgmt_protect/la_data_in_mprj[6] = 1                         |  user_project_wrapper/la_data_in[88] = 1                     
                                                              |                                                              
Net: soc/la_input[70]                                         |Net: \la_data_in_user[87]                                     
  mgmt_core_wrapper/la_input[70] = 1                          |  mgmt_protect/la_data_in_core[87] = 1                        
  mgmt_protect/la_data_in_mprj[70] = 1                        |  user_project_wrapper/la_data_in[87] = 1                     
                                                              |                                                              
Net: soc/la_input[71]                                         |Net: \la_data_in_user[86]                                     
  mgmt_core_wrapper/la_input[71] = 1                          |  mgmt_protect/la_data_in_core[86] = 1                        
  mgmt_protect/la_data_in_mprj[71] = 1                        |  user_project_wrapper/la_data_in[86] = 1                     
                                                              |                                                              
Net: soc/la_input[72]                                         |Net: \la_data_in_user[85]                                     
  mgmt_core_wrapper/la_input[72] = 1                          |  mgmt_protect/la_data_in_core[85] = 1                        
  mgmt_protect/la_data_in_mprj[72] = 1                        |  user_project_wrapper/la_data_in[85] = 1                     
                                                              |                                                              
Net: soc/la_input[73]                                         |Net: \la_data_in_user[84]                                     
  mgmt_core_wrapper/la_input[73] = 1                          |  mgmt_protect/la_data_in_core[84] = 1                        
  mgmt_protect/la_data_in_mprj[73] = 1                        |  user_project_wrapper/la_data_in[84] = 1                     
                                                              |                                                              
Net: soc/la_input[74]                                         |Net: \la_data_in_user[83]                                     
  mgmt_core_wrapper/la_input[74] = 1                          |  mgmt_protect/la_data_in_core[83] = 1                        
  mgmt_protect/la_data_in_mprj[74] = 1                        |  user_project_wrapper/la_data_in[83] = 1                     
                                                              |                                                              
Net: soc/la_input[75]                                         |Net: \la_data_in_user[82]                                     
  mgmt_core_wrapper/la_input[75] = 1                          |  mgmt_protect/la_data_in_core[82] = 1                        
  mgmt_protect/la_data_in_mprj[75] = 1                        |  user_project_wrapper/la_data_in[82] = 1                     
                                                              |                                                              
Net: soc/la_input[76]                                         |Net: \la_data_in_user[81]                                     
  mgmt_core_wrapper/la_input[76] = 1                          |  mgmt_protect/la_data_in_core[81] = 1                        
  mgmt_protect/la_data_in_mprj[76] = 1                        |  user_project_wrapper/la_data_in[81] = 1                     
                                                              |                                                              
Net: soc/la_input[77]                                         |Net: \la_data_in_user[80]                                     
  mgmt_core_wrapper/la_input[77] = 1                          |  mgmt_protect/la_data_in_core[80] = 1                        
  mgmt_protect/la_data_in_mprj[77] = 1                        |  user_project_wrapper/la_data_in[80] = 1                     
                                                              |                                                              
Net: soc/la_input[78]                                         |Net: \la_data_in_user[79]                                     
  mgmt_core_wrapper/la_input[78] = 1                          |  mgmt_protect/la_data_in_core[79] = 1                        
  mgmt_protect/la_data_in_mprj[78] = 1                        |  user_project_wrapper/la_data_in[79] = 1                     
                                                              |                                                              
Net: soc/la_input[79]                                         |Net: \la_data_in_user[78]                                     
  mgmt_core_wrapper/la_input[79] = 1                          |  mgmt_protect/la_data_in_core[78] = 1                        
  mgmt_protect/la_data_in_mprj[79] = 1                        |  user_project_wrapper/la_data_in[78] = 1                     
                                                              |                                                              
Net: soc/la_input[7]                                          |Net: \la_data_in_user[77]                                     
  mgmt_core_wrapper/la_input[7] = 1                           |  mgmt_protect/la_data_in_core[77] = 1                        
  mgmt_protect/la_data_in_mprj[7] = 1                         |  user_project_wrapper/la_data_in[77] = 1                     
                                                              |                                                              
Net: soc/la_input[80]                                         |Net: \la_data_in_user[76]                                     
  mgmt_core_wrapper/la_input[80] = 1                          |  mgmt_protect/la_data_in_core[76] = 1                        
  mgmt_protect/la_data_in_mprj[80] = 1                        |  user_project_wrapper/la_data_in[76] = 1                     
                                                              |                                                              
Net: soc/la_input[81]                                         |Net: \la_data_in_user[75]                                     
  mgmt_core_wrapper/la_input[81] = 1                          |  mgmt_protect/la_data_in_core[75] = 1                        
  mgmt_protect/la_data_in_mprj[81] = 1                        |  user_project_wrapper/la_data_in[75] = 1                     
                                                              |                                                              
Net: soc/la_input[82]                                         |Net: \la_data_in_user[74]                                     
  mgmt_core_wrapper/la_input[82] = 1                          |  mgmt_protect/la_data_in_core[74] = 1                        
  mgmt_protect/la_data_in_mprj[82] = 1                        |  user_project_wrapper/la_data_in[74] = 1                     
                                                              |                                                              
Net: soc/la_input[83]                                         |Net: \la_data_in_user[73]                                     
  mgmt_core_wrapper/la_input[83] = 1                          |  mgmt_protect/la_data_in_core[73] = 1                        
  mgmt_protect/la_data_in_mprj[83] = 1                        |  user_project_wrapper/la_data_in[73] = 1                     
                                                              |                                                              
Net: soc/la_input[84]                                         |Net: \la_data_in_user[72]                                     
  mgmt_core_wrapper/la_input[84] = 1                          |  mgmt_protect/la_data_in_core[72] = 1                        
  mgmt_protect/la_data_in_mprj[84] = 1                        |  user_project_wrapper/la_data_in[72] = 1                     
                                                              |                                                              
Net: soc/la_input[85]                                         |Net: \la_data_in_user[71]                                     
  mgmt_core_wrapper/la_input[85] = 1                          |  mgmt_protect/la_data_in_core[71] = 1                        
  mgmt_protect/la_data_in_mprj[85] = 1                        |  user_project_wrapper/la_data_in[71] = 1                     
                                                              |                                                              
Net: soc/la_input[86]                                         |Net: \la_data_in_user[70]                                     
  mgmt_core_wrapper/la_input[86] = 1                          |  mgmt_protect/la_data_in_core[70] = 1                        
  mgmt_protect/la_data_in_mprj[86] = 1                        |  user_project_wrapper/la_data_in[70] = 1                     
                                                              |                                                              
Net: soc/la_input[87]                                         |Net: \la_data_in_user[69]                                     
  mgmt_core_wrapper/la_input[87] = 1                          |  mgmt_protect/la_data_in_core[69] = 1                        
  mgmt_protect/la_data_in_mprj[87] = 1                        |  user_project_wrapper/la_data_in[69] = 1                     
                                                              |                                                              
Net: soc/la_input[88]                                         |Net: \la_data_in_user[68]                                     
  mgmt_core_wrapper/la_input[88] = 1                          |  mgmt_protect/la_data_in_core[68] = 1                        
  mgmt_protect/la_data_in_mprj[88] = 1                        |  user_project_wrapper/la_data_in[68] = 1                     
                                                              |                                                              
Net: soc/la_input[89]                                         |Net: \la_data_in_user[67]                                     
  mgmt_core_wrapper/la_input[89] = 1                          |  mgmt_protect/la_data_in_core[67] = 1                        
  mgmt_protect/la_data_in_mprj[89] = 1                        |  user_project_wrapper/la_data_in[67] = 1                     
                                                              |                                                              
Net: soc/la_input[8]                                          |Net: \la_data_in_user[66]                                     
  mgmt_core_wrapper/la_input[8] = 1                           |  mgmt_protect/la_data_in_core[66] = 1                        
  mgmt_protect/la_data_in_mprj[8] = 1                         |  user_project_wrapper/la_data_in[66] = 1                     
                                                              |                                                              
Net: soc/la_input[90]                                         |Net: \la_data_in_user[65]                                     
  mgmt_core_wrapper/la_input[90] = 1                          |  mgmt_protect/la_data_in_core[65] = 1                        
  mgmt_protect/la_data_in_mprj[90] = 1                        |  user_project_wrapper/la_data_in[65] = 1                     
                                                              |                                                              
Net: soc/la_input[91]                                         |Net: \la_data_in_user[64]                                     
  mgmt_core_wrapper/la_input[91] = 1                          |  mgmt_protect/la_data_in_core[64] = 1                        
  mgmt_protect/la_data_in_mprj[91] = 1                        |  user_project_wrapper/la_data_in[64] = 1                     
                                                              |                                                              
Net: soc/la_input[92]                                         |Net: \la_data_in_user[63]                                     
  mgmt_core_wrapper/la_input[92] = 1                          |  mgmt_protect/la_data_in_core[63] = 1                        
  mgmt_protect/la_data_in_mprj[92] = 1                        |  user_project_wrapper/la_data_in[63] = 1                     
                                                              |                                                              
Net: soc/la_input[93]                                         |Net: \la_data_in_user[62]                                     
  mgmt_core_wrapper/la_input[93] = 1                          |  mgmt_protect/la_data_in_core[62] = 1                        
  mgmt_protect/la_data_in_mprj[93] = 1                        |  user_project_wrapper/la_data_in[62] = 1                     
                                                              |                                                              
Net: soc/la_input[94]                                         |Net: \la_data_in_user[61]                                     
  mgmt_core_wrapper/la_input[94] = 1                          |  mgmt_protect/la_data_in_core[61] = 1                        
  mgmt_protect/la_data_in_mprj[94] = 1                        |  user_project_wrapper/la_data_in[61] = 1                     
                                                              |                                                              
Net: soc/la_input[95]                                         |Net: \la_data_in_user[60]                                     
  mgmt_core_wrapper/la_input[95] = 1                          |  mgmt_protect/la_data_in_core[60] = 1                        
  mgmt_protect/la_data_in_mprj[95] = 1                        |  user_project_wrapper/la_data_in[60] = 1                     
                                                              |                                                              
Net: soc/la_input[96]                                         |Net: \la_data_in_user[59]                                     
  mgmt_core_wrapper/la_input[96] = 1                          |  mgmt_protect/la_data_in_core[59] = 1                        
  mgmt_protect/la_data_in_mprj[96] = 1                        |  user_project_wrapper/la_data_in[59] = 1                     
                                                              |                                                              
Net: soc/la_input[97]                                         |Net: \la_data_in_user[58]                                     
  mgmt_core_wrapper/la_input[97] = 1                          |  mgmt_protect/la_data_in_core[58] = 1                        
  mgmt_protect/la_data_in_mprj[97] = 1                        |  user_project_wrapper/la_data_in[58] = 1                     
                                                              |                                                              
Net: soc/la_input[98]                                         |Net: \la_data_in_user[57]                                     
  mgmt_core_wrapper/la_input[98] = 1                          |  mgmt_protect/la_data_in_core[57] = 1                        
  mgmt_protect/la_data_in_mprj[98] = 1                        |  user_project_wrapper/la_data_in[57] = 1                     
                                                              |                                                              
Net: soc/la_input[99]                                         |Net: \la_data_in_user[56]                                     
  mgmt_core_wrapper/la_input[99] = 1                          |  mgmt_protect/la_data_in_core[56] = 1                        
  mgmt_protect/la_data_in_mprj[99] = 1                        |  user_project_wrapper/la_data_in[56] = 1                     
                                                              |                                                              
Net: soc/la_input[9]                                          |Net: \la_data_in_user[55]                                     
  mgmt_core_wrapper/la_input[9] = 1                           |  mgmt_protect/la_data_in_core[55] = 1                        
  mgmt_protect/la_data_in_mprj[9] = 1                         |  user_project_wrapper/la_data_in[55] = 1                     
                                                              |                                                              
Net: soc/la_oenb[0]                                           |Net: \la_data_in_user[54]                                     
  mgmt_core_wrapper/la_oenb[0] = 1                            |  mgmt_protect/la_data_in_core[54] = 1                        
  mgmt_protect/la_oenb_mprj[0] = 1                            |  user_project_wrapper/la_data_in[54] = 1                     
                                                              |                                                              
Net: soc/la_oenb[100]                                         |Net: \la_data_in_user[53]                                     
  mgmt_core_wrapper/la_oenb[100] = 1                          |  mgmt_protect/la_data_in_core[53] = 1                        
  mgmt_protect/la_oenb_mprj[100] = 1                          |  user_project_wrapper/la_data_in[53] = 1                     
                                                              |                                                              
Net: soc/la_oenb[101]                                         |Net: \la_data_in_user[52]                                     
  mgmt_core_wrapper/la_oenb[101] = 1                          |  mgmt_protect/la_data_in_core[52] = 1                        
  mgmt_protect/la_oenb_mprj[101] = 1                          |  user_project_wrapper/la_data_in[52] = 1                     
                                                              |                                                              
Net: soc/la_oenb[102]                                         |Net: \la_data_in_user[51]                                     
  mgmt_core_wrapper/la_oenb[102] = 1                          |  mgmt_protect/la_data_in_core[51] = 1                        
  mgmt_protect/la_oenb_mprj[102] = 1                          |  user_project_wrapper/la_data_in[51] = 1                     
                                                              |                                                              
Net: soc/la_oenb[103]                                         |Net: \la_data_in_user[50]                                     
  mgmt_core_wrapper/la_oenb[103] = 1                          |  mgmt_protect/la_data_in_core[50] = 1                        
  mgmt_protect/la_oenb_mprj[103] = 1                          |  user_project_wrapper/la_data_in[50] = 1                     
                                                              |                                                              
Net: soc/la_oenb[104]                                         |Net: \la_data_in_user[49]                                     
  mgmt_core_wrapper/la_oenb[104] = 1                          |  mgmt_protect/la_data_in_core[49] = 1                        
  mgmt_protect/la_oenb_mprj[104] = 1                          |  user_project_wrapper/la_data_in[49] = 1                     
                                                              |                                                              
Net: soc/la_oenb[105]                                         |Net: \la_data_in_user[48]                                     
  mgmt_core_wrapper/la_oenb[105] = 1                          |  mgmt_protect/la_data_in_core[48] = 1                        
  mgmt_protect/la_oenb_mprj[105] = 1                          |  user_project_wrapper/la_data_in[48] = 1                     
                                                              |                                                              
Net: soc/la_oenb[106]                                         |Net: \la_data_in_user[47]                                     
  mgmt_core_wrapper/la_oenb[106] = 1                          |  mgmt_protect/la_data_in_core[47] = 1                        
  mgmt_protect/la_oenb_mprj[106] = 1                          |  user_project_wrapper/la_data_in[47] = 1                     
                                                              |                                                              
Net: soc/la_oenb[107]                                         |Net: \la_data_in_user[46]                                     
  mgmt_core_wrapper/la_oenb[107] = 1                          |  mgmt_protect/la_data_in_core[46] = 1                        
  mgmt_protect/la_oenb_mprj[107] = 1                          |  user_project_wrapper/la_data_in[46] = 1                     
                                                              |                                                              
Net: soc/la_oenb[108]                                         |Net: \la_data_in_user[45]                                     
  mgmt_core_wrapper/la_oenb[108] = 1                          |  mgmt_protect/la_data_in_core[45] = 1                        
  mgmt_protect/la_oenb_mprj[108] = 1                          |  user_project_wrapper/la_data_in[45] = 1                     
                                                              |                                                              
Net: soc/la_oenb[109]                                         |Net: \la_data_in_user[44]                                     
  mgmt_core_wrapper/la_oenb[109] = 1                          |  mgmt_protect/la_data_in_core[44] = 1                        
  mgmt_protect/la_oenb_mprj[109] = 1                          |  user_project_wrapper/la_data_in[44] = 1                     
                                                              |                                                              
Net: soc/la_oenb[10]                                          |Net: \la_data_in_user[43]                                     
  mgmt_core_wrapper/la_oenb[10] = 1                           |  mgmt_protect/la_data_in_core[43] = 1                        
  mgmt_protect/la_oenb_mprj[10] = 1                           |  user_project_wrapper/la_data_in[43] = 1                     
                                                              |                                                              
Net: soc/la_oenb[110]                                         |Net: \la_data_in_user[42]                                     
  mgmt_core_wrapper/la_oenb[110] = 1                          |  mgmt_protect/la_data_in_core[42] = 1                        
  mgmt_protect/la_oenb_mprj[110] = 1                          |  user_project_wrapper/la_data_in[42] = 1                     
                                                              |                                                              
Net: soc/la_oenb[111]                                         |Net: \la_data_in_user[41]                                     
  mgmt_core_wrapper/la_oenb[111] = 1                          |  mgmt_protect/la_data_in_core[41] = 1                        
  mgmt_protect/la_oenb_mprj[111] = 1                          |  user_project_wrapper/la_data_in[41] = 1                     
                                                              |                                                              
Net: soc/la_oenb[112]                                         |Net: \la_data_in_user[40]                                     
  mgmt_core_wrapper/la_oenb[112] = 1                          |  mgmt_protect/la_data_in_core[40] = 1                        
  mgmt_protect/la_oenb_mprj[112] = 1                          |  user_project_wrapper/la_data_in[40] = 1                     
                                                              |                                                              
Net: soc/la_oenb[113]                                         |Net: \la_data_in_user[39]                                     
  mgmt_core_wrapper/la_oenb[113] = 1                          |  mgmt_protect/la_data_in_core[39] = 1                        
  mgmt_protect/la_oenb_mprj[113] = 1                          |  user_project_wrapper/la_data_in[39] = 1                     
                                                              |                                                              
Net: soc/la_oenb[114]                                         |Net: \la_data_in_user[38]                                     
  mgmt_core_wrapper/la_oenb[114] = 1                          |  mgmt_protect/la_data_in_core[38] = 1                        
  mgmt_protect/la_oenb_mprj[114] = 1                          |  user_project_wrapper/la_data_in[38] = 1                     
                                                              |                                                              
Net: soc/la_oenb[115]                                         |Net: \la_data_in_user[37]                                     
  mgmt_core_wrapper/la_oenb[115] = 1                          |  mgmt_protect/la_data_in_core[37] = 1                        
  mgmt_protect/la_oenb_mprj[115] = 1                          |  user_project_wrapper/la_data_in[37] = 1                     
                                                              |                                                              
Net: soc/la_oenb[116]                                         |Net: \la_data_in_user[36]                                     
  mgmt_core_wrapper/la_oenb[116] = 1                          |  mgmt_protect/la_data_in_core[36] = 1                        
  mgmt_protect/la_oenb_mprj[116] = 1                          |  user_project_wrapper/la_data_in[36] = 1                     
                                                              |                                                              
Net: soc/la_oenb[117]                                         |Net: \la_data_in_user[35]                                     
  mgmt_core_wrapper/la_oenb[117] = 1                          |  mgmt_protect/la_data_in_core[35] = 1                        
  mgmt_protect/la_oenb_mprj[117] = 1                          |  user_project_wrapper/la_data_in[35] = 1                     
                                                              |                                                              
Net: soc/la_oenb[118]                                         |Net: \la_data_in_user[34]                                     
  mgmt_core_wrapper/la_oenb[118] = 1                          |  mgmt_protect/la_data_in_core[34] = 1                        
  mgmt_protect/la_oenb_mprj[118] = 1                          |  user_project_wrapper/la_data_in[34] = 1                     
                                                              |                                                              
Net: soc/la_oenb[119]                                         |Net: \la_data_in_user[33]                                     
  mgmt_core_wrapper/la_oenb[119] = 1                          |  mgmt_protect/la_data_in_core[33] = 1                        
  mgmt_protect/la_oenb_mprj[119] = 1                          |  user_project_wrapper/la_data_in[33] = 1                     
                                                              |                                                              
Net: soc/la_oenb[11]                                          |Net: \la_data_in_user[32]                                     
  mgmt_core_wrapper/la_oenb[11] = 1                           |  mgmt_protect/la_data_in_core[32] = 1                        
  mgmt_protect/la_oenb_mprj[11] = 1                           |  user_project_wrapper/la_data_in[32] = 1                     
                                                              |                                                              
Net: soc/la_oenb[120]                                         |Net: \la_data_in_user[31]                                     
  mgmt_core_wrapper/la_oenb[120] = 1                          |  mgmt_protect/la_data_in_core[31] = 1                        
  mgmt_protect/la_oenb_mprj[120] = 1                          |  user_project_wrapper/la_data_in[31] = 1                     
                                                              |                                                              
Net: soc/la_oenb[121]                                         |Net: \la_data_in_user[30]                                     
  mgmt_core_wrapper/la_oenb[121] = 1                          |  mgmt_protect/la_data_in_core[30] = 1                        
  mgmt_protect/la_oenb_mprj[121] = 1                          |  user_project_wrapper/la_data_in[30] = 1                     
                                                              |                                                              
Net: soc/la_oenb[122]                                         |Net: \la_data_in_user[29]                                     
  mgmt_core_wrapper/la_oenb[122] = 1                          |  mgmt_protect/la_data_in_core[29] = 1                        
  mgmt_protect/la_oenb_mprj[122] = 1                          |  user_project_wrapper/la_data_in[29] = 1                     
                                                              |                                                              
Net: soc/la_oenb[123]                                         |Net: \la_data_in_user[28]                                     
  mgmt_core_wrapper/la_oenb[123] = 1                          |  mgmt_protect/la_data_in_core[28] = 1                        
  mgmt_protect/la_oenb_mprj[123] = 1                          |  user_project_wrapper/la_data_in[28] = 1                     
                                                              |                                                              
Net: soc/la_oenb[124]                                         |Net: \la_data_in_user[27]                                     
  mgmt_core_wrapper/la_oenb[124] = 1                          |  mgmt_protect/la_data_in_core[27] = 1                        
  mgmt_protect/la_oenb_mprj[124] = 1                          |  user_project_wrapper/la_data_in[27] = 1                     
                                                              |                                                              
Net: soc/la_oenb[125]                                         |Net: \la_data_in_user[26]                                     
  mgmt_core_wrapper/la_oenb[125] = 1                          |  mgmt_protect/la_data_in_core[26] = 1                        
  mgmt_protect/la_oenb_mprj[125] = 1                          |  user_project_wrapper/la_data_in[26] = 1                     
                                                              |                                                              
Net: soc/la_oenb[126]                                         |Net: \la_data_in_user[25]                                     
  mgmt_core_wrapper/la_oenb[126] = 1                          |  mgmt_protect/la_data_in_core[25] = 1                        
  mgmt_protect/la_oenb_mprj[126] = 1                          |  user_project_wrapper/la_data_in[25] = 1                     
                                                              |                                                              
Net: soc/la_oenb[127]                                         |Net: \la_data_in_user[24]                                     
  mgmt_core_wrapper/la_oenb[127] = 1                          |  mgmt_protect/la_data_in_core[24] = 1                        
  mgmt_protect/la_oenb_mprj[127] = 1                          |  user_project_wrapper/la_data_in[24] = 1                     
                                                              |                                                              
Net: soc/la_oenb[12]                                          |Net: \la_data_in_user[23]                                     
  mgmt_core_wrapper/la_oenb[12] = 1                           |  mgmt_protect/la_data_in_core[23] = 1                        
  mgmt_protect/la_oenb_mprj[12] = 1                           |  user_project_wrapper/la_data_in[23] = 1                     
                                                              |                                                              
Net: soc/la_oenb[13]                                          |Net: \la_data_in_user[22]                                     
  mgmt_core_wrapper/la_oenb[13] = 1                           |  mgmt_protect/la_data_in_core[22] = 1                        
  mgmt_protect/la_oenb_mprj[13] = 1                           |  user_project_wrapper/la_data_in[22] = 1                     
                                                              |                                                              
Net: soc/la_oenb[14]                                          |Net: \la_data_in_user[21]                                     
  mgmt_core_wrapper/la_oenb[14] = 1                           |  mgmt_protect/la_data_in_core[21] = 1                        
  mgmt_protect/la_oenb_mprj[14] = 1                           |  user_project_wrapper/la_data_in[21] = 1                     
                                                              |                                                              
Net: soc/la_oenb[15]                                          |Net: \la_data_in_user[20]                                     
  mgmt_core_wrapper/la_oenb[15] = 1                           |  mgmt_protect/la_data_in_core[20] = 1                        
  mgmt_protect/la_oenb_mprj[15] = 1                           |  user_project_wrapper/la_data_in[20] = 1                     
                                                              |                                                              
Net: soc/la_oenb[16]                                          |Net: \la_data_in_user[19]                                     
  mgmt_core_wrapper/la_oenb[16] = 1                           |  mgmt_protect/la_data_in_core[19] = 1                        
  mgmt_protect/la_oenb_mprj[16] = 1                           |  user_project_wrapper/la_data_in[19] = 1                     
                                                              |                                                              
Net: soc/la_oenb[17]                                          |Net: \la_data_in_user[18]                                     
  mgmt_core_wrapper/la_oenb[17] = 1                           |  mgmt_protect/la_data_in_core[18] = 1                        
  mgmt_protect/la_oenb_mprj[17] = 1                           |  user_project_wrapper/la_data_in[18] = 1                     
                                                              |                                                              
Net: soc/la_oenb[18]                                          |Net: \la_data_in_user[17]                                     
  mgmt_core_wrapper/la_oenb[18] = 1                           |  mgmt_protect/la_data_in_core[17] = 1                        
  mgmt_protect/la_oenb_mprj[18] = 1                           |  user_project_wrapper/la_data_in[17] = 1                     
                                                              |                                                              
Net: soc/la_oenb[19]                                          |Net: \la_data_in_user[16]                                     
  mgmt_core_wrapper/la_oenb[19] = 1                           |  mgmt_protect/la_data_in_core[16] = 1                        
  mgmt_protect/la_oenb_mprj[19] = 1                           |  user_project_wrapper/la_data_in[16] = 1                     
                                                              |                                                              
Net: soc/la_oenb[1]                                           |Net: \la_data_in_user[15]                                     
  mgmt_core_wrapper/la_oenb[1] = 1                            |  mgmt_protect/la_data_in_core[15] = 1                        
  mgmt_protect/la_oenb_mprj[1] = 1                            |  user_project_wrapper/la_data_in[15] = 1                     
                                                              |                                                              
Net: soc/la_oenb[20]                                          |Net: \la_data_in_user[14]                                     
  mgmt_core_wrapper/la_oenb[20] = 1                           |  mgmt_protect/la_data_in_core[14] = 1                        
  mgmt_protect/la_oenb_mprj[20] = 1                           |  user_project_wrapper/la_data_in[14] = 1                     
                                                              |                                                              
Net: soc/la_oenb[21]                                          |Net: \la_data_in_user[13]                                     
  mgmt_core_wrapper/la_oenb[21] = 1                           |  mgmt_protect/la_data_in_core[13] = 1                        
  mgmt_protect/la_oenb_mprj[21] = 1                           |  user_project_wrapper/la_data_in[13] = 1                     
                                                              |                                                              
Net: soc/la_oenb[22]                                          |Net: \la_data_in_user[12]                                     
  mgmt_core_wrapper/la_oenb[22] = 1                           |  mgmt_protect/la_data_in_core[12] = 1                        
  mgmt_protect/la_oenb_mprj[22] = 1                           |  user_project_wrapper/la_data_in[12] = 1                     
                                                              |                                                              
Net: soc/la_oenb[23]                                          |Net: \la_data_in_user[11]                                     
  mgmt_core_wrapper/la_oenb[23] = 1                           |  mgmt_protect/la_data_in_core[11] = 1                        
  mgmt_protect/la_oenb_mprj[23] = 1                           |  user_project_wrapper/la_data_in[11] = 1                     
                                                              |                                                              
Net: soc/la_oenb[24]                                          |Net: \la_data_in_user[10]                                     
  mgmt_core_wrapper/la_oenb[24] = 1                           |  mgmt_protect/la_data_in_core[10] = 1                        
  mgmt_protect/la_oenb_mprj[24] = 1                           |  user_project_wrapper/la_data_in[10] = 1                     
                                                              |                                                              
Net: soc/la_oenb[25]                                          |Net: \la_data_in_user[9]                                      
  mgmt_core_wrapper/la_oenb[25] = 1                           |  mgmt_protect/la_data_in_core[9] = 1                         
  mgmt_protect/la_oenb_mprj[25] = 1                           |  user_project_wrapper/la_data_in[9] = 1                      
                                                              |                                                              
Net: soc/la_oenb[26]                                          |Net: \la_data_in_user[8]                                      
  mgmt_core_wrapper/la_oenb[26] = 1                           |  mgmt_protect/la_data_in_core[8] = 1                         
  mgmt_protect/la_oenb_mprj[26] = 1                           |  user_project_wrapper/la_data_in[8] = 1                      
                                                              |                                                              
Net: soc/la_oenb[27]                                          |Net: \la_data_in_user[7]                                      
  mgmt_core_wrapper/la_oenb[27] = 1                           |  mgmt_protect/la_data_in_core[7] = 1                         
  mgmt_protect/la_oenb_mprj[27] = 1                           |  user_project_wrapper/la_data_in[7] = 1                      
                                                              |                                                              
Net: soc/la_oenb[28]                                          |Net: \la_data_in_user[6]                                      
  mgmt_core_wrapper/la_oenb[28] = 1                           |  mgmt_protect/la_data_in_core[6] = 1                         
  mgmt_protect/la_oenb_mprj[28] = 1                           |  user_project_wrapper/la_data_in[6] = 1                      
                                                              |                                                              
Net: soc/la_oenb[29]                                          |Net: \la_data_in_user[5]                                      
  mgmt_core_wrapper/la_oenb[29] = 1                           |  mgmt_protect/la_data_in_core[5] = 1                         
  mgmt_protect/la_oenb_mprj[29] = 1                           |  user_project_wrapper/la_data_in[5] = 1                      
                                                              |                                                              
Net: soc/la_oenb[2]                                           |Net: \la_data_in_user[4]                                      
  mgmt_core_wrapper/la_oenb[2] = 1                            |  mgmt_protect/la_data_in_core[4] = 1                         
  mgmt_protect/la_oenb_mprj[2] = 1                            |  user_project_wrapper/la_data_in[4] = 1                      
                                                              |                                                              
Net: soc/la_oenb[30]                                          |Net: \la_data_in_user[3]                                      
  mgmt_core_wrapper/la_oenb[30] = 1                           |  mgmt_protect/la_data_in_core[3] = 1                         
  mgmt_protect/la_oenb_mprj[30] = 1                           |  user_project_wrapper/la_data_in[3] = 1                      
                                                              |                                                              
Net: soc/la_oenb[31]                                          |Net: \la_data_in_user[2]                                      
  mgmt_core_wrapper/la_oenb[31] = 1                           |  mgmt_protect/la_data_in_core[2] = 1                         
  mgmt_protect/la_oenb_mprj[31] = 1                           |  user_project_wrapper/la_data_in[2] = 1                      
                                                              |                                                              
Net: soc/la_oenb[32]                                          |Net: \la_data_in_user[1]                                      
  mgmt_core_wrapper/la_oenb[32] = 1                           |  mgmt_protect/la_data_in_core[1] = 1                         
  mgmt_protect/la_oenb_mprj[32] = 1                           |  user_project_wrapper/la_data_in[1] = 1                      
                                                              |                                                              
Net: soc/la_oenb[33]                                          |Net: \la_data_in_user[0]                                      
  mgmt_core_wrapper/la_oenb[33] = 1                           |  mgmt_protect/la_data_in_core[0] = 1                         
  mgmt_protect/la_oenb_mprj[33] = 1                           |  user_project_wrapper/la_data_in[0] = 1                      
                                                              |                                                              
Net: soc/la_oenb[34]                                          |Net: \la_data_in_mprj[127]                                    
  mgmt_core_wrapper/la_oenb[34] = 1                           |  mgmt_protect/la_data_in_mprj[127] = 1                       
  mgmt_protect/la_oenb_mprj[34] = 1                           |  mgmt_core_wrapper/la_input[127] = 1                         
                                                              |                                                              
Net: soc/la_oenb[35]                                          |Net: \la_data_in_mprj[126]                                    
  mgmt_core_wrapper/la_oenb[35] = 1                           |  mgmt_protect/la_data_in_mprj[126] = 1                       
  mgmt_protect/la_oenb_mprj[35] = 1                           |  mgmt_core_wrapper/la_input[126] = 1                         
                                                              |                                                              
Net: soc/la_oenb[36]                                          |Net: \la_data_in_mprj[125]                                    
  mgmt_core_wrapper/la_oenb[36] = 1                           |  mgmt_protect/la_data_in_mprj[125] = 1                       
  mgmt_protect/la_oenb_mprj[36] = 1                           |  mgmt_core_wrapper/la_input[125] = 1                         
                                                              |                                                              
Net: soc/la_oenb[37]                                          |Net: \la_data_in_mprj[124]                                    
  mgmt_core_wrapper/la_oenb[37] = 1                           |  mgmt_protect/la_data_in_mprj[124] = 1                       
  mgmt_protect/la_oenb_mprj[37] = 1                           |  mgmt_core_wrapper/la_input[124] = 1                         
                                                              |                                                              
Net: soc/la_oenb[38]                                          |Net: \la_data_in_mprj[123]                                    
  mgmt_core_wrapper/la_oenb[38] = 1                           |  mgmt_protect/la_data_in_mprj[123] = 1                       
  mgmt_protect/la_oenb_mprj[38] = 1                           |  mgmt_core_wrapper/la_input[123] = 1                         
                                                              |                                                              
Net: soc/la_oenb[39]                                          |Net: \la_data_in_mprj[122]                                    
  mgmt_core_wrapper/la_oenb[39] = 1                           |  mgmt_protect/la_data_in_mprj[122] = 1                       
  mgmt_protect/la_oenb_mprj[39] = 1                           |  mgmt_core_wrapper/la_input[122] = 1                         
                                                              |                                                              
Net: soc/la_oenb[3]                                           |Net: \la_data_in_mprj[121]                                    
  mgmt_core_wrapper/la_oenb[3] = 1                            |  mgmt_protect/la_data_in_mprj[121] = 1                       
  mgmt_protect/la_oenb_mprj[3] = 1                            |  mgmt_core_wrapper/la_input[121] = 1                         
                                                              |                                                              
Net: soc/la_oenb[40]                                          |Net: \la_data_in_mprj[120]                                    
  mgmt_core_wrapper/la_oenb[40] = 1                           |  mgmt_protect/la_data_in_mprj[120] = 1                       
  mgmt_protect/la_oenb_mprj[40] = 1                           |  mgmt_core_wrapper/la_input[120] = 1                         
                                                              |                                                              
Net: soc/la_oenb[41]                                          |Net: \la_data_in_mprj[119]                                    
  mgmt_core_wrapper/la_oenb[41] = 1                           |  mgmt_protect/la_data_in_mprj[119] = 1                       
  mgmt_protect/la_oenb_mprj[41] = 1                           |  mgmt_core_wrapper/la_input[119] = 1                         
                                                              |                                                              
Net: soc/la_oenb[42]                                          |Net: \la_data_in_mprj[118]                                    
  mgmt_core_wrapper/la_oenb[42] = 1                           |  mgmt_protect/la_data_in_mprj[118] = 1                       
  mgmt_protect/la_oenb_mprj[42] = 1                           |  mgmt_core_wrapper/la_input[118] = 1                         
                                                              |                                                              
Net: soc/la_oenb[43]                                          |Net: \la_data_in_mprj[117]                                    
  mgmt_core_wrapper/la_oenb[43] = 1                           |  mgmt_protect/la_data_in_mprj[117] = 1                       
  mgmt_protect/la_oenb_mprj[43] = 1                           |  mgmt_core_wrapper/la_input[117] = 1                         
                                                              |                                                              
Net: soc/la_oenb[44]                                          |Net: \la_data_in_mprj[116]                                    
  mgmt_core_wrapper/la_oenb[44] = 1                           |  mgmt_protect/la_data_in_mprj[116] = 1                       
  mgmt_protect/la_oenb_mprj[44] = 1                           |  mgmt_core_wrapper/la_input[116] = 1                         
                                                              |                                                              
Net: soc/la_oenb[45]                                          |Net: \la_data_in_mprj[115]                                    
  mgmt_core_wrapper/la_oenb[45] = 1                           |  mgmt_protect/la_data_in_mprj[115] = 1                       
  mgmt_protect/la_oenb_mprj[45] = 1                           |  mgmt_core_wrapper/la_input[115] = 1                         
                                                              |                                                              
Net: soc/la_oenb[46]                                          |Net: \la_data_in_mprj[114]                                    
  mgmt_core_wrapper/la_oenb[46] = 1                           |  mgmt_protect/la_data_in_mprj[114] = 1                       
  mgmt_protect/la_oenb_mprj[46] = 1                           |  mgmt_core_wrapper/la_input[114] = 1                         
                                                              |                                                              
Net: soc/la_oenb[47]                                          |Net: \la_data_in_mprj[113]                                    
  mgmt_core_wrapper/la_oenb[47] = 1                           |  mgmt_protect/la_data_in_mprj[113] = 1                       
  mgmt_protect/la_oenb_mprj[47] = 1                           |  mgmt_core_wrapper/la_input[113] = 1                         
                                                              |                                                              
Net: soc/la_oenb[48]                                          |Net: \la_data_in_mprj[112]                                    
  mgmt_core_wrapper/la_oenb[48] = 1                           |  mgmt_protect/la_data_in_mprj[112] = 1                       
  mgmt_protect/la_oenb_mprj[48] = 1                           |  mgmt_core_wrapper/la_input[112] = 1                         
                                                              |                                                              
Net: soc/la_oenb[49]                                          |Net: \la_data_in_mprj[111]                                    
  mgmt_core_wrapper/la_oenb[49] = 1                           |  mgmt_protect/la_data_in_mprj[111] = 1                       
  mgmt_protect/la_oenb_mprj[49] = 1                           |  mgmt_core_wrapper/la_input[111] = 1                         
                                                              |                                                              
Net: soc/la_oenb[4]                                           |Net: \la_data_in_mprj[110]                                    
  mgmt_core_wrapper/la_oenb[4] = 1                            |  mgmt_protect/la_data_in_mprj[110] = 1                       
  mgmt_protect/la_oenb_mprj[4] = 1                            |  mgmt_core_wrapper/la_input[110] = 1                         
                                                              |                                                              
Net: soc/la_oenb[50]                                          |Net: \la_data_in_mprj[109]                                    
  mgmt_core_wrapper/la_oenb[50] = 1                           |  mgmt_protect/la_data_in_mprj[109] = 1                       
  mgmt_protect/la_oenb_mprj[50] = 1                           |  mgmt_core_wrapper/la_input[109] = 1                         
                                                              |                                                              
Net: soc/la_oenb[51]                                          |Net: \la_data_in_mprj[108]                                    
  mgmt_core_wrapper/la_oenb[51] = 1                           |  mgmt_protect/la_data_in_mprj[108] = 1                       
  mgmt_protect/la_oenb_mprj[51] = 1                           |  mgmt_core_wrapper/la_input[108] = 1                         
                                                              |                                                              
Net: soc/la_oenb[52]                                          |Net: \la_data_in_mprj[107]                                    
  mgmt_core_wrapper/la_oenb[52] = 1                           |  mgmt_protect/la_data_in_mprj[107] = 1                       
  mgmt_protect/la_oenb_mprj[52] = 1                           |  mgmt_core_wrapper/la_input[107] = 1                         
                                                              |                                                              
Net: soc/la_oenb[53]                                          |Net: \la_data_in_mprj[106]                                    
  mgmt_core_wrapper/la_oenb[53] = 1                           |  mgmt_protect/la_data_in_mprj[106] = 1                       
  mgmt_protect/la_oenb_mprj[53] = 1                           |  mgmt_core_wrapper/la_input[106] = 1                         
                                                              |                                                              
Net: soc/la_oenb[54]                                          |Net: \la_data_in_mprj[105]                                    
  mgmt_core_wrapper/la_oenb[54] = 1                           |  mgmt_protect/la_data_in_mprj[105] = 1                       
  mgmt_protect/la_oenb_mprj[54] = 1                           |  mgmt_core_wrapper/la_input[105] = 1                         
                                                              |                                                              
Net: soc/la_oenb[55]                                          |Net: \la_data_in_mprj[104]                                    
  mgmt_core_wrapper/la_oenb[55] = 1                           |  mgmt_protect/la_data_in_mprj[104] = 1                       
  mgmt_protect/la_oenb_mprj[55] = 1                           |  mgmt_core_wrapper/la_input[104] = 1                         
                                                              |                                                              
Net: soc/la_oenb[56]                                          |Net: \la_data_in_mprj[103]                                    
  mgmt_core_wrapper/la_oenb[56] = 1                           |  mgmt_protect/la_data_in_mprj[103] = 1                       
  mgmt_protect/la_oenb_mprj[56] = 1                           |  mgmt_core_wrapper/la_input[103] = 1                         
                                                              |                                                              
Net: soc/la_oenb[57]                                          |Net: \la_data_in_mprj[102]                                    
  mgmt_core_wrapper/la_oenb[57] = 1                           |  mgmt_protect/la_data_in_mprj[102] = 1                       
  mgmt_protect/la_oenb_mprj[57] = 1                           |  mgmt_core_wrapper/la_input[102] = 1                         
                                                              |                                                              
Net: soc/la_oenb[58]                                          |Net: \la_data_in_mprj[101]                                    
  mgmt_core_wrapper/la_oenb[58] = 1                           |  mgmt_protect/la_data_in_mprj[101] = 1                       
  mgmt_protect/la_oenb_mprj[58] = 1                           |  mgmt_core_wrapper/la_input[101] = 1                         
                                                              |                                                              
Net: soc/la_oenb[59]                                          |Net: \la_data_in_mprj[100]                                    
  mgmt_core_wrapper/la_oenb[59] = 1                           |  mgmt_protect/la_data_in_mprj[100] = 1                       
  mgmt_protect/la_oenb_mprj[59] = 1                           |  mgmt_core_wrapper/la_input[100] = 1                         
                                                              |                                                              
Net: soc/la_oenb[5]                                           |Net: \la_data_in_mprj[99]                                     
  mgmt_core_wrapper/la_oenb[5] = 1                            |  mgmt_protect/la_data_in_mprj[99] = 1                        
  mgmt_protect/la_oenb_mprj[5] = 1                            |  mgmt_core_wrapper/la_input[99] = 1                          
                                                              |                                                              
Net: soc/la_oenb[60]                                          |Net: \la_data_in_mprj[98]                                     
  mgmt_core_wrapper/la_oenb[60] = 1                           |  mgmt_protect/la_data_in_mprj[98] = 1                        
  mgmt_protect/la_oenb_mprj[60] = 1                           |  mgmt_core_wrapper/la_input[98] = 1                          
                                                              |                                                              
Net: soc/la_oenb[61]                                          |Net: \la_data_in_mprj[97]                                     
  mgmt_core_wrapper/la_oenb[61] = 1                           |  mgmt_protect/la_data_in_mprj[97] = 1                        
  mgmt_protect/la_oenb_mprj[61] = 1                           |  mgmt_core_wrapper/la_input[97] = 1                          
                                                              |                                                              
Net: soc/la_oenb[62]                                          |Net: \la_data_in_mprj[96]                                     
  mgmt_core_wrapper/la_oenb[62] = 1                           |  mgmt_protect/la_data_in_mprj[96] = 1                        
  mgmt_protect/la_oenb_mprj[62] = 1                           |  mgmt_core_wrapper/la_input[96] = 1                          
                                                              |                                                              
Net: soc/la_oenb[63]                                          |Net: \la_data_in_mprj[95]                                     
  mgmt_core_wrapper/la_oenb[63] = 1                           |  mgmt_protect/la_data_in_mprj[95] = 1                        
  mgmt_protect/la_oenb_mprj[63] = 1                           |  mgmt_core_wrapper/la_input[95] = 1                          
                                                              |                                                              
Net: soc/la_oenb[64]                                          |Net: \la_data_in_mprj[94]                                     
  mgmt_core_wrapper/la_oenb[64] = 1                           |  mgmt_protect/la_data_in_mprj[94] = 1                        
  mgmt_protect/la_oenb_mprj[64] = 1                           |  mgmt_core_wrapper/la_input[94] = 1                          
                                                              |                                                              
Net: soc/la_oenb[65]                                          |Net: \la_data_in_mprj[93]                                     
  mgmt_core_wrapper/la_oenb[65] = 1                           |  mgmt_protect/la_data_in_mprj[93] = 1                        
  mgmt_protect/la_oenb_mprj[65] = 1                           |  mgmt_core_wrapper/la_input[93] = 1                          
                                                              |                                                              
Net: soc/la_oenb[66]                                          |Net: \la_data_in_mprj[92]                                     
  mgmt_core_wrapper/la_oenb[66] = 1                           |  mgmt_protect/la_data_in_mprj[92] = 1                        
  mgmt_protect/la_oenb_mprj[66] = 1                           |  mgmt_core_wrapper/la_input[92] = 1                          
                                                              |                                                              
Net: soc/la_oenb[67]                                          |Net: \la_data_in_mprj[91]                                     
  mgmt_core_wrapper/la_oenb[67] = 1                           |  mgmt_protect/la_data_in_mprj[91] = 1                        
  mgmt_protect/la_oenb_mprj[67] = 1                           |  mgmt_core_wrapper/la_input[91] = 1                          
                                                              |                                                              
Net: soc/la_oenb[68]                                          |Net: \la_data_in_mprj[90]                                     
  mgmt_core_wrapper/la_oenb[68] = 1                           |  mgmt_protect/la_data_in_mprj[90] = 1                        
  mgmt_protect/la_oenb_mprj[68] = 1                           |  mgmt_core_wrapper/la_input[90] = 1                          
                                                              |                                                              
Net: soc/la_oenb[69]                                          |Net: \la_data_in_mprj[89]                                     
  mgmt_core_wrapper/la_oenb[69] = 1                           |  mgmt_protect/la_data_in_mprj[89] = 1                        
  mgmt_protect/la_oenb_mprj[69] = 1                           |  mgmt_core_wrapper/la_input[89] = 1                          
                                                              |                                                              
Net: soc/la_oenb[6]                                           |Net: \la_data_in_mprj[88]                                     
  mgmt_core_wrapper/la_oenb[6] = 1                            |  mgmt_protect/la_data_in_mprj[88] = 1                        
  mgmt_protect/la_oenb_mprj[6] = 1                            |  mgmt_core_wrapper/la_input[88] = 1                          
                                                              |                                                              
Net: soc/la_oenb[70]                                          |Net: \la_data_in_mprj[87]                                     
  mgmt_core_wrapper/la_oenb[70] = 1                           |  mgmt_protect/la_data_in_mprj[87] = 1                        
  mgmt_protect/la_oenb_mprj[70] = 1                           |  mgmt_core_wrapper/la_input[87] = 1                          
                                                              |                                                              
Net: soc/la_oenb[71]                                          |Net: \la_data_in_mprj[86]                                     
  mgmt_core_wrapper/la_oenb[71] = 1                           |  mgmt_protect/la_data_in_mprj[86] = 1                        
  mgmt_protect/la_oenb_mprj[71] = 1                           |  mgmt_core_wrapper/la_input[86] = 1                          
                                                              |                                                              
Net: soc/la_oenb[72]                                          |Net: \la_data_in_mprj[85]                                     
  mgmt_core_wrapper/la_oenb[72] = 1                           |  mgmt_protect/la_data_in_mprj[85] = 1                        
  mgmt_protect/la_oenb_mprj[72] = 1                           |  mgmt_core_wrapper/la_input[85] = 1                          
                                                              |                                                              
Net: soc/la_oenb[73]                                          |Net: \la_data_in_mprj[84]                                     
  mgmt_core_wrapper/la_oenb[73] = 1                           |  mgmt_protect/la_data_in_mprj[84] = 1                        
  mgmt_protect/la_oenb_mprj[73] = 1                           |  mgmt_core_wrapper/la_input[84] = 1                          
                                                              |                                                              
Net: soc/la_oenb[74]                                          |Net: \la_data_in_mprj[83]                                     
  mgmt_core_wrapper/la_oenb[74] = 1                           |  mgmt_protect/la_data_in_mprj[83] = 1                        
  mgmt_protect/la_oenb_mprj[74] = 1                           |  mgmt_core_wrapper/la_input[83] = 1                          
                                                              |                                                              
Net: soc/la_oenb[75]                                          |Net: \la_data_in_mprj[82]                                     
  mgmt_core_wrapper/la_oenb[75] = 1                           |  mgmt_protect/la_data_in_mprj[82] = 1                        
  mgmt_protect/la_oenb_mprj[75] = 1                           |  mgmt_core_wrapper/la_input[82] = 1                          
                                                              |                                                              
Net: soc/la_oenb[76]                                          |Net: \la_data_in_mprj[81]                                     
  mgmt_core_wrapper/la_oenb[76] = 1                           |  mgmt_protect/la_data_in_mprj[81] = 1                        
  mgmt_protect/la_oenb_mprj[76] = 1                           |  mgmt_core_wrapper/la_input[81] = 1                          
                                                              |                                                              
Net: soc/la_oenb[77]                                          |Net: \la_data_in_mprj[80]                                     
  mgmt_core_wrapper/la_oenb[77] = 1                           |  mgmt_protect/la_data_in_mprj[80] = 1                        
  mgmt_protect/la_oenb_mprj[77] = 1                           |  mgmt_core_wrapper/la_input[80] = 1                          
                                                              |                                                              
Net: soc/la_oenb[78]                                          |Net: \la_data_in_mprj[79]                                     
  mgmt_core_wrapper/la_oenb[78] = 1                           |  mgmt_protect/la_data_in_mprj[79] = 1                        
  mgmt_protect/la_oenb_mprj[78] = 1                           |  mgmt_core_wrapper/la_input[79] = 1                          
                                                              |                                                              
Net: soc/la_oenb[79]                                          |Net: \la_data_in_mprj[78]                                     
  mgmt_core_wrapper/la_oenb[79] = 1                           |  mgmt_protect/la_data_in_mprj[78] = 1                        
  mgmt_protect/la_oenb_mprj[79] = 1                           |  mgmt_core_wrapper/la_input[78] = 1                          
                                                              |                                                              
Net: soc/la_oenb[7]                                           |Net: \la_data_in_mprj[77]                                     
  mgmt_core_wrapper/la_oenb[7] = 1                            |  mgmt_protect/la_data_in_mprj[77] = 1                        
  mgmt_protect/la_oenb_mprj[7] = 1                            |  mgmt_core_wrapper/la_input[77] = 1                          
                                                              |                                                              
Net: soc/la_oenb[80]                                          |Net: \la_data_in_mprj[76]                                     
  mgmt_core_wrapper/la_oenb[80] = 1                           |  mgmt_protect/la_data_in_mprj[76] = 1                        
  mgmt_protect/la_oenb_mprj[80] = 1                           |  mgmt_core_wrapper/la_input[76] = 1                          
                                                              |                                                              
Net: soc/la_oenb[81]                                          |Net: \la_data_in_mprj[75]                                     
  mgmt_core_wrapper/la_oenb[81] = 1                           |  mgmt_protect/la_data_in_mprj[75] = 1                        
  mgmt_protect/la_oenb_mprj[81] = 1                           |  mgmt_core_wrapper/la_input[75] = 1                          
                                                              |                                                              
Net: soc/la_oenb[82]                                          |Net: \la_data_in_mprj[74]                                     
  mgmt_core_wrapper/la_oenb[82] = 1                           |  mgmt_protect/la_data_in_mprj[74] = 1                        
  mgmt_protect/la_oenb_mprj[82] = 1                           |  mgmt_core_wrapper/la_input[74] = 1                          
                                                              |                                                              
Net: soc/la_oenb[83]                                          |Net: \la_data_in_mprj[73]                                     
  mgmt_core_wrapper/la_oenb[83] = 1                           |  mgmt_protect/la_data_in_mprj[73] = 1                        
  mgmt_protect/la_oenb_mprj[83] = 1                           |  mgmt_core_wrapper/la_input[73] = 1                          
                                                              |                                                              
Net: soc/la_oenb[84]                                          |Net: \la_data_in_mprj[72]                                     
  mgmt_core_wrapper/la_oenb[84] = 1                           |  mgmt_protect/la_data_in_mprj[72] = 1                        
  mgmt_protect/la_oenb_mprj[84] = 1                           |  mgmt_core_wrapper/la_input[72] = 1                          
                                                              |                                                              
Net: soc/la_oenb[85]                                          |Net: \la_data_in_mprj[71]                                     
  mgmt_core_wrapper/la_oenb[85] = 1                           |  mgmt_protect/la_data_in_mprj[71] = 1                        
  mgmt_protect/la_oenb_mprj[85] = 1                           |  mgmt_core_wrapper/la_input[71] = 1                          
                                                              |                                                              
Net: soc/la_oenb[86]                                          |Net: \la_data_in_mprj[70]                                     
  mgmt_core_wrapper/la_oenb[86] = 1                           |  mgmt_protect/la_data_in_mprj[70] = 1                        
  mgmt_protect/la_oenb_mprj[86] = 1                           |  mgmt_core_wrapper/la_input[70] = 1                          
                                                              |                                                              
Net: soc/la_oenb[87]                                          |Net: \la_data_in_mprj[69]                                     
  mgmt_core_wrapper/la_oenb[87] = 1                           |  mgmt_protect/la_data_in_mprj[69] = 1                        
  mgmt_protect/la_oenb_mprj[87] = 1                           |  mgmt_core_wrapper/la_input[69] = 1                          
                                                              |                                                              
Net: soc/la_oenb[88]                                          |Net: \la_data_in_mprj[68]                                     
  mgmt_core_wrapper/la_oenb[88] = 1                           |  mgmt_protect/la_data_in_mprj[68] = 1                        
  mgmt_protect/la_oenb_mprj[88] = 1                           |  mgmt_core_wrapper/la_input[68] = 1                          
                                                              |                                                              
Net: soc/la_oenb[89]                                          |Net: \la_data_in_mprj[67]                                     
  mgmt_core_wrapper/la_oenb[89] = 1                           |  mgmt_protect/la_data_in_mprj[67] = 1                        
  mgmt_protect/la_oenb_mprj[89] = 1                           |  mgmt_core_wrapper/la_input[67] = 1                          
                                                              |                                                              
Net: soc/la_oenb[8]                                           |Net: \la_data_in_mprj[66]                                     
  mgmt_core_wrapper/la_oenb[8] = 1                            |  mgmt_protect/la_data_in_mprj[66] = 1                        
  mgmt_protect/la_oenb_mprj[8] = 1                            |  mgmt_core_wrapper/la_input[66] = 1                          
                                                              |                                                              
Net: soc/la_oenb[90]                                          |Net: \la_data_in_mprj[65]                                     
  mgmt_core_wrapper/la_oenb[90] = 1                           |  mgmt_protect/la_data_in_mprj[65] = 1                        
  mgmt_protect/la_oenb_mprj[90] = 1                           |  mgmt_core_wrapper/la_input[65] = 1                          
                                                              |                                                              
Net: soc/la_oenb[91]                                          |Net: \la_data_in_mprj[64]                                     
  mgmt_core_wrapper/la_oenb[91] = 1                           |  mgmt_protect/la_data_in_mprj[64] = 1                        
  mgmt_protect/la_oenb_mprj[91] = 1                           |  mgmt_core_wrapper/la_input[64] = 1                          
                                                              |                                                              
Net: soc/la_oenb[92]                                          |Net: \la_data_in_mprj[63]                                     
  mgmt_core_wrapper/la_oenb[92] = 1                           |  mgmt_protect/la_data_in_mprj[63] = 1                        
  mgmt_protect/la_oenb_mprj[92] = 1                           |  mgmt_core_wrapper/la_input[63] = 1                          
                                                              |                                                              
Net: soc/la_oenb[93]                                          |Net: \la_data_in_mprj[62]                                     
  mgmt_core_wrapper/la_oenb[93] = 1                           |  mgmt_protect/la_data_in_mprj[62] = 1                        
  mgmt_protect/la_oenb_mprj[93] = 1                           |  mgmt_core_wrapper/la_input[62] = 1                          
                                                              |                                                              
Net: soc/la_oenb[94]                                          |Net: \la_data_in_mprj[61]                                     
  mgmt_core_wrapper/la_oenb[94] = 1                           |  mgmt_protect/la_data_in_mprj[61] = 1                        
  mgmt_protect/la_oenb_mprj[94] = 1                           |  mgmt_core_wrapper/la_input[61] = 1                          
                                                              |                                                              
Net: soc/la_oenb[95]                                          |Net: \la_data_in_mprj[60]                                     
  mgmt_core_wrapper/la_oenb[95] = 1                           |  mgmt_protect/la_data_in_mprj[60] = 1                        
  mgmt_protect/la_oenb_mprj[95] = 1                           |  mgmt_core_wrapper/la_input[60] = 1                          
                                                              |                                                              
Net: soc/la_oenb[96]                                          |Net: \la_data_in_mprj[59]                                     
  mgmt_core_wrapper/la_oenb[96] = 1                           |  mgmt_protect/la_data_in_mprj[59] = 1                        
  mgmt_protect/la_oenb_mprj[96] = 1                           |  mgmt_core_wrapper/la_input[59] = 1                          
                                                              |                                                              
Net: soc/la_oenb[97]                                          |Net: \la_data_in_mprj[58]                                     
  mgmt_core_wrapper/la_oenb[97] = 1                           |  mgmt_protect/la_data_in_mprj[58] = 1                        
  mgmt_protect/la_oenb_mprj[97] = 1                           |  mgmt_core_wrapper/la_input[58] = 1                          
                                                              |                                                              
Net: soc/la_oenb[98]                                          |Net: \la_data_in_mprj[57]                                     
  mgmt_core_wrapper/la_oenb[98] = 1                           |  mgmt_protect/la_data_in_mprj[57] = 1                        
  mgmt_protect/la_oenb_mprj[98] = 1                           |  mgmt_core_wrapper/la_input[57] = 1                          
                                                              |                                                              
Net: soc/la_oenb[99]                                          |Net: \la_data_in_mprj[56]                                     
  mgmt_core_wrapper/la_oenb[99] = 1                           |  mgmt_protect/la_data_in_mprj[56] = 1                        
  mgmt_protect/la_oenb_mprj[99] = 1                           |  mgmt_core_wrapper/la_input[56] = 1                          
                                                              |                                                              
Net: soc/la_oenb[9]                                           |Net: \la_data_in_mprj[55]                                     
  mgmt_core_wrapper/la_oenb[9] = 1                            |  mgmt_protect/la_data_in_mprj[55] = 1                        
  mgmt_protect/la_oenb_mprj[9] = 1                            |  mgmt_core_wrapper/la_input[55] = 1                          
                                                              |                                                              
Net: soc/la_output[0]                                         |Net: \la_data_in_mprj[54]                                     
  mgmt_core_wrapper/la_output[0] = 1                          |  mgmt_protect/la_data_in_mprj[54] = 1                        
  mgmt_protect/la_data_out_mprj[0] = 1                        |  mgmt_core_wrapper/la_input[54] = 1                          
                                                              |                                                              
Net: soc/la_output[100]                                       |Net: \la_data_in_mprj[53]                                     
  mgmt_core_wrapper/la_output[100] = 1                        |  mgmt_protect/la_data_in_mprj[53] = 1                        
  mgmt_protect/la_data_out_mprj[100] = 1                      |  mgmt_core_wrapper/la_input[53] = 1                          
                                                              |                                                              
Net: soc/la_output[101]                                       |Net: \la_data_in_mprj[52]                                     
  mgmt_core_wrapper/la_output[101] = 1                        |  mgmt_protect/la_data_in_mprj[52] = 1                        
  mgmt_protect/la_data_out_mprj[101] = 1                      |  mgmt_core_wrapper/la_input[52] = 1                          
                                                              |                                                              
Net: soc/la_output[102]                                       |Net: \la_data_in_mprj[51]                                     
  mgmt_core_wrapper/la_output[102] = 1                        |  mgmt_protect/la_data_in_mprj[51] = 1                        
  mgmt_protect/la_data_out_mprj[102] = 1                      |  mgmt_core_wrapper/la_input[51] = 1                          
                                                              |                                                              
Net: soc/la_output[103]                                       |Net: \la_data_in_mprj[50]                                     
  mgmt_core_wrapper/la_output[103] = 1                        |  mgmt_protect/la_data_in_mprj[50] = 1                        
  mgmt_protect/la_data_out_mprj[103] = 1                      |  mgmt_core_wrapper/la_input[50] = 1                          
                                                              |                                                              
Net: soc/la_output[104]                                       |Net: \la_data_in_mprj[49]                                     
  mgmt_core_wrapper/la_output[104] = 1                        |  mgmt_protect/la_data_in_mprj[49] = 1                        
  mgmt_protect/la_data_out_mprj[104] = 1                      |  mgmt_core_wrapper/la_input[49] = 1                          
                                                              |                                                              
Net: soc/la_output[105]                                       |Net: \la_data_in_mprj[48]                                     
  mgmt_core_wrapper/la_output[105] = 1                        |  mgmt_protect/la_data_in_mprj[48] = 1                        
  mgmt_protect/la_data_out_mprj[105] = 1                      |  mgmt_core_wrapper/la_input[48] = 1                          
                                                              |                                                              
Net: soc/la_output[106]                                       |Net: \la_data_in_mprj[47]                                     
  mgmt_core_wrapper/la_output[106] = 1                        |  mgmt_protect/la_data_in_mprj[47] = 1                        
  mgmt_protect/la_data_out_mprj[106] = 1                      |  mgmt_core_wrapper/la_input[47] = 1                          
                                                              |                                                              
Net: soc/la_output[107]                                       |Net: \la_data_in_mprj[46]                                     
  mgmt_core_wrapper/la_output[107] = 1                        |  mgmt_protect/la_data_in_mprj[46] = 1                        
  mgmt_protect/la_data_out_mprj[107] = 1                      |  mgmt_core_wrapper/la_input[46] = 1                          
                                                              |                                                              
Net: soc/la_output[108]                                       |Net: \la_data_in_mprj[45]                                     
  mgmt_core_wrapper/la_output[108] = 1                        |  mgmt_protect/la_data_in_mprj[45] = 1                        
  mgmt_protect/la_data_out_mprj[108] = 1                      |  mgmt_core_wrapper/la_input[45] = 1                          
                                                              |                                                              
Net: soc/la_output[109]                                       |Net: \la_data_in_mprj[44]                                     
  mgmt_core_wrapper/la_output[109] = 1                        |  mgmt_protect/la_data_in_mprj[44] = 1                        
  mgmt_protect/la_data_out_mprj[109] = 1                      |  mgmt_core_wrapper/la_input[44] = 1                          
                                                              |                                                              
Net: soc/la_output[10]                                        |Net: \la_data_in_mprj[43]                                     
  mgmt_core_wrapper/la_output[10] = 1                         |  mgmt_protect/la_data_in_mprj[43] = 1                        
  mgmt_protect/la_data_out_mprj[10] = 1                       |  mgmt_core_wrapper/la_input[43] = 1                          
                                                              |                                                              
Net: soc/la_output[110]                                       |Net: \la_data_in_mprj[42]                                     
  mgmt_core_wrapper/la_output[110] = 1                        |  mgmt_protect/la_data_in_mprj[42] = 1                        
  mgmt_protect/la_data_out_mprj[110] = 1                      |  mgmt_core_wrapper/la_input[42] = 1                          
                                                              |                                                              
Net: soc/la_output[111]                                       |Net: \la_data_in_mprj[41]                                     
  mgmt_core_wrapper/la_output[111] = 1                        |  mgmt_protect/la_data_in_mprj[41] = 1                        
  mgmt_protect/la_data_out_mprj[111] = 1                      |  mgmt_core_wrapper/la_input[41] = 1                          
                                                              |                                                              
Net: soc/la_output[112]                                       |Net: \la_data_in_mprj[40]                                     
  mgmt_core_wrapper/la_output[112] = 1                        |  mgmt_protect/la_data_in_mprj[40] = 1                        
  mgmt_protect/la_data_out_mprj[112] = 1                      |  mgmt_core_wrapper/la_input[40] = 1                          
                                                              |                                                              
Net: soc/la_output[113]                                       |Net: \la_data_in_mprj[39]                                     
  mgmt_core_wrapper/la_output[113] = 1                        |  mgmt_protect/la_data_in_mprj[39] = 1                        
  mgmt_protect/la_data_out_mprj[113] = 1                      |  mgmt_core_wrapper/la_input[39] = 1                          
                                                              |                                                              
Net: soc/la_output[114]                                       |Net: \la_data_in_mprj[38]                                     
  mgmt_core_wrapper/la_output[114] = 1                        |  mgmt_protect/la_data_in_mprj[38] = 1                        
  mgmt_protect/la_data_out_mprj[114] = 1                      |  mgmt_core_wrapper/la_input[38] = 1                          
                                                              |                                                              
Net: soc/la_output[115]                                       |Net: \la_data_in_mprj[37]                                     
  mgmt_core_wrapper/la_output[115] = 1                        |  mgmt_protect/la_data_in_mprj[37] = 1                        
  mgmt_protect/la_data_out_mprj[115] = 1                      |  mgmt_core_wrapper/la_input[37] = 1                          
                                                              |                                                              
Net: soc/la_output[116]                                       |Net: \la_data_in_mprj[36]                                     
  mgmt_core_wrapper/la_output[116] = 1                        |  mgmt_protect/la_data_in_mprj[36] = 1                        
  mgmt_protect/la_data_out_mprj[116] = 1                      |  mgmt_core_wrapper/la_input[36] = 1                          
                                                              |                                                              
Net: soc/la_output[117]                                       |Net: \la_data_in_mprj[35]                                     
  mgmt_core_wrapper/la_output[117] = 1                        |  mgmt_protect/la_data_in_mprj[35] = 1                        
  mgmt_protect/la_data_out_mprj[117] = 1                      |  mgmt_core_wrapper/la_input[35] = 1                          
                                                              |                                                              
Net: soc/la_output[118]                                       |Net: \la_data_in_mprj[34]                                     
  mgmt_core_wrapper/la_output[118] = 1                        |  mgmt_protect/la_data_in_mprj[34] = 1                        
  mgmt_protect/la_data_out_mprj[118] = 1                      |  mgmt_core_wrapper/la_input[34] = 1                          
                                                              |                                                              
Net: soc/la_output[119]                                       |Net: \la_data_in_mprj[33]                                     
  mgmt_core_wrapper/la_output[119] = 1                        |  mgmt_protect/la_data_in_mprj[33] = 1                        
  mgmt_protect/la_data_out_mprj[119] = 1                      |  mgmt_core_wrapper/la_input[33] = 1                          
                                                              |                                                              
Net: soc/la_output[11]                                        |Net: \la_data_in_mprj[32]                                     
  mgmt_core_wrapper/la_output[11] = 1                         |  mgmt_protect/la_data_in_mprj[32] = 1                        
  mgmt_protect/la_data_out_mprj[11] = 1                       |  mgmt_core_wrapper/la_input[32] = 1                          
                                                              |                                                              
Net: soc/la_output[120]                                       |Net: \la_data_in_mprj[31]                                     
  mgmt_core_wrapper/la_output[120] = 1                        |  mgmt_protect/la_data_in_mprj[31] = 1                        
  mgmt_protect/la_data_out_mprj[120] = 1                      |  mgmt_core_wrapper/la_input[31] = 1                          
                                                              |                                                              
Net: soc/la_output[121]                                       |Net: \la_data_in_mprj[30]                                     
  mgmt_core_wrapper/la_output[121] = 1                        |  mgmt_protect/la_data_in_mprj[30] = 1                        
  mgmt_protect/la_data_out_mprj[121] = 1                      |  mgmt_core_wrapper/la_input[30] = 1                          
                                                              |                                                              
Net: soc/la_output[122]                                       |Net: \la_data_in_mprj[29]                                     
  mgmt_core_wrapper/la_output[122] = 1                        |  mgmt_protect/la_data_in_mprj[29] = 1                        
  mgmt_protect/la_data_out_mprj[122] = 1                      |  mgmt_core_wrapper/la_input[29] = 1                          
                                                              |                                                              
Net: soc/la_output[123]                                       |Net: \la_data_in_mprj[28]                                     
  mgmt_core_wrapper/la_output[123] = 1                        |  mgmt_protect/la_data_in_mprj[28] = 1                        
  mgmt_protect/la_data_out_mprj[123] = 1                      |  mgmt_core_wrapper/la_input[28] = 1                          
                                                              |                                                              
Net: soc/la_output[124]                                       |Net: \la_data_in_mprj[27]                                     
  mgmt_core_wrapper/la_output[124] = 1                        |  mgmt_protect/la_data_in_mprj[27] = 1                        
  mgmt_protect/la_data_out_mprj[124] = 1                      |  mgmt_core_wrapper/la_input[27] = 1                          
                                                              |                                                              
Net: soc/la_output[125]                                       |Net: \la_data_in_mprj[26]                                     
  mgmt_core_wrapper/la_output[125] = 1                        |  mgmt_protect/la_data_in_mprj[26] = 1                        
  mgmt_protect/la_data_out_mprj[125] = 1                      |  mgmt_core_wrapper/la_input[26] = 1                          
                                                              |                                                              
Net: soc/la_output[126]                                       |Net: \la_data_in_mprj[25]                                     
  mgmt_core_wrapper/la_output[126] = 1                        |  mgmt_protect/la_data_in_mprj[25] = 1                        
  mgmt_protect/la_data_out_mprj[126] = 1                      |  mgmt_core_wrapper/la_input[25] = 1                          
                                                              |                                                              
Net: soc/la_output[127]                                       |Net: \la_data_in_mprj[24]                                     
  mgmt_core_wrapper/la_output[127] = 1                        |  mgmt_protect/la_data_in_mprj[24] = 1                        
  mgmt_protect/la_data_out_mprj[127] = 1                      |  mgmt_core_wrapper/la_input[24] = 1                          
                                                              |                                                              
Net: soc/la_output[12]                                        |Net: \la_data_in_mprj[23]                                     
  mgmt_core_wrapper/la_output[12] = 1                         |  mgmt_protect/la_data_in_mprj[23] = 1                        
  mgmt_protect/la_data_out_mprj[12] = 1                       |  mgmt_core_wrapper/la_input[23] = 1                          
                                                              |                                                              
Net: soc/la_output[13]                                        |Net: \la_data_in_mprj[22]                                     
  mgmt_core_wrapper/la_output[13] = 1                         |  mgmt_protect/la_data_in_mprj[22] = 1                        
  mgmt_protect/la_data_out_mprj[13] = 1                       |  mgmt_core_wrapper/la_input[22] = 1                          
                                                              |                                                              
Net: soc/la_output[14]                                        |Net: \la_data_in_mprj[21]                                     
  mgmt_core_wrapper/la_output[14] = 1                         |  mgmt_protect/la_data_in_mprj[21] = 1                        
  mgmt_protect/la_data_out_mprj[14] = 1                       |  mgmt_core_wrapper/la_input[21] = 1                          
                                                              |                                                              
Net: soc/la_output[15]                                        |Net: \la_data_in_mprj[20]                                     
  mgmt_core_wrapper/la_output[15] = 1                         |  mgmt_protect/la_data_in_mprj[20] = 1                        
  mgmt_protect/la_data_out_mprj[15] = 1                       |  mgmt_core_wrapper/la_input[20] = 1                          
                                                              |                                                              
Net: soc/la_output[16]                                        |Net: \la_data_in_mprj[19]                                     
  mgmt_core_wrapper/la_output[16] = 1                         |  mgmt_protect/la_data_in_mprj[19] = 1                        
  mgmt_protect/la_data_out_mprj[16] = 1                       |  mgmt_core_wrapper/la_input[19] = 1                          
                                                              |                                                              
Net: soc/la_output[17]                                        |Net: \la_data_in_mprj[18]                                     
  mgmt_core_wrapper/la_output[17] = 1                         |  mgmt_protect/la_data_in_mprj[18] = 1                        
  mgmt_protect/la_data_out_mprj[17] = 1                       |  mgmt_core_wrapper/la_input[18] = 1                          
                                                              |                                                              
Net: soc/la_output[18]                                        |Net: \la_data_in_mprj[17]                                     
  mgmt_core_wrapper/la_output[18] = 1                         |  mgmt_protect/la_data_in_mprj[17] = 1                        
  mgmt_protect/la_data_out_mprj[18] = 1                       |  mgmt_core_wrapper/la_input[17] = 1                          
                                                              |                                                              
Net: soc/la_output[19]                                        |Net: \la_data_in_mprj[16]                                     
  mgmt_core_wrapper/la_output[19] = 1                         |  mgmt_protect/la_data_in_mprj[16] = 1                        
  mgmt_protect/la_data_out_mprj[19] = 1                       |  mgmt_core_wrapper/la_input[16] = 1                          
                                                              |                                                              
Net: soc/la_output[1]                                         |Net: \la_data_in_mprj[15]                                     
  mgmt_core_wrapper/la_output[1] = 1                          |  mgmt_protect/la_data_in_mprj[15] = 1                        
  mgmt_protect/la_data_out_mprj[1] = 1                        |  mgmt_core_wrapper/la_input[15] = 1                          
                                                              |                                                              
Net: soc/la_output[20]                                        |Net: \la_data_in_mprj[14]                                     
  mgmt_core_wrapper/la_output[20] = 1                         |  mgmt_protect/la_data_in_mprj[14] = 1                        
  mgmt_protect/la_data_out_mprj[20] = 1                       |  mgmt_core_wrapper/la_input[14] = 1                          
                                                              |                                                              
Net: soc/la_output[21]                                        |Net: \la_data_in_mprj[13]                                     
  mgmt_core_wrapper/la_output[21] = 1                         |  mgmt_protect/la_data_in_mprj[13] = 1                        
  mgmt_protect/la_data_out_mprj[21] = 1                       |  mgmt_core_wrapper/la_input[13] = 1                          
                                                              |                                                              
Net: soc/la_output[22]                                        |Net: \la_data_in_mprj[12]                                     
  mgmt_core_wrapper/la_output[22] = 1                         |  mgmt_protect/la_data_in_mprj[12] = 1                        
  mgmt_protect/la_data_out_mprj[22] = 1                       |  mgmt_core_wrapper/la_input[12] = 1                          
                                                              |                                                              
Net: soc/la_output[23]                                        |Net: \la_data_in_mprj[11]                                     
  mgmt_core_wrapper/la_output[23] = 1                         |  mgmt_protect/la_data_in_mprj[11] = 1                        
  mgmt_protect/la_data_out_mprj[23] = 1                       |  mgmt_core_wrapper/la_input[11] = 1                          
                                                              |                                                              
Net: soc/la_output[24]                                        |Net: \la_data_in_mprj[10]                                     
  mgmt_core_wrapper/la_output[24] = 1                         |  mgmt_protect/la_data_in_mprj[10] = 1                        
  mgmt_protect/la_data_out_mprj[24] = 1                       |  mgmt_core_wrapper/la_input[10] = 1                          
                                                              |                                                              
Net: soc/la_output[25]                                        |Net: \la_data_in_mprj[9]                                      
  mgmt_core_wrapper/la_output[25] = 1                         |  mgmt_protect/la_data_in_mprj[9] = 1                         
  mgmt_protect/la_data_out_mprj[25] = 1                       |  mgmt_core_wrapper/la_input[9] = 1                           
                                                              |                                                              
Net: soc/la_output[26]                                        |Net: \la_data_in_mprj[8]                                      
  mgmt_core_wrapper/la_output[26] = 1                         |  mgmt_protect/la_data_in_mprj[8] = 1                         
  mgmt_protect/la_data_out_mprj[26] = 1                       |  mgmt_core_wrapper/la_input[8] = 1                           
                                                              |                                                              
Net: soc/la_output[27]                                        |Net: \la_data_in_mprj[7]                                      
  mgmt_core_wrapper/la_output[27] = 1                         |  mgmt_protect/la_data_in_mprj[7] = 1                         
  mgmt_protect/la_data_out_mprj[27] = 1                       |  mgmt_core_wrapper/la_input[7] = 1                           
                                                              |                                                              
Net: soc/la_output[28]                                        |Net: \la_data_in_mprj[6]                                      
  mgmt_core_wrapper/la_output[28] = 1                         |  mgmt_protect/la_data_in_mprj[6] = 1                         
  mgmt_protect/la_data_out_mprj[28] = 1                       |  mgmt_core_wrapper/la_input[6] = 1                           
                                                              |                                                              
Net: soc/la_output[29]                                        |Net: \la_data_in_mprj[5]                                      
  mgmt_core_wrapper/la_output[29] = 1                         |  mgmt_protect/la_data_in_mprj[5] = 1                         
  mgmt_protect/la_data_out_mprj[29] = 1                       |  mgmt_core_wrapper/la_input[5] = 1                           
                                                              |                                                              
Net: soc/la_output[2]                                         |Net: \la_data_in_mprj[4]                                      
  mgmt_core_wrapper/la_output[2] = 1                          |  mgmt_protect/la_data_in_mprj[4] = 1                         
  mgmt_protect/la_data_out_mprj[2] = 1                        |  mgmt_core_wrapper/la_input[4] = 1                           
                                                              |                                                              
Net: soc/la_output[30]                                        |Net: \la_data_in_mprj[3]                                      
  mgmt_core_wrapper/la_output[30] = 1                         |  mgmt_protect/la_data_in_mprj[3] = 1                         
  mgmt_protect/la_data_out_mprj[30] = 1                       |  mgmt_core_wrapper/la_input[3] = 1                           
                                                              |                                                              
Net: soc/la_output[31]                                        |Net: \la_data_in_mprj[2]                                      
  mgmt_core_wrapper/la_output[31] = 1                         |  mgmt_protect/la_data_in_mprj[2] = 1                         
  mgmt_protect/la_data_out_mprj[31] = 1                       |  mgmt_core_wrapper/la_input[2] = 1                           
                                                              |                                                              
Net: soc/la_output[32]                                        |Net: \la_data_in_mprj[1]                                      
  mgmt_core_wrapper/la_output[32] = 1                         |  mgmt_protect/la_data_in_mprj[1] = 1                         
  mgmt_protect/la_data_out_mprj[32] = 1                       |  mgmt_core_wrapper/la_input[1] = 1                           
                                                              |                                                              
Net: soc/la_output[33]                                        |Net: \la_data_in_mprj[0]                                      
  mgmt_core_wrapper/la_output[33] = 1                         |  mgmt_protect/la_data_in_mprj[0] = 1                         
  mgmt_protect/la_data_out_mprj[33] = 1                       |  mgmt_core_wrapper/la_input[0] = 1                           
                                                              |                                                              
Net: soc/la_output[34]                                        |Net: \la_data_out_user[127]                                   
  mgmt_core_wrapper/la_output[34] = 1                         |  mgmt_protect/la_data_out_core[127] = 1                      
  mgmt_protect/la_data_out_mprj[34] = 1                       |  user_project_wrapper/la_data_out[127] = 1                   
                                                              |                                                              
Net: soc/la_output[35]                                        |Net: \la_data_out_user[126]                                   
  mgmt_core_wrapper/la_output[35] = 1                         |  mgmt_protect/la_data_out_core[126] = 1                      
  mgmt_protect/la_data_out_mprj[35] = 1                       |  user_project_wrapper/la_data_out[126] = 1                   
                                                              |                                                              
Net: soc/la_output[36]                                        |Net: \la_data_out_user[125]                                   
  mgmt_core_wrapper/la_output[36] = 1                         |  mgmt_protect/la_data_out_core[125] = 1                      
  mgmt_protect/la_data_out_mprj[36] = 1                       |  user_project_wrapper/la_data_out[125] = 1                   
                                                              |                                                              
Net: soc/la_output[37]                                        |Net: \la_data_out_user[124]                                   
  mgmt_core_wrapper/la_output[37] = 1                         |  mgmt_protect/la_data_out_core[124] = 1                      
  mgmt_protect/la_data_out_mprj[37] = 1                       |  user_project_wrapper/la_data_out[124] = 1                   
                                                              |                                                              
Net: soc/la_output[38]                                        |Net: \la_data_out_user[123]                                   
  mgmt_core_wrapper/la_output[38] = 1                         |  mgmt_protect/la_data_out_core[123] = 1                      
  mgmt_protect/la_data_out_mprj[38] = 1                       |  user_project_wrapper/la_data_out[123] = 1                   
                                                              |                                                              
Net: soc/la_output[39]                                        |Net: \la_data_out_user[122]                                   
  mgmt_core_wrapper/la_output[39] = 1                         |  mgmt_protect/la_data_out_core[122] = 1                      
  mgmt_protect/la_data_out_mprj[39] = 1                       |  user_project_wrapper/la_data_out[122] = 1                   
                                                              |                                                              
Net: soc/la_output[3]                                         |Net: \la_data_out_user[121]                                   
  mgmt_core_wrapper/la_output[3] = 1                          |  mgmt_protect/la_data_out_core[121] = 1                      
  mgmt_protect/la_data_out_mprj[3] = 1                        |  user_project_wrapper/la_data_out[121] = 1                   
                                                              |                                                              
Net: soc/la_output[40]                                        |Net: \la_data_out_user[120]                                   
  mgmt_core_wrapper/la_output[40] = 1                         |  mgmt_protect/la_data_out_core[120] = 1                      
  mgmt_protect/la_data_out_mprj[40] = 1                       |  user_project_wrapper/la_data_out[120] = 1                   
                                                              |                                                              
Net: soc/la_output[41]                                        |Net: \la_data_out_user[119]                                   
  mgmt_core_wrapper/la_output[41] = 1                         |  mgmt_protect/la_data_out_core[119] = 1                      
  mgmt_protect/la_data_out_mprj[41] = 1                       |  user_project_wrapper/la_data_out[119] = 1                   
                                                              |                                                              
Net: soc/la_output[42]                                        |Net: \la_data_out_user[118]                                   
  mgmt_core_wrapper/la_output[42] = 1                         |  mgmt_protect/la_data_out_core[118] = 1                      
  mgmt_protect/la_data_out_mprj[42] = 1                       |  user_project_wrapper/la_data_out[118] = 1                   
                                                              |                                                              
Net: soc/la_output[43]                                        |Net: \la_data_out_user[117]                                   
  mgmt_core_wrapper/la_output[43] = 1                         |  mgmt_protect/la_data_out_core[117] = 1                      
  mgmt_protect/la_data_out_mprj[43] = 1                       |  user_project_wrapper/la_data_out[117] = 1                   
                                                              |                                                              
Net: soc/la_output[44]                                        |Net: \la_data_out_user[116]                                   
  mgmt_core_wrapper/la_output[44] = 1                         |  mgmt_protect/la_data_out_core[116] = 1                      
  mgmt_protect/la_data_out_mprj[44] = 1                       |  user_project_wrapper/la_data_out[116] = 1                   
                                                              |                                                              
Net: soc/la_output[45]                                        |Net: \la_data_out_user[115]                                   
  mgmt_core_wrapper/la_output[45] = 1                         |  mgmt_protect/la_data_out_core[115] = 1                      
  mgmt_protect/la_data_out_mprj[45] = 1                       |  user_project_wrapper/la_data_out[115] = 1                   
                                                              |                                                              
Net: soc/la_output[46]                                        |Net: \la_data_out_user[114]                                   
  mgmt_core_wrapper/la_output[46] = 1                         |  mgmt_protect/la_data_out_core[114] = 1                      
  mgmt_protect/la_data_out_mprj[46] = 1                       |  user_project_wrapper/la_data_out[114] = 1                   
                                                              |                                                              
Net: soc/la_output[47]                                        |Net: \la_data_out_user[113]                                   
  mgmt_core_wrapper/la_output[47] = 1                         |  mgmt_protect/la_data_out_core[113] = 1                      
  mgmt_protect/la_data_out_mprj[47] = 1                       |  user_project_wrapper/la_data_out[113] = 1                   
                                                              |                                                              
Net: soc/la_output[48]                                        |Net: \la_data_out_user[112]                                   
  mgmt_core_wrapper/la_output[48] = 1                         |  mgmt_protect/la_data_out_core[112] = 1                      
  mgmt_protect/la_data_out_mprj[48] = 1                       |  user_project_wrapper/la_data_out[112] = 1                   
                                                              |                                                              
Net: soc/la_output[49]                                        |Net: \la_data_out_user[111]                                   
  mgmt_core_wrapper/la_output[49] = 1                         |  mgmt_protect/la_data_out_core[111] = 1                      
  mgmt_protect/la_data_out_mprj[49] = 1                       |  user_project_wrapper/la_data_out[111] = 1                   
                                                              |                                                              
Net: soc/la_output[4]                                         |Net: \la_data_out_user[110]                                   
  mgmt_core_wrapper/la_output[4] = 1                          |  mgmt_protect/la_data_out_core[110] = 1                      
  mgmt_protect/la_data_out_mprj[4] = 1                        |  user_project_wrapper/la_data_out[110] = 1                   
                                                              |                                                              
Net: soc/la_output[50]                                        |Net: \la_data_out_user[109]                                   
  mgmt_core_wrapper/la_output[50] = 1                         |  mgmt_protect/la_data_out_core[109] = 1                      
  mgmt_protect/la_data_out_mprj[50] = 1                       |  user_project_wrapper/la_data_out[109] = 1                   
                                                              |                                                              
Net: soc/la_output[51]                                        |Net: \la_data_out_user[108]                                   
  mgmt_core_wrapper/la_output[51] = 1                         |  mgmt_protect/la_data_out_core[108] = 1                      
  mgmt_protect/la_data_out_mprj[51] = 1                       |  user_project_wrapper/la_data_out[108] = 1                   
                                                              |                                                              
Net: soc/la_output[52]                                        |Net: \la_data_out_user[107]                                   
  mgmt_core_wrapper/la_output[52] = 1                         |  mgmt_protect/la_data_out_core[107] = 1                      
  mgmt_protect/la_data_out_mprj[52] = 1                       |  user_project_wrapper/la_data_out[107] = 1                   
                                                              |                                                              
Net: soc/la_output[53]                                        |Net: \la_data_out_user[106]                                   
  mgmt_core_wrapper/la_output[53] = 1                         |  mgmt_protect/la_data_out_core[106] = 1                      
  mgmt_protect/la_data_out_mprj[53] = 1                       |  user_project_wrapper/la_data_out[106] = 1                   
                                                              |                                                              
Net: soc/la_output[54]                                        |Net: \la_data_out_user[105]                                   
  mgmt_core_wrapper/la_output[54] = 1                         |  mgmt_protect/la_data_out_core[105] = 1                      
  mgmt_protect/la_data_out_mprj[54] = 1                       |  user_project_wrapper/la_data_out[105] = 1                   
                                                              |                                                              
Net: soc/la_output[55]                                        |Net: \la_data_out_user[104]                                   
  mgmt_core_wrapper/la_output[55] = 1                         |  mgmt_protect/la_data_out_core[104] = 1                      
  mgmt_protect/la_data_out_mprj[55] = 1                       |  user_project_wrapper/la_data_out[104] = 1                   
                                                              |                                                              
Net: soc/la_output[56]                                        |Net: \la_data_out_user[103]                                   
  mgmt_core_wrapper/la_output[56] = 1                         |  mgmt_protect/la_data_out_core[103] = 1                      
  mgmt_protect/la_data_out_mprj[56] = 1                       |  user_project_wrapper/la_data_out[103] = 1                   
                                                              |                                                              
Net: soc/la_output[57]                                        |Net: \la_data_out_user[102]                                   
  mgmt_core_wrapper/la_output[57] = 1                         |  mgmt_protect/la_data_out_core[102] = 1                      
  mgmt_protect/la_data_out_mprj[57] = 1                       |  user_project_wrapper/la_data_out[102] = 1                   
                                                              |                                                              
Net: soc/la_output[58]                                        |Net: \la_data_out_user[101]                                   
  mgmt_core_wrapper/la_output[58] = 1                         |  mgmt_protect/la_data_out_core[101] = 1                      
  mgmt_protect/la_data_out_mprj[58] = 1                       |  user_project_wrapper/la_data_out[101] = 1                   
                                                              |                                                              
Net: soc/la_output[59]                                        |Net: \la_data_out_user[100]                                   
  mgmt_core_wrapper/la_output[59] = 1                         |  mgmt_protect/la_data_out_core[100] = 1                      
  mgmt_protect/la_data_out_mprj[59] = 1                       |  user_project_wrapper/la_data_out[100] = 1                   
                                                              |                                                              
Net: soc/la_output[5]                                         |Net: \la_data_out_user[99]                                    
  mgmt_core_wrapper/la_output[5] = 1                          |  mgmt_protect/la_data_out_core[99] = 1                       
  mgmt_protect/la_data_out_mprj[5] = 1                        |  user_project_wrapper/la_data_out[99] = 1                    
                                                              |                                                              
Net: soc/la_output[60]                                        |Net: \la_data_out_user[98]                                    
  mgmt_core_wrapper/la_output[60] = 1                         |  mgmt_protect/la_data_out_core[98] = 1                       
  mgmt_protect/la_data_out_mprj[60] = 1                       |  user_project_wrapper/la_data_out[98] = 1                    
                                                              |                                                              
Net: soc/la_output[61]                                        |Net: \la_data_out_user[97]                                    
  mgmt_core_wrapper/la_output[61] = 1                         |  mgmt_protect/la_data_out_core[97] = 1                       
  mgmt_protect/la_data_out_mprj[61] = 1                       |  user_project_wrapper/la_data_out[97] = 1                    
                                                              |                                                              
Net: soc/la_output[62]                                        |Net: \la_data_out_user[96]                                    
  mgmt_core_wrapper/la_output[62] = 1                         |  mgmt_protect/la_data_out_core[96] = 1                       
  mgmt_protect/la_data_out_mprj[62] = 1                       |  user_project_wrapper/la_data_out[96] = 1                    
                                                              |                                                              
Net: soc/la_output[63]                                        |Net: \la_data_out_user[95]                                    
  mgmt_core_wrapper/la_output[63] = 1                         |  mgmt_protect/la_data_out_core[95] = 1                       
  mgmt_protect/la_data_out_mprj[63] = 1                       |  user_project_wrapper/la_data_out[95] = 1                    
                                                              |                                                              
Net: soc/la_output[64]                                        |Net: \la_data_out_user[94]                                    
  mgmt_core_wrapper/la_output[64] = 1                         |  mgmt_protect/la_data_out_core[94] = 1                       
  mgmt_protect/la_data_out_mprj[64] = 1                       |  user_project_wrapper/la_data_out[94] = 1                    
                                                              |                                                              
Net: soc/la_output[65]                                        |Net: \la_data_out_user[93]                                    
  mgmt_core_wrapper/la_output[65] = 1                         |  mgmt_protect/la_data_out_core[93] = 1                       
  mgmt_protect/la_data_out_mprj[65] = 1                       |  user_project_wrapper/la_data_out[93] = 1                    
                                                              |                                                              
Net: soc/la_output[66]                                        |Net: \la_data_out_user[92]                                    
  mgmt_core_wrapper/la_output[66] = 1                         |  mgmt_protect/la_data_out_core[92] = 1                       
  mgmt_protect/la_data_out_mprj[66] = 1                       |  user_project_wrapper/la_data_out[92] = 1                    
                                                              |                                                              
Net: soc/la_output[67]                                        |Net: \la_data_out_user[91]                                    
  mgmt_core_wrapper/la_output[67] = 1                         |  mgmt_protect/la_data_out_core[91] = 1                       
  mgmt_protect/la_data_out_mprj[67] = 1                       |  user_project_wrapper/la_data_out[91] = 1                    
                                                              |                                                              
Net: soc/la_output[68]                                        |Net: \la_data_out_user[90]                                    
  mgmt_core_wrapper/la_output[68] = 1                         |  mgmt_protect/la_data_out_core[90] = 1                       
  mgmt_protect/la_data_out_mprj[68] = 1                       |  user_project_wrapper/la_data_out[90] = 1                    
                                                              |                                                              
Net: soc/la_output[69]                                        |Net: \la_data_out_user[89]                                    
  mgmt_core_wrapper/la_output[69] = 1                         |  mgmt_protect/la_data_out_core[89] = 1                       
  mgmt_protect/la_data_out_mprj[69] = 1                       |  user_project_wrapper/la_data_out[89] = 1                    
                                                              |                                                              
Net: soc/la_output[6]                                         |Net: \la_data_out_user[88]                                    
  mgmt_core_wrapper/la_output[6] = 1                          |  mgmt_protect/la_data_out_core[88] = 1                       
  mgmt_protect/la_data_out_mprj[6] = 1                        |  user_project_wrapper/la_data_out[88] = 1                    
                                                              |                                                              
Net: soc/la_output[70]                                        |Net: \la_data_out_user[87]                                    
  mgmt_core_wrapper/la_output[70] = 1                         |  mgmt_protect/la_data_out_core[87] = 1                       
  mgmt_protect/la_data_out_mprj[70] = 1                       |  user_project_wrapper/la_data_out[87] = 1                    
                                                              |                                                              
Net: soc/la_output[71]                                        |Net: \la_data_out_user[86]                                    
  mgmt_core_wrapper/la_output[71] = 1                         |  mgmt_protect/la_data_out_core[86] = 1                       
  mgmt_protect/la_data_out_mprj[71] = 1                       |  user_project_wrapper/la_data_out[86] = 1                    
                                                              |                                                              
Net: soc/la_output[72]                                        |Net: \la_data_out_user[85]                                    
  mgmt_core_wrapper/la_output[72] = 1                         |  mgmt_protect/la_data_out_core[85] = 1                       
  mgmt_protect/la_data_out_mprj[72] = 1                       |  user_project_wrapper/la_data_out[85] = 1                    
                                                              |                                                              
Net: soc/la_output[73]                                        |Net: \la_data_out_user[84]                                    
  mgmt_core_wrapper/la_output[73] = 1                         |  mgmt_protect/la_data_out_core[84] = 1                       
  mgmt_protect/la_data_out_mprj[73] = 1                       |  user_project_wrapper/la_data_out[84] = 1                    
                                                              |                                                              
Net: soc/la_output[74]                                        |Net: \la_data_out_user[83]                                    
  mgmt_core_wrapper/la_output[74] = 1                         |  mgmt_protect/la_data_out_core[83] = 1                       
  mgmt_protect/la_data_out_mprj[74] = 1                       |  user_project_wrapper/la_data_out[83] = 1                    
                                                              |                                                              
Net: soc/la_output[75]                                        |Net: \la_data_out_user[82]                                    
  mgmt_core_wrapper/la_output[75] = 1                         |  mgmt_protect/la_data_out_core[82] = 1                       
  mgmt_protect/la_data_out_mprj[75] = 1                       |  user_project_wrapper/la_data_out[82] = 1                    
                                                              |                                                              
Net: soc/la_output[76]                                        |Net: \la_data_out_user[81]                                    
  mgmt_core_wrapper/la_output[76] = 1                         |  mgmt_protect/la_data_out_core[81] = 1                       
  mgmt_protect/la_data_out_mprj[76] = 1                       |  user_project_wrapper/la_data_out[81] = 1                    
                                                              |                                                              
Net: soc/la_output[77]                                        |Net: \la_data_out_user[80]                                    
  mgmt_core_wrapper/la_output[77] = 1                         |  mgmt_protect/la_data_out_core[80] = 1                       
  mgmt_protect/la_data_out_mprj[77] = 1                       |  user_project_wrapper/la_data_out[80] = 1                    
                                                              |                                                              
Net: soc/la_output[78]                                        |Net: \la_data_out_user[79]                                    
  mgmt_core_wrapper/la_output[78] = 1                         |  mgmt_protect/la_data_out_core[79] = 1                       
  mgmt_protect/la_data_out_mprj[78] = 1                       |  user_project_wrapper/la_data_out[79] = 1                    
                                                              |                                                              
Net: soc/la_output[79]                                        |Net: \la_data_out_user[78]                                    
  mgmt_core_wrapper/la_output[79] = 1                         |  mgmt_protect/la_data_out_core[78] = 1                       
  mgmt_protect/la_data_out_mprj[79] = 1                       |  user_project_wrapper/la_data_out[78] = 1                    
                                                              |                                                              
Net: soc/la_output[7]                                         |Net: \la_data_out_user[77]                                    
  mgmt_core_wrapper/la_output[7] = 1                          |  mgmt_protect/la_data_out_core[77] = 1                       
  mgmt_protect/la_data_out_mprj[7] = 1                        |  user_project_wrapper/la_data_out[77] = 1                    
                                                              |                                                              
Net: soc/la_output[80]                                        |Net: \la_data_out_user[76]                                    
  mgmt_core_wrapper/la_output[80] = 1                         |  mgmt_protect/la_data_out_core[76] = 1                       
  mgmt_protect/la_data_out_mprj[80] = 1                       |  user_project_wrapper/la_data_out[76] = 1                    
                                                              |                                                              
Net: soc/la_output[81]                                        |Net: \la_data_out_user[75]                                    
  mgmt_core_wrapper/la_output[81] = 1                         |  mgmt_protect/la_data_out_core[75] = 1                       
  mgmt_protect/la_data_out_mprj[81] = 1                       |  user_project_wrapper/la_data_out[75] = 1                    
                                                              |                                                              
Net: soc/la_output[82]                                        |Net: \la_data_out_user[74]                                    
  mgmt_core_wrapper/la_output[82] = 1                         |  mgmt_protect/la_data_out_core[74] = 1                       
  mgmt_protect/la_data_out_mprj[82] = 1                       |  user_project_wrapper/la_data_out[74] = 1                    
                                                              |                                                              
Net: soc/la_output[83]                                        |Net: \la_data_out_user[73]                                    
  mgmt_core_wrapper/la_output[83] = 1                         |  mgmt_protect/la_data_out_core[73] = 1                       
  mgmt_protect/la_data_out_mprj[83] = 1                       |  user_project_wrapper/la_data_out[73] = 1                    
                                                              |                                                              
Net: soc/la_output[84]                                        |Net: \la_data_out_user[72]                                    
  mgmt_core_wrapper/la_output[84] = 1                         |  mgmt_protect/la_data_out_core[72] = 1                       
  mgmt_protect/la_data_out_mprj[84] = 1                       |  user_project_wrapper/la_data_out[72] = 1                    
                                                              |                                                              
Net: soc/la_output[85]                                        |Net: \la_data_out_user[71]                                    
  mgmt_core_wrapper/la_output[85] = 1                         |  mgmt_protect/la_data_out_core[71] = 1                       
  mgmt_protect/la_data_out_mprj[85] = 1                       |  user_project_wrapper/la_data_out[71] = 1                    
                                                              |                                                              
Net: soc/la_output[86]                                        |Net: \la_data_out_user[70]                                    
  mgmt_core_wrapper/la_output[86] = 1                         |  mgmt_protect/la_data_out_core[70] = 1                       
  mgmt_protect/la_data_out_mprj[86] = 1                       |  user_project_wrapper/la_data_out[70] = 1                    
                                                              |                                                              
Net: soc/la_output[87]                                        |Net: \la_data_out_user[69]                                    
  mgmt_core_wrapper/la_output[87] = 1                         |  mgmt_protect/la_data_out_core[69] = 1                       
  mgmt_protect/la_data_out_mprj[87] = 1                       |  user_project_wrapper/la_data_out[69] = 1                    
                                                              |                                                              
Net: soc/la_output[88]                                        |Net: \la_data_out_user[68]                                    
  mgmt_core_wrapper/la_output[88] = 1                         |  mgmt_protect/la_data_out_core[68] = 1                       
  mgmt_protect/la_data_out_mprj[88] = 1                       |  user_project_wrapper/la_data_out[68] = 1                    
                                                              |                                                              
Net: soc/la_output[89]                                        |Net: \la_data_out_user[67]                                    
  mgmt_core_wrapper/la_output[89] = 1                         |  mgmt_protect/la_data_out_core[67] = 1                       
  mgmt_protect/la_data_out_mprj[89] = 1                       |  user_project_wrapper/la_data_out[67] = 1                    
                                                              |                                                              
Net: soc/la_output[8]                                         |Net: \la_data_out_user[66]                                    
  mgmt_core_wrapper/la_output[8] = 1                          |  mgmt_protect/la_data_out_core[66] = 1                       
  mgmt_protect/la_data_out_mprj[8] = 1                        |  user_project_wrapper/la_data_out[66] = 1                    
                                                              |                                                              
Net: soc/la_output[90]                                        |Net: \la_data_out_user[65]                                    
  mgmt_core_wrapper/la_output[90] = 1                         |  mgmt_protect/la_data_out_core[65] = 1                       
  mgmt_protect/la_data_out_mprj[90] = 1                       |  user_project_wrapper/la_data_out[65] = 1                    
                                                              |                                                              
Net: soc/la_output[91]                                        |Net: \la_data_out_user[64]                                    
  mgmt_core_wrapper/la_output[91] = 1                         |  mgmt_protect/la_data_out_core[64] = 1                       
  mgmt_protect/la_data_out_mprj[91] = 1                       |  user_project_wrapper/la_data_out[64] = 1                    
                                                              |                                                              
Net: soc/la_output[92]                                        |Net: \la_data_out_user[63]                                    
  mgmt_core_wrapper/la_output[92] = 1                         |  mgmt_protect/la_data_out_core[63] = 1                       
  mgmt_protect/la_data_out_mprj[92] = 1                       |  user_project_wrapper/la_data_out[63] = 1                    
                                                              |                                                              
Net: soc/la_output[93]                                        |Net: \la_data_out_user[62]                                    
  mgmt_core_wrapper/la_output[93] = 1                         |  mgmt_protect/la_data_out_core[62] = 1                       
  mgmt_protect/la_data_out_mprj[93] = 1                       |  user_project_wrapper/la_data_out[62] = 1                    
                                                              |                                                              
Net: soc/la_output[94]                                        |Net: \la_data_out_user[61]                                    
  mgmt_core_wrapper/la_output[94] = 1                         |  mgmt_protect/la_data_out_core[61] = 1                       
  mgmt_protect/la_data_out_mprj[94] = 1                       |  user_project_wrapper/la_data_out[61] = 1                    
                                                              |                                                              
Net: soc/la_output[95]                                        |Net: \la_data_out_user[60]                                    
  mgmt_core_wrapper/la_output[95] = 1                         |  mgmt_protect/la_data_out_core[60] = 1                       
  mgmt_protect/la_data_out_mprj[95] = 1                       |  user_project_wrapper/la_data_out[60] = 1                    
                                                              |                                                              
Net: soc/la_output[96]                                        |Net: \la_data_out_user[59]                                    
  mgmt_core_wrapper/la_output[96] = 1                         |  mgmt_protect/la_data_out_core[59] = 1                       
  mgmt_protect/la_data_out_mprj[96] = 1                       |  user_project_wrapper/la_data_out[59] = 1                    
                                                              |                                                              
Net: soc/la_output[97]                                        |Net: \la_data_out_user[58]                                    
  mgmt_core_wrapper/la_output[97] = 1                         |  mgmt_protect/la_data_out_core[58] = 1                       
  mgmt_protect/la_data_out_mprj[97] = 1                       |  user_project_wrapper/la_data_out[58] = 1                    
                                                              |                                                              
Net: soc/la_output[98]                                        |Net: \la_data_out_user[57]                                    
  mgmt_core_wrapper/la_output[98] = 1                         |  mgmt_protect/la_data_out_core[57] = 1                       
  mgmt_protect/la_data_out_mprj[98] = 1                       |  user_project_wrapper/la_data_out[57] = 1                    
                                                              |                                                              
Net: soc/la_output[99]                                        |Net: \la_data_out_user[56]                                    
  mgmt_core_wrapper/la_output[99] = 1                         |  mgmt_protect/la_data_out_core[56] = 1                       
  mgmt_protect/la_data_out_mprj[99] = 1                       |  user_project_wrapper/la_data_out[56] = 1                    
                                                              |                                                              
Net: soc/la_output[9]                                         |Net: \la_data_out_user[55]                                    
  mgmt_core_wrapper/la_output[9] = 1                          |  mgmt_protect/la_data_out_core[55] = 1                       
  mgmt_protect/la_data_out_mprj[9] = 1                        |  user_project_wrapper/la_data_out[55] = 1                    
                                                              |                                                              
Net: soc/mprj_ack_i                                           |Net: \la_data_out_user[54]                                    
  mgmt_core_wrapper/mprj_ack_i = 1                            |  mgmt_protect/la_data_out_core[54] = 1                       
  mgmt_protect/mprj_ack_i_core = 1                            |  user_project_wrapper/la_data_out[54] = 1                    
                                                              |                                                              
Net: soc/mprj_cyc_o                                           |Net: \la_data_out_user[53]                                    
  mgmt_core_wrapper/mprj_cyc_o = 1                            |  mgmt_protect/la_data_out_core[53] = 1                       
  mgmt_protect/mprj_cyc_o_core = 1                            |  user_project_wrapper/la_data_out[53] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[0]                                        |Net: \la_data_out_user[52]                                    
  mgmt_core_wrapper/mprj_dat_i[0] = 1                         |  mgmt_protect/la_data_out_core[52] = 1                       
  mgmt_protect/mprj_dat_i_core[0] = 1                         |  user_project_wrapper/la_data_out[52] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[10]                                       |Net: \la_data_out_user[51]                                    
  mgmt_core_wrapper/mprj_dat_i[10] = 1                        |  mgmt_protect/la_data_out_core[51] = 1                       
  mgmt_protect/mprj_dat_i_core[10] = 1                        |  user_project_wrapper/la_data_out[51] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[11]                                       |Net: \la_data_out_user[50]                                    
  mgmt_core_wrapper/mprj_dat_i[11] = 1                        |  mgmt_protect/la_data_out_core[50] = 1                       
  mgmt_protect/mprj_dat_i_core[11] = 1                        |  user_project_wrapper/la_data_out[50] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[12]                                       |Net: \la_data_out_user[49]                                    
  mgmt_core_wrapper/mprj_dat_i[12] = 1                        |  mgmt_protect/la_data_out_core[49] = 1                       
  mgmt_protect/mprj_dat_i_core[12] = 1                        |  user_project_wrapper/la_data_out[49] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[13]                                       |Net: \la_data_out_user[48]                                    
  mgmt_core_wrapper/mprj_dat_i[13] = 1                        |  mgmt_protect/la_data_out_core[48] = 1                       
  mgmt_protect/mprj_dat_i_core[13] = 1                        |  user_project_wrapper/la_data_out[48] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[14]                                       |Net: \la_data_out_user[47]                                    
  mgmt_core_wrapper/mprj_dat_i[14] = 1                        |  mgmt_protect/la_data_out_core[47] = 1                       
  mgmt_protect/mprj_dat_i_core[14] = 1                        |  user_project_wrapper/la_data_out[47] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[15]                                       |Net: \la_data_out_user[46]                                    
  mgmt_core_wrapper/mprj_dat_i[15] = 1                        |  mgmt_protect/la_data_out_core[46] = 1                       
  mgmt_protect/mprj_dat_i_core[15] = 1                        |  user_project_wrapper/la_data_out[46] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[16]                                       |Net: \la_data_out_user[45]                                    
  mgmt_core_wrapper/mprj_dat_i[16] = 1                        |  mgmt_protect/la_data_out_core[45] = 1                       
  mgmt_protect/mprj_dat_i_core[16] = 1                        |  user_project_wrapper/la_data_out[45] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[17]                                       |Net: \la_data_out_user[44]                                    
  mgmt_core_wrapper/mprj_dat_i[17] = 1                        |  mgmt_protect/la_data_out_core[44] = 1                       
  mgmt_protect/mprj_dat_i_core[17] = 1                        |  user_project_wrapper/la_data_out[44] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[18]                                       |Net: \la_data_out_user[43]                                    
  mgmt_core_wrapper/mprj_dat_i[18] = 1                        |  mgmt_protect/la_data_out_core[43] = 1                       
  mgmt_protect/mprj_dat_i_core[18] = 1                        |  user_project_wrapper/la_data_out[43] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[19]                                       |Net: \la_data_out_user[42]                                    
  mgmt_core_wrapper/mprj_dat_i[19] = 1                        |  mgmt_protect/la_data_out_core[42] = 1                       
  mgmt_protect/mprj_dat_i_core[19] = 1                        |  user_project_wrapper/la_data_out[42] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[1]                                        |Net: \la_data_out_user[41]                                    
  mgmt_core_wrapper/mprj_dat_i[1] = 1                         |  mgmt_protect/la_data_out_core[41] = 1                       
  mgmt_protect/mprj_dat_i_core[1] = 1                         |  user_project_wrapper/la_data_out[41] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[20]                                       |Net: \la_data_out_user[40]                                    
  mgmt_core_wrapper/mprj_dat_i[20] = 1                        |  mgmt_protect/la_data_out_core[40] = 1                       
  mgmt_protect/mprj_dat_i_core[20] = 1                        |  user_project_wrapper/la_data_out[40] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[21]                                       |Net: \la_data_out_user[39]                                    
  mgmt_core_wrapper/mprj_dat_i[21] = 1                        |  mgmt_protect/la_data_out_core[39] = 1                       
  mgmt_protect/mprj_dat_i_core[21] = 1                        |  user_project_wrapper/la_data_out[39] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[22]                                       |Net: \la_data_out_user[38]                                    
  mgmt_core_wrapper/mprj_dat_i[22] = 1                        |  mgmt_protect/la_data_out_core[38] = 1                       
  mgmt_protect/mprj_dat_i_core[22] = 1                        |  user_project_wrapper/la_data_out[38] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[23]                                       |Net: \la_data_out_user[37]                                    
  mgmt_core_wrapper/mprj_dat_i[23] = 1                        |  mgmt_protect/la_data_out_core[37] = 1                       
  mgmt_protect/mprj_dat_i_core[23] = 1                        |  user_project_wrapper/la_data_out[37] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[24]                                       |Net: \la_data_out_user[36]                                    
  mgmt_core_wrapper/mprj_dat_i[24] = 1                        |  mgmt_protect/la_data_out_core[36] = 1                       
  mgmt_protect/mprj_dat_i_core[24] = 1                        |  user_project_wrapper/la_data_out[36] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[25]                                       |Net: \la_data_out_user[35]                                    
  mgmt_core_wrapper/mprj_dat_i[25] = 1                        |  mgmt_protect/la_data_out_core[35] = 1                       
  mgmt_protect/mprj_dat_i_core[25] = 1                        |  user_project_wrapper/la_data_out[35] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[26]                                       |Net: \la_data_out_user[34]                                    
  mgmt_core_wrapper/mprj_dat_i[26] = 1                        |  mgmt_protect/la_data_out_core[34] = 1                       
  mgmt_protect/mprj_dat_i_core[26] = 1                        |  user_project_wrapper/la_data_out[34] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[27]                                       |Net: \la_data_out_user[33]                                    
  mgmt_core_wrapper/mprj_dat_i[27] = 1                        |  mgmt_protect/la_data_out_core[33] = 1                       
  mgmt_protect/mprj_dat_i_core[27] = 1                        |  user_project_wrapper/la_data_out[33] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[28]                                       |Net: \la_data_out_user[32]                                    
  mgmt_core_wrapper/mprj_dat_i[28] = 1                        |  mgmt_protect/la_data_out_core[32] = 1                       
  mgmt_protect/mprj_dat_i_core[28] = 1                        |  user_project_wrapper/la_data_out[32] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[29]                                       |Net: \la_data_out_user[31]                                    
  mgmt_core_wrapper/mprj_dat_i[29] = 1                        |  mgmt_protect/la_data_out_core[31] = 1                       
  mgmt_protect/mprj_dat_i_core[29] = 1                        |  user_project_wrapper/la_data_out[31] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[2]                                        |Net: \la_data_out_user[30]                                    
  mgmt_core_wrapper/mprj_dat_i[2] = 1                         |  mgmt_protect/la_data_out_core[30] = 1                       
  mgmt_protect/mprj_dat_i_core[2] = 1                         |  user_project_wrapper/la_data_out[30] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[30]                                       |Net: \la_data_out_user[29]                                    
  mgmt_core_wrapper/mprj_dat_i[30] = 1                        |  mgmt_protect/la_data_out_core[29] = 1                       
  mgmt_protect/mprj_dat_i_core[30] = 1                        |  user_project_wrapper/la_data_out[29] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[31]                                       |Net: \la_data_out_user[28]                                    
  mgmt_core_wrapper/mprj_dat_i[31] = 1                        |  mgmt_protect/la_data_out_core[28] = 1                       
  mgmt_protect/mprj_dat_i_core[31] = 1                        |  user_project_wrapper/la_data_out[28] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[3]                                        |Net: \la_data_out_user[27]                                    
  mgmt_core_wrapper/mprj_dat_i[3] = 1                         |  mgmt_protect/la_data_out_core[27] = 1                       
  mgmt_protect/mprj_dat_i_core[3] = 1                         |  user_project_wrapper/la_data_out[27] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[4]                                        |Net: \la_data_out_user[26]                                    
  mgmt_core_wrapper/mprj_dat_i[4] = 1                         |  mgmt_protect/la_data_out_core[26] = 1                       
  mgmt_protect/mprj_dat_i_core[4] = 1                         |  user_project_wrapper/la_data_out[26] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[5]                                        |Net: \la_data_out_user[25]                                    
  mgmt_core_wrapper/mprj_dat_i[5] = 1                         |  mgmt_protect/la_data_out_core[25] = 1                       
  mgmt_protect/mprj_dat_i_core[5] = 1                         |  user_project_wrapper/la_data_out[25] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[6]                                        |Net: \la_data_out_user[24]                                    
  mgmt_core_wrapper/mprj_dat_i[6] = 1                         |  mgmt_protect/la_data_out_core[24] = 1                       
  mgmt_protect/mprj_dat_i_core[6] = 1                         |  user_project_wrapper/la_data_out[24] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[7]                                        |Net: \la_data_out_user[23]                                    
  mgmt_core_wrapper/mprj_dat_i[7] = 1                         |  mgmt_protect/la_data_out_core[23] = 1                       
  mgmt_protect/mprj_dat_i_core[7] = 1                         |  user_project_wrapper/la_data_out[23] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[8]                                        |Net: \la_data_out_user[22]                                    
  mgmt_core_wrapper/mprj_dat_i[8] = 1                         |  mgmt_protect/la_data_out_core[22] = 1                       
  mgmt_protect/mprj_dat_i_core[8] = 1                         |  user_project_wrapper/la_data_out[22] = 1                    
                                                              |                                                              
Net: soc/mprj_dat_i[9]                                        |Net: \la_data_out_user[21]                                    
  mgmt_core_wrapper/mprj_dat_i[9] = 1                         |  mgmt_protect/la_data_out_core[21] = 1                       
  mgmt_protect/mprj_dat_i_core[9] = 1                         |  user_project_wrapper/la_data_out[21] = 1                    
                                                              |                                                              
Net: soc/mprj_stb_o                                           |Net: \la_data_out_user[20]                                    
  mgmt_core_wrapper/mprj_stb_o = 1                            |  mgmt_protect/la_data_out_core[20] = 1                       
  mgmt_protect/mprj_stb_o_core = 1                            |  user_project_wrapper/la_data_out[20] = 1                    
                                                              |                                                              
Net: soc/mprj_wb_iena                                         |Net: \la_data_out_user[19]                                    
  mgmt_core_wrapper/mprj_wb_iena = 1                          |  mgmt_protect/la_data_out_core[19] = 1                       
  mgmt_protect/mprj_iena_wb = 1                               |  user_project_wrapper/la_data_out[19] = 1                    
                                                              |                                                              
Net: soc/qspi_enabled                                         |Net: \la_data_out_user[18]                                    
  mgmt_core_wrapper/qspi_enabled = 1                          |  mgmt_protect/la_data_out_core[18] = 1                       
  housekeeping/qspi_enabled = 1                               |  user_project_wrapper/la_data_out[18] = 1                    
                                                              |                                                              
Net: soc/ser_rx                                               |Net: \la_data_out_user[17]                                    
  mgmt_core_wrapper/ser_rx = 1                                |  mgmt_protect/la_data_out_core[17] = 1                       
  housekeeping/ser_rx = 1                                     |  user_project_wrapper/la_data_out[17] = 1                    
                                                              |                                                              
Net: soc/ser_tx                                               |Net: \la_data_out_user[16]                                    
  mgmt_core_wrapper/ser_tx = 1                                |  mgmt_protect/la_data_out_core[16] = 1                       
  housekeeping/ser_tx = 1                                     |  user_project_wrapper/la_data_out[16] = 1                    
                                                              |                                                              
Net: soc/spi_csb                                              |Net: \la_data_out_user[15]                                    
  mgmt_core_wrapper/spi_csb = 1                               |  mgmt_protect/la_data_out_core[15] = 1                       
  housekeeping/spi_csb = 1                                    |  user_project_wrapper/la_data_out[15] = 1                    
                                                              |                                                              
Net: soc/spi_enabled                                          |Net: \la_data_out_user[14]                                    
  mgmt_core_wrapper/spi_enabled = 1                           |  mgmt_protect/la_data_out_core[14] = 1                       
  housekeeping/spi_enabled = 1                                |  user_project_wrapper/la_data_out[14] = 1                    
                                                              |                                                              
Net: soc/spi_sck                                              |Net: \la_data_out_user[13]                                    
  mgmt_core_wrapper/spi_sck = 1                               |  mgmt_protect/la_data_out_core[13] = 1                       
  housekeeping/spi_sck = 1                                    |  user_project_wrapper/la_data_out[13] = 1                    
                                                              |                                                              
Net: soc/spi_sdi                                              |Net: \la_data_out_user[12]                                    
  mgmt_core_wrapper/spi_sdi = 1                               |  mgmt_protect/la_data_out_core[12] = 1                       
  housekeeping/spi_sdi = 1                                    |  user_project_wrapper/la_data_out[12] = 1                    
                                                              |                                                              
Net: soc/spi_sdo                                              |Net: \la_data_out_user[11]                                    
  mgmt_core_wrapper/spi_sdo = 1                               |  mgmt_protect/la_data_out_core[11] = 1                       
  housekeeping/spi_sdo = 1                                    |  user_project_wrapper/la_data_out[11] = 1                    
                                                              |                                                              
Net: soc/spi_sdoenb                                           |Net: \la_data_out_user[10]                                    
  mgmt_core_wrapper/spi_sdoenb = 1                            |  mgmt_protect/la_data_out_core[10] = 1                       
  housekeeping/spi_sdoenb = 1                                 |  user_project_wrapper/la_data_out[10] = 1                    
                                                              |                                                              
Net: soc/sram_ro_addr[0]                                      |Net: \la_data_out_user[9]                                     
  mgmt_core_wrapper/sram_ro_addr[0] = 1                       |  mgmt_protect/la_data_out_core[9] = 1                        
  housekeeping/sram_ro_addr[0] = 1                            |  user_project_wrapper/la_data_out[9] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[1]                                      |Net: \la_data_out_user[8]                                     
  mgmt_core_wrapper/sram_ro_addr[1] = 1                       |  mgmt_protect/la_data_out_core[8] = 1                        
  housekeeping/sram_ro_addr[1] = 1                            |  user_project_wrapper/la_data_out[8] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[2]                                      |Net: \la_data_out_user[7]                                     
  mgmt_core_wrapper/sram_ro_addr[2] = 1                       |  mgmt_protect/la_data_out_core[7] = 1                        
  housekeeping/sram_ro_addr[2] = 1                            |  user_project_wrapper/la_data_out[7] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[3]                                      |Net: \la_data_out_user[6]                                     
  mgmt_core_wrapper/sram_ro_addr[3] = 1                       |  mgmt_protect/la_data_out_core[6] = 1                        
  housekeeping/sram_ro_addr[3] = 1                            |  user_project_wrapper/la_data_out[6] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[4]                                      |Net: \la_data_out_user[5]                                     
  mgmt_core_wrapper/sram_ro_addr[4] = 1                       |  mgmt_protect/la_data_out_core[5] = 1                        
  housekeeping/sram_ro_addr[4] = 1                            |  user_project_wrapper/la_data_out[5] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[5]                                      |Net: \la_data_out_user[4]                                     
  mgmt_core_wrapper/sram_ro_addr[5] = 1                       |  mgmt_protect/la_data_out_core[4] = 1                        
  housekeeping/sram_ro_addr[5] = 1                            |  user_project_wrapper/la_data_out[4] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[6]                                      |Net: \la_data_out_user[3]                                     
  mgmt_core_wrapper/sram_ro_addr[6] = 1                       |  mgmt_protect/la_data_out_core[3] = 1                        
  housekeeping/sram_ro_addr[6] = 1                            |  user_project_wrapper/la_data_out[3] = 1                     
                                                              |                                                              
Net: soc/sram_ro_addr[7]                                      |Net: \la_data_out_user[2]                                     
  mgmt_core_wrapper/sram_ro_addr[7] = 1                       |  mgmt_protect/la_data_out_core[2] = 1                        
  housekeeping/sram_ro_addr[7] = 1                            |  user_project_wrapper/la_data_out[2] = 1                     
                                                              |                                                              
Net: soc/sram_ro_clk                                          |Net: \la_data_out_user[1]                                     
  mgmt_core_wrapper/sram_ro_clk = 1                           |  mgmt_protect/la_data_out_core[1] = 1                        
  housekeeping/sram_ro_clk = 1                                |  user_project_wrapper/la_data_out[1] = 1                     
                                                              |                                                              
Net: soc/sram_ro_csb                                          |Net: \la_data_out_user[0]                                     
  mgmt_core_wrapper/sram_ro_csb = 1                           |  mgmt_protect/la_data_out_core[0] = 1                        
  housekeeping/sram_ro_csb = 1                                |  user_project_wrapper/la_data_out[0] = 1                     
                                                              |                                                              
Net: soc/sram_ro_data[0]                                      |Net: \la_data_out_mprj[127]                                   
  mgmt_core_wrapper/sram_ro_data[0] = 1                       |  mgmt_protect/la_data_out_mprj[127] = 1                      
  housekeeping/sram_ro_data[0] = 1                            |  mgmt_core_wrapper/la_output[127] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[10]                                     |Net: \la_data_out_mprj[126]                                   
  mgmt_core_wrapper/sram_ro_data[10] = 1                      |  mgmt_protect/la_data_out_mprj[126] = 1                      
  housekeeping/sram_ro_data[10] = 1                           |  mgmt_core_wrapper/la_output[126] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[11]                                     |Net: \la_data_out_mprj[125]                                   
  mgmt_core_wrapper/sram_ro_data[11] = 1                      |  mgmt_protect/la_data_out_mprj[125] = 1                      
  housekeeping/sram_ro_data[11] = 1                           |  mgmt_core_wrapper/la_output[125] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[12]                                     |Net: \la_data_out_mprj[124]                                   
  mgmt_core_wrapper/sram_ro_data[12] = 1                      |  mgmt_protect/la_data_out_mprj[124] = 1                      
  housekeeping/sram_ro_data[12] = 1                           |  mgmt_core_wrapper/la_output[124] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[13]                                     |Net: \la_data_out_mprj[123]                                   
  mgmt_core_wrapper/sram_ro_data[13] = 1                      |  mgmt_protect/la_data_out_mprj[123] = 1                      
  housekeeping/sram_ro_data[13] = 1                           |  mgmt_core_wrapper/la_output[123] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[14]                                     |Net: \la_data_out_mprj[122]                                   
  mgmt_core_wrapper/sram_ro_data[14] = 1                      |  mgmt_protect/la_data_out_mprj[122] = 1                      
  housekeeping/sram_ro_data[14] = 1                           |  mgmt_core_wrapper/la_output[122] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[15]                                     |Net: \la_data_out_mprj[121]                                   
  mgmt_core_wrapper/sram_ro_data[15] = 1                      |  mgmt_protect/la_data_out_mprj[121] = 1                      
  housekeeping/sram_ro_data[15] = 1                           |  mgmt_core_wrapper/la_output[121] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[16]                                     |Net: \la_data_out_mprj[120]                                   
  mgmt_core_wrapper/sram_ro_data[16] = 1                      |  mgmt_protect/la_data_out_mprj[120] = 1                      
  housekeeping/sram_ro_data[16] = 1                           |  mgmt_core_wrapper/la_output[120] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[17]                                     |Net: \la_data_out_mprj[119]                                   
  mgmt_core_wrapper/sram_ro_data[17] = 1                      |  mgmt_protect/la_data_out_mprj[119] = 1                      
  housekeeping/sram_ro_data[17] = 1                           |  mgmt_core_wrapper/la_output[119] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[18]                                     |Net: \la_data_out_mprj[118]                                   
  mgmt_core_wrapper/sram_ro_data[18] = 1                      |  mgmt_protect/la_data_out_mprj[118] = 1                      
  housekeeping/sram_ro_data[18] = 1                           |  mgmt_core_wrapper/la_output[118] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[19]                                     |Net: \la_data_out_mprj[117]                                   
  mgmt_core_wrapper/sram_ro_data[19] = 1                      |  mgmt_protect/la_data_out_mprj[117] = 1                      
  housekeeping/sram_ro_data[19] = 1                           |  mgmt_core_wrapper/la_output[117] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[1]                                      |Net: \la_data_out_mprj[116]                                   
  mgmt_core_wrapper/sram_ro_data[1] = 1                       |  mgmt_protect/la_data_out_mprj[116] = 1                      
  housekeeping/sram_ro_data[1] = 1                            |  mgmt_core_wrapper/la_output[116] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[20]                                     |Net: \la_data_out_mprj[115]                                   
  mgmt_core_wrapper/sram_ro_data[20] = 1                      |  mgmt_protect/la_data_out_mprj[115] = 1                      
  housekeeping/sram_ro_data[20] = 1                           |  mgmt_core_wrapper/la_output[115] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[21]                                     |Net: \la_data_out_mprj[114]                                   
  mgmt_core_wrapper/sram_ro_data[21] = 1                      |  mgmt_protect/la_data_out_mprj[114] = 1                      
  housekeeping/sram_ro_data[21] = 1                           |  mgmt_core_wrapper/la_output[114] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[22]                                     |Net: \la_data_out_mprj[113]                                   
  mgmt_core_wrapper/sram_ro_data[22] = 1                      |  mgmt_protect/la_data_out_mprj[113] = 1                      
  housekeeping/sram_ro_data[22] = 1                           |  mgmt_core_wrapper/la_output[113] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[23]                                     |Net: \la_data_out_mprj[112]                                   
  mgmt_core_wrapper/sram_ro_data[23] = 1                      |  mgmt_protect/la_data_out_mprj[112] = 1                      
  housekeeping/sram_ro_data[23] = 1                           |  mgmt_core_wrapper/la_output[112] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[24]                                     |Net: \la_data_out_mprj[111]                                   
  mgmt_core_wrapper/sram_ro_data[24] = 1                      |  mgmt_protect/la_data_out_mprj[111] = 1                      
  housekeeping/sram_ro_data[24] = 1                           |  mgmt_core_wrapper/la_output[111] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[25]                                     |Net: \la_data_out_mprj[110]                                   
  mgmt_core_wrapper/sram_ro_data[25] = 1                      |  mgmt_protect/la_data_out_mprj[110] = 1                      
  housekeeping/sram_ro_data[25] = 1                           |  mgmt_core_wrapper/la_output[110] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[26]                                     |Net: \la_data_out_mprj[109]                                   
  mgmt_core_wrapper/sram_ro_data[26] = 1                      |  mgmt_protect/la_data_out_mprj[109] = 1                      
  housekeeping/sram_ro_data[26] = 1                           |  mgmt_core_wrapper/la_output[109] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[27]                                     |Net: \la_data_out_mprj[108]                                   
  mgmt_core_wrapper/sram_ro_data[27] = 1                      |  mgmt_protect/la_data_out_mprj[108] = 1                      
  housekeeping/sram_ro_data[27] = 1                           |  mgmt_core_wrapper/la_output[108] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[28]                                     |Net: \la_data_out_mprj[107]                                   
  mgmt_core_wrapper/sram_ro_data[28] = 1                      |  mgmt_protect/la_data_out_mprj[107] = 1                      
  housekeeping/sram_ro_data[28] = 1                           |  mgmt_core_wrapper/la_output[107] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[29]                                     |Net: \la_data_out_mprj[106]                                   
  mgmt_core_wrapper/sram_ro_data[29] = 1                      |  mgmt_protect/la_data_out_mprj[106] = 1                      
  housekeeping/sram_ro_data[29] = 1                           |  mgmt_core_wrapper/la_output[106] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[2]                                      |Net: \la_data_out_mprj[105]                                   
  mgmt_core_wrapper/sram_ro_data[2] = 1                       |  mgmt_protect/la_data_out_mprj[105] = 1                      
  housekeeping/sram_ro_data[2] = 1                            |  mgmt_core_wrapper/la_output[105] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[30]                                     |Net: \la_data_out_mprj[104]                                   
  mgmt_core_wrapper/sram_ro_data[30] = 1                      |  mgmt_protect/la_data_out_mprj[104] = 1                      
  housekeeping/sram_ro_data[30] = 1                           |  mgmt_core_wrapper/la_output[104] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[31]                                     |Net: \la_data_out_mprj[103]                                   
  mgmt_core_wrapper/sram_ro_data[31] = 1                      |  mgmt_protect/la_data_out_mprj[103] = 1                      
  housekeeping/sram_ro_data[31] = 1                           |  mgmt_core_wrapper/la_output[103] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[3]                                      |Net: \la_data_out_mprj[102]                                   
  mgmt_core_wrapper/sram_ro_data[3] = 1                       |  mgmt_protect/la_data_out_mprj[102] = 1                      
  housekeeping/sram_ro_data[3] = 1                            |  mgmt_core_wrapper/la_output[102] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[4]                                      |Net: \la_data_out_mprj[101]                                   
  mgmt_core_wrapper/sram_ro_data[4] = 1                       |  mgmt_protect/la_data_out_mprj[101] = 1                      
  housekeeping/sram_ro_data[4] = 1                            |  mgmt_core_wrapper/la_output[101] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[5]                                      |Net: \la_data_out_mprj[100]                                   
  mgmt_core_wrapper/sram_ro_data[5] = 1                       |  mgmt_protect/la_data_out_mprj[100] = 1                      
  housekeeping/sram_ro_data[5] = 1                            |  mgmt_core_wrapper/la_output[100] = 1                        
                                                              |                                                              
Net: soc/sram_ro_data[6]                                      |Net: \la_data_out_mprj[99]                                    
  mgmt_core_wrapper/sram_ro_data[6] = 1                       |  mgmt_protect/la_data_out_mprj[99] = 1                       
  housekeeping/sram_ro_data[6] = 1                            |  mgmt_core_wrapper/la_output[99] = 1                         
                                                              |                                                              
Net: soc/sram_ro_data[7]                                      |Net: \la_data_out_mprj[98]                                    
  mgmt_core_wrapper/sram_ro_data[7] = 1                       |  mgmt_protect/la_data_out_mprj[98] = 1                       
  housekeeping/sram_ro_data[7] = 1                            |  mgmt_core_wrapper/la_output[98] = 1                         
                                                              |                                                              
Net: soc/sram_ro_data[8]                                      |Net: \la_data_out_mprj[97]                                    
  mgmt_core_wrapper/sram_ro_data[8] = 1                       |  mgmt_protect/la_data_out_mprj[97] = 1                       
  housekeeping/sram_ro_data[8] = 1                            |  mgmt_core_wrapper/la_output[97] = 1                         
                                                              |                                                              
Net: soc/sram_ro_data[9]                                      |Net: \la_data_out_mprj[96]                                    
  mgmt_core_wrapper/sram_ro_data[9] = 1                       |  mgmt_protect/la_data_out_mprj[96] = 1                       
  housekeeping/sram_ro_data[9] = 1                            |  mgmt_core_wrapper/la_output[96] = 1                         
                                                              |                                                              
Net: soc/trap                                                 |Net: \la_data_out_mprj[95]                                    
  mgmt_core_wrapper/trap = 1                                  |  mgmt_protect/la_data_out_mprj[95] = 1                       
  housekeeping/trap = 1                                       |  mgmt_core_wrapper/la_output[95] = 1                         
                                                              |                                                              
Net: soc/uart_enabled                                         |Net: \la_data_out_mprj[94]                                    
  mgmt_core_wrapper/uart_enabled = 1                          |  mgmt_protect/la_data_out_mprj[94] = 1                       
  housekeeping/uart_enabled = 1                               |  mgmt_core_wrapper/la_output[94] = 1                         
                                                              |                                                              
Net: soc/user_irq_ena[0]                                      |Net: \la_data_out_mprj[93]                                    
  mgmt_core_wrapper/user_irq_ena[0] = 1                       |  mgmt_protect/la_data_out_mprj[93] = 1                       
  mgmt_protect/user_irq_ena[0] = 1                            |  mgmt_core_wrapper/la_output[93] = 1                         
                                                              |                                                              
Net: soc/user_irq_ena[1]                                      |Net: \la_data_out_mprj[92]                                    
  mgmt_core_wrapper/user_irq_ena[1] = 1                       |  mgmt_protect/la_data_out_mprj[92] = 1                       
  mgmt_protect/user_irq_ena[1] = 1                            |  mgmt_core_wrapper/la_output[92] = 1                         
                                                              |                                                              
Net: soc/user_irq_ena[2]                                      |Net: \la_data_out_mprj[91]                                    
  mgmt_core_wrapper/user_irq_ena[2] = 1                       |  mgmt_protect/la_data_out_mprj[91] = 1                       
  mgmt_protect/user_irq_ena[2] = 1                            |  mgmt_core_wrapper/la_output[91] = 1                         
                                                              |                                                              
Net: mprj/io_in[28]                                           |Net: \la_data_out_mprj[90]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[90] = 1                       
  user_project_wrapper/io_in[28] = 1                          |  mgmt_core_wrapper/la_output[90] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[28]                                          |Net: \la_data_out_mprj[89]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[89] = 1                       
  user_project_wrapper/io_oeb[28] = 1                         |  mgmt_core_wrapper/la_output[89] = 1                         
                                                              |                                                              
Net: mprj/io_out[28]                                          |Net: \la_data_out_mprj[88]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[88] = 1                       
  user_project_wrapper/io_out[28] = 1                         |  mgmt_core_wrapper/la_output[88] = 1                         
                                                              |                                                              
Net: mprj/io_in[12]                                           |Net: \la_data_out_mprj[87]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[87] = 1                       
  user_project_wrapper/io_in[12] = 1                          |  mgmt_core_wrapper/la_output[87] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[12]                                          |Net: \la_data_out_mprj[86]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[86] = 1                       
  user_project_wrapper/io_oeb[12] = 1                         |  mgmt_core_wrapper/la_output[86] = 1                         
                                                              |                                                              
Net: mprj/io_out[12]                                          |Net: \la_data_out_mprj[85]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[85] = 1                       
  user_project_wrapper/io_out[12] = 1                         |  mgmt_core_wrapper/la_output[85] = 1                         
                                                              |                                                              
Net: por/porb_l                                               |Net: \la_data_out_mprj[84]                                    
  simple_por/porb_l = 1                                       |  mgmt_protect/la_data_out_mprj[84] = 1                       
  housekeeping/porb = 1                                       |  mgmt_core_wrapper/la_output[84] = 1                         
                                                              |                                                              
Net: mprj/io_in[31]                                           |Net: \la_data_out_mprj[83]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[83] = 1                       
  user_project_wrapper/io_in[31] = 1                          |  mgmt_core_wrapper/la_output[83] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[31]                                          |Net: \la_data_out_mprj[82]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[82] = 1                       
  user_project_wrapper/io_oeb[31] = 1                         |  mgmt_core_wrapper/la_output[82] = 1                         
                                                              |                                                              
Net: mprj/io_out[31]                                          |Net: \la_data_out_mprj[81]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[81] = 1                       
  user_project_wrapper/io_out[31] = 1                         |  mgmt_core_wrapper/la_output[81] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[0]                   |Net: \la_data_out_mprj[80]                                    
  gpio_defaults_block_0403/gpio_defaults[0] = 1               |  mgmt_protect/la_data_out_mprj[80] = 1                       
  gpio_control_block/gpio_defaults[0] = 1                     |  mgmt_core_wrapper/la_output[80] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[10]                  |Net: \la_data_out_mprj[79]                                    
  gpio_defaults_block_0403/gpio_defaults[10] = 1              |  mgmt_protect/la_data_out_mprj[79] = 1                       
  gpio_control_block/gpio_defaults[10] = 1                    |  mgmt_core_wrapper/la_output[79] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[11]                  |Net: \la_data_out_mprj[78]                                    
  gpio_defaults_block_0403/gpio_defaults[11] = 1              |  mgmt_protect/la_data_out_mprj[78] = 1                       
  gpio_control_block/gpio_defaults[11] = 1                    |  mgmt_core_wrapper/la_output[78] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[12]                  |Net: \la_data_out_mprj[77]                                    
  gpio_defaults_block_0403/gpio_defaults[12] = 1              |  mgmt_protect/la_data_out_mprj[77] = 1                       
  gpio_control_block/gpio_defaults[12] = 1                    |  mgmt_core_wrapper/la_output[77] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[1]                   |Net: \la_data_out_mprj[76]                                    
  gpio_defaults_block_0403/gpio_defaults[1] = 1               |  mgmt_protect/la_data_out_mprj[76] = 1                       
  gpio_control_block/gpio_defaults[1] = 1                     |  mgmt_core_wrapper/la_output[76] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[2]                   |Net: \la_data_out_mprj[75]                                    
  gpio_defaults_block_0403/gpio_defaults[2] = 1               |  mgmt_protect/la_data_out_mprj[75] = 1                       
  gpio_control_block/gpio_defaults[2] = 1                     |  mgmt_core_wrapper/la_output[75] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[3]                   |Net: \la_data_out_mprj[74]                                    
  gpio_defaults_block_0403/gpio_defaults[3] = 1               |  mgmt_protect/la_data_out_mprj[74] = 1                       
  gpio_control_block/gpio_defaults[3] = 1                     |  mgmt_core_wrapper/la_output[74] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[4]                   |Net: \la_data_out_mprj[73]                                    
  gpio_defaults_block_0403/gpio_defaults[4] = 1               |  mgmt_protect/la_data_out_mprj[73] = 1                       
  gpio_control_block/gpio_defaults[4] = 1                     |  mgmt_core_wrapper/la_output[73] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[5]                   |Net: \la_data_out_mprj[72]                                    
  gpio_defaults_block_0403/gpio_defaults[5] = 1               |  mgmt_protect/la_data_out_mprj[72] = 1                       
  gpio_control_block/gpio_defaults[5] = 1                     |  mgmt_core_wrapper/la_output[72] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[6]                   |Net: \la_data_out_mprj[71]                                    
  gpio_defaults_block_0403/gpio_defaults[6] = 1               |  mgmt_protect/la_data_out_mprj[71] = 1                       
  gpio_control_block/gpio_defaults[6] = 1                     |  mgmt_core_wrapper/la_output[71] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[7]                   |Net: \la_data_out_mprj[70]                                    
  gpio_defaults_block_0403/gpio_defaults[7] = 1               |  mgmt_protect/la_data_out_mprj[70] = 1                       
  gpio_control_block/gpio_defaults[7] = 1                     |  mgmt_core_wrapper/la_output[70] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[8]                   |Net: \la_data_out_mprj[69]                                    
  gpio_defaults_block_0403/gpio_defaults[8] = 1               |  mgmt_protect/la_data_out_mprj[69] = 1                       
  gpio_control_block/gpio_defaults[8] = 1                     |  mgmt_core_wrapper/la_output[69] = 1                         
                                                              |                                                              
Net: gpio_defaults_block_4/gpio_defaults[9]                   |Net: \la_data_out_mprj[68]                                    
  gpio_defaults_block_0403/gpio_defaults[9] = 1               |  mgmt_protect/la_data_out_mprj[68] = 1                       
  gpio_control_block/gpio_defaults[9] = 1                     |  mgmt_core_wrapper/la_output[68] = 1                         
                                                              |                                                              
Net: mprj/io_in[3]                                            |Net: \la_data_out_mprj[67]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[67] = 1                       
  user_project_wrapper/io_in[3] = 1                           |  mgmt_core_wrapper/la_output[67] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[3]                                           |Net: \la_data_out_mprj[66]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[66] = 1                       
  user_project_wrapper/io_oeb[3] = 1                          |  mgmt_core_wrapper/la_output[66] = 1                         
                                                              |                                                              
Net: mprj/io_out[3]                                           |Net: \la_data_out_mprj[65]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[65] = 1                       
  user_project_wrapper/io_out[3] = 1                          |  mgmt_core_wrapper/la_output[65] = 1                         
                                                              |                                                              
Net: mprj/io_in[26]                                           |Net: \la_data_out_mprj[64]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[64] = 1                       
  user_project_wrapper/io_in[26] = 1                          |  mgmt_core_wrapper/la_output[64] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[26]                                          |Net: \la_data_out_mprj[63]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[63] = 1                       
  user_project_wrapper/io_oeb[26] = 1                         |  mgmt_core_wrapper/la_output[63] = 1                         
                                                              |                                                              
Net: mprj/io_out[26]                                          |Net: \la_data_out_mprj[62]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[62] = 1                       
  user_project_wrapper/io_out[26] = 1                         |  mgmt_core_wrapper/la_output[62] = 1                         
                                                              |                                                              
Net: clocking/ext_clk_sel                                     |Net: \la_data_out_mprj[61]                                    
  caravel_clocking/ext_clk_sel = 1                            |  mgmt_protect/la_data_out_mprj[61] = 1                       
  housekeeping/pll_bypass = 1                                 |  mgmt_core_wrapper/la_output[61] = 1                         
                                                              |                                                              
Net: housekeeping/reset                                       |Net: \la_data_out_mprj[60]                                    
  caravel_clocking/ext_reset = 1                              |  mgmt_protect/la_data_out_mprj[60] = 1                       
  housekeeping/reset = 1                                      |  mgmt_core_wrapper/la_output[60] = 1                         
                                                              |                                                              
Net: clocking/sel2[0]                                         |Net: \la_data_out_mprj[59]                                    
  caravel_clocking/sel2[0] = 1                                |  mgmt_protect/la_data_out_mprj[59] = 1                       
  housekeeping/pll90_sel[0] = 1                               |  mgmt_core_wrapper/la_output[59] = 1                         
                                                              |                                                              
Net: clocking/sel2[1]                                         |Net: \la_data_out_mprj[58]                                    
  caravel_clocking/sel2[1] = 1                                |  mgmt_protect/la_data_out_mprj[58] = 1                       
  housekeeping/pll90_sel[1] = 1                               |  mgmt_core_wrapper/la_output[58] = 1                         
                                                              |                                                              
Net: clocking/sel2[2]                                         |Net: \la_data_out_mprj[57]                                    
  caravel_clocking/sel2[2] = 1                                |  mgmt_protect/la_data_out_mprj[57] = 1                       
  housekeeping/pll90_sel[2] = 1                               |  mgmt_core_wrapper/la_output[57] = 1                         
                                                              |                                                              
Net: clocking/sel[0]                                          |Net: \la_data_out_mprj[56]                                    
  caravel_clocking/sel[0] = 1                                 |  mgmt_protect/la_data_out_mprj[56] = 1                       
  housekeeping/pll_sel[0] = 1                                 |  mgmt_core_wrapper/la_output[56] = 1                         
                                                              |                                                              
Net: clocking/sel[1]                                          |Net: \la_data_out_mprj[55]                                    
  caravel_clocking/sel[1] = 1                                 |  mgmt_protect/la_data_out_mprj[55] = 1                       
  housekeeping/pll_sel[1] = 1                                 |  mgmt_core_wrapper/la_output[55] = 1                         
                                                              |                                                              
Net: clocking/sel[2]                                          |Net: \la_data_out_mprj[54]                                    
  caravel_clocking/sel[2] = 1                                 |  mgmt_protect/la_data_out_mprj[54] = 1                       
  housekeeping/pll_sel[2] = 1                                 |  mgmt_core_wrapper/la_output[54] = 1                         
                                                              |                                                              
Net: mprj/io_in[10]                                           |Net: \la_data_out_mprj[53]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[53] = 1                       
  user_project_wrapper/io_in[10] = 1                          |  mgmt_core_wrapper/la_output[53] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[10]                                          |Net: \la_data_out_mprj[52]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[52] = 1                       
  user_project_wrapper/io_oeb[10] = 1                         |  mgmt_core_wrapper/la_output[52] = 1                         
                                                              |                                                              
Net: mprj/io_out[10]                                          |Net: \la_data_out_mprj[51]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[51] = 1                       
  user_project_wrapper/io_out[10] = 1                         |  mgmt_core_wrapper/la_output[51] = 1                         
                                                              |                                                              
Net: mprj/io_in[29]                                           |Net: \la_data_out_mprj[50]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[50] = 1                       
  user_project_wrapper/io_in[29] = 1                          |  mgmt_core_wrapper/la_output[50] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[29]                                          |Net: \la_data_out_mprj[49]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[49] = 1                       
  user_project_wrapper/io_oeb[29] = 1                         |  mgmt_core_wrapper/la_output[49] = 1                         
                                                              |                                                              
Net: mprj/io_out[29]                                          |Net: \la_data_out_mprj[48]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[48] = 1                       
  user_project_wrapper/io_out[29] = 1                         |  mgmt_core_wrapper/la_output[48] = 1                         
                                                              |                                                              
Net: mprj/io_in[18]                                           |Net: \la_data_out_mprj[47]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[47] = 1                       
  user_project_wrapper/io_in[18] = 1                          |  mgmt_core_wrapper/la_output[47] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[18]                                          |Net: \la_data_out_mprj[46]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[46] = 1                       
  user_project_wrapper/io_oeb[18] = 1                         |  mgmt_core_wrapper/la_output[46] = 1                         
                                                              |                                                              
Net: mprj/io_out[18]                                          |Net: \la_data_out_mprj[45]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[45] = 1                       
  user_project_wrapper/io_out[18] = 1                         |  mgmt_core_wrapper/la_output[45] = 1                         
                                                              |                                                              
Net: mprj/io_in[24]                                           |Net: \la_data_out_mprj[44]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[44] = 1                       
  user_project_wrapper/io_in[24] = 1                          |  mgmt_core_wrapper/la_output[44] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[24]                                          |Net: \la_data_out_mprj[43]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[43] = 1                       
  user_project_wrapper/io_oeb[24] = 1                         |  mgmt_core_wrapper/la_output[43] = 1                         
                                                              |                                                              
Net: mprj/io_out[24]                                          |Net: \la_data_out_mprj[42]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[42] = 1                       
  user_project_wrapper/io_out[24] = 1                         |  mgmt_core_wrapper/la_output[42] = 1                         
                                                              |                                                              
Net: mprj/io_in[8]                                            |Net: \la_data_out_mprj[41]                                    
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[41] = 1                       
  user_project_wrapper/io_in[8] = 1                           |  mgmt_core_wrapper/la_output[41] = 1                         
                                                              |                                                              
Net: mprj/io_oeb[8]                                           |Net: \la_data_out_mprj[40]                                    
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[40] = 1                       
  user_project_wrapper/io_oeb[8] = 1                          |  mgmt_core_wrapper/la_output[40] = 1                         
                                                              |                                                              
Net: mprj/io_out[8]                                           |Net: \la_data_out_mprj[39]                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[39] = 1                       
  user_project_wrapper/io_out[8] = 1                          |  mgmt_core_wrapper/la_output[39] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[0]                                |Net: \la_data_out_mprj[38]                                    
  user_id_programming/mask_rev[0] = 1                         |  mgmt_protect/la_data_out_mprj[38] = 1                       
  housekeeping/mask_rev_in[0] = 1                             |  mgmt_core_wrapper/la_output[38] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[10]                               |Net: \la_data_out_mprj[37]                                    
  user_id_programming/mask_rev[10] = 1                        |  mgmt_protect/la_data_out_mprj[37] = 1                       
  housekeeping/mask_rev_in[10] = 1                            |  mgmt_core_wrapper/la_output[37] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[11]                               |Net: \la_data_out_mprj[36]                                    
  user_id_programming/mask_rev[11] = 1                        |  mgmt_protect/la_data_out_mprj[36] = 1                       
  housekeeping/mask_rev_in[11] = 1                            |  mgmt_core_wrapper/la_output[36] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[12]                               |Net: \la_data_out_mprj[35]                                    
  user_id_programming/mask_rev[12] = 1                        |  mgmt_protect/la_data_out_mprj[35] = 1                       
  housekeeping/mask_rev_in[12] = 1                            |  mgmt_core_wrapper/la_output[35] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[13]                               |Net: \la_data_out_mprj[34]                                    
  user_id_programming/mask_rev[13] = 1                        |  mgmt_protect/la_data_out_mprj[34] = 1                       
  housekeeping/mask_rev_in[13] = 1                            |  mgmt_core_wrapper/la_output[34] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[14]                               |Net: \la_data_out_mprj[33]                                    
  user_id_programming/mask_rev[14] = 1                        |  mgmt_protect/la_data_out_mprj[33] = 1                       
  housekeeping/mask_rev_in[14] = 1                            |  mgmt_core_wrapper/la_output[33] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[15]                               |Net: \la_data_out_mprj[32]                                    
  user_id_programming/mask_rev[15] = 1                        |  mgmt_protect/la_data_out_mprj[32] = 1                       
  housekeeping/mask_rev_in[15] = 1                            |  mgmt_core_wrapper/la_output[32] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[16]                               |Net: \la_data_out_mprj[31]                                    
  user_id_programming/mask_rev[16] = 1                        |  mgmt_protect/la_data_out_mprj[31] = 1                       
  housekeeping/mask_rev_in[16] = 1                            |  mgmt_core_wrapper/la_output[31] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[17]                               |Net: \la_data_out_mprj[30]                                    
  user_id_programming/mask_rev[17] = 1                        |  mgmt_protect/la_data_out_mprj[30] = 1                       
  housekeeping/mask_rev_in[17] = 1                            |  mgmt_core_wrapper/la_output[30] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[18]                               |Net: \la_data_out_mprj[29]                                    
  user_id_programming/mask_rev[18] = 1                        |  mgmt_protect/la_data_out_mprj[29] = 1                       
  housekeeping/mask_rev_in[18] = 1                            |  mgmt_core_wrapper/la_output[29] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[19]                               |Net: \la_data_out_mprj[28]                                    
  user_id_programming/mask_rev[19] = 1                        |  mgmt_protect/la_data_out_mprj[28] = 1                       
  housekeeping/mask_rev_in[19] = 1                            |  mgmt_core_wrapper/la_output[28] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[1]                                |Net: \la_data_out_mprj[27]                                    
  user_id_programming/mask_rev[1] = 1                         |  mgmt_protect/la_data_out_mprj[27] = 1                       
  housekeeping/mask_rev_in[1] = 1                             |  mgmt_core_wrapper/la_output[27] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[20]                               |Net: \la_data_out_mprj[26]                                    
  user_id_programming/mask_rev[20] = 1                        |  mgmt_protect/la_data_out_mprj[26] = 1                       
  housekeeping/mask_rev_in[20] = 1                            |  mgmt_core_wrapper/la_output[26] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[21]                               |Net: \la_data_out_mprj[25]                                    
  user_id_programming/mask_rev[21] = 1                        |  mgmt_protect/la_data_out_mprj[25] = 1                       
  housekeeping/mask_rev_in[21] = 1                            |  mgmt_core_wrapper/la_output[25] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[22]                               |Net: \la_data_out_mprj[24]                                    
  user_id_programming/mask_rev[22] = 1                        |  mgmt_protect/la_data_out_mprj[24] = 1                       
  housekeeping/mask_rev_in[22] = 1                            |  mgmt_core_wrapper/la_output[24] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[23]                               |Net: \la_data_out_mprj[23]                                    
  user_id_programming/mask_rev[23] = 1                        |  mgmt_protect/la_data_out_mprj[23] = 1                       
  housekeeping/mask_rev_in[23] = 1                            |  mgmt_core_wrapper/la_output[23] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[24]                               |Net: \la_data_out_mprj[22]                                    
  user_id_programming/mask_rev[24] = 1                        |  mgmt_protect/la_data_out_mprj[22] = 1                       
  housekeeping/mask_rev_in[24] = 1                            |  mgmt_core_wrapper/la_output[22] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[25]                               |Net: \la_data_out_mprj[21]                                    
  user_id_programming/mask_rev[25] = 1                        |  mgmt_protect/la_data_out_mprj[21] = 1                       
  housekeeping/mask_rev_in[25] = 1                            |  mgmt_core_wrapper/la_output[21] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[26]                               |Net: \la_data_out_mprj[20]                                    
  user_id_programming/mask_rev[26] = 1                        |  mgmt_protect/la_data_out_mprj[20] = 1                       
  housekeeping/mask_rev_in[26] = 1                            |  mgmt_core_wrapper/la_output[20] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[27]                               |Net: \la_data_out_mprj[19]                                    
  user_id_programming/mask_rev[27] = 1                        |  mgmt_protect/la_data_out_mprj[19] = 1                       
  housekeeping/mask_rev_in[27] = 1                            |  mgmt_core_wrapper/la_output[19] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[28]                               |Net: \la_data_out_mprj[18]                                    
  user_id_programming/mask_rev[28] = 1                        |  mgmt_protect/la_data_out_mprj[18] = 1                       
  housekeeping/mask_rev_in[28] = 1                            |  mgmt_core_wrapper/la_output[18] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[29]                               |Net: \la_data_out_mprj[17]                                    
  user_id_programming/mask_rev[29] = 1                        |  mgmt_protect/la_data_out_mprj[17] = 1                       
  housekeeping/mask_rev_in[29] = 1                            |  mgmt_core_wrapper/la_output[17] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[2]                                |Net: \la_data_out_mprj[16]                                    
  user_id_programming/mask_rev[2] = 1                         |  mgmt_protect/la_data_out_mprj[16] = 1                       
  housekeeping/mask_rev_in[2] = 1                             |  mgmt_core_wrapper/la_output[16] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[30]                               |Net: \la_data_out_mprj[15]                                    
  user_id_programming/mask_rev[30] = 1                        |  mgmt_protect/la_data_out_mprj[15] = 1                       
  housekeeping/mask_rev_in[30] = 1                            |  mgmt_core_wrapper/la_output[15] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[31]                               |Net: \la_data_out_mprj[14]                                    
  user_id_programming/mask_rev[31] = 1                        |  mgmt_protect/la_data_out_mprj[14] = 1                       
  housekeeping/mask_rev_in[31] = 1                            |  mgmt_core_wrapper/la_output[14] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[3]                                |Net: \la_data_out_mprj[13]                                    
  user_id_programming/mask_rev[3] = 1                         |  mgmt_protect/la_data_out_mprj[13] = 1                       
  housekeeping/mask_rev_in[3] = 1                             |  mgmt_core_wrapper/la_output[13] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[4]                                |Net: \la_data_out_mprj[12]                                    
  user_id_programming/mask_rev[4] = 1                         |  mgmt_protect/la_data_out_mprj[12] = 1                       
  housekeeping/mask_rev_in[4] = 1                             |  mgmt_core_wrapper/la_output[12] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[5]                                |Net: \la_data_out_mprj[11]                                    
  user_id_programming/mask_rev[5] = 1                         |  mgmt_protect/la_data_out_mprj[11] = 1                       
  housekeeping/mask_rev_in[5] = 1                             |  mgmt_core_wrapper/la_output[11] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[6]                                |Net: \la_data_out_mprj[10]                                    
  user_id_programming/mask_rev[6] = 1                         |  mgmt_protect/la_data_out_mprj[10] = 1                       
  housekeeping/mask_rev_in[6] = 1                             |  mgmt_core_wrapper/la_output[10] = 1                         
                                                              |                                                              
Net: user_id_value/mask_rev[7]                                |Net: \la_data_out_mprj[9]                                     
  user_id_programming/mask_rev[7] = 1                         |  mgmt_protect/la_data_out_mprj[9] = 1                        
  housekeeping/mask_rev_in[7] = 1                             |  mgmt_core_wrapper/la_output[9] = 1                          
                                                              |                                                              
Net: user_id_value/mask_rev[8]                                |Net: \la_data_out_mprj[8]                                     
  user_id_programming/mask_rev[8] = 1                         |  mgmt_protect/la_data_out_mprj[8] = 1                        
  housekeeping/mask_rev_in[8] = 1                             |  mgmt_core_wrapper/la_output[8] = 1                          
                                                              |                                                              
Net: user_id_value/mask_rev[9]                                |Net: \la_data_out_mprj[7]                                     
  user_id_programming/mask_rev[9] = 1                         |  mgmt_protect/la_data_out_mprj[7] = 1                        
  housekeeping/mask_rev_in[9] = 1                             |  mgmt_core_wrapper/la_output[7] = 1                          
                                                              |                                                              
Net: mprj/io_in[22]                                           |Net: \la_data_out_mprj[6]                                     
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[6] = 1                        
  user_project_wrapper/io_in[22] = 1                          |  mgmt_core_wrapper/la_output[6] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[22]                                          |Net: \la_data_out_mprj[5]                                     
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[5] = 1                        
  user_project_wrapper/io_oeb[22] = 1                         |  mgmt_core_wrapper/la_output[5] = 1                          
                                                              |                                                              
Net: mprj/io_out[22]                                          |Net: \la_data_out_mprj[4]                                     
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[4] = 1                        
  user_project_wrapper/io_out[22] = 1                         |  mgmt_core_wrapper/la_output[4] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[0]                             |Net: \la_data_out_mprj[3]                                     
  gpio_control_block/mgmt_gpio_in = 1                         |  mgmt_protect/la_data_out_mprj[3] = 1                        
  housekeeping/mgmt_gpio_in[0] = 1                            |  mgmt_core_wrapper/la_output[3] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[0]                            |Net: \la_data_out_mprj[2]                                     
  gpio_control_block/mgmt_gpio_oeb = 1                        |  mgmt_protect/la_data_out_mprj[2] = 1                        
  housekeeping/mgmt_gpio_oeb[0] = 1                           |  mgmt_core_wrapper/la_output[2] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_out[0]                            |Net: \la_data_out_mprj[1]                                     
  gpio_control_block/mgmt_gpio_out = 1                        |  mgmt_protect/la_data_out_mprj[1] = 1                        
  housekeeping/mgmt_gpio_out[0] = 1                           |  mgmt_core_wrapper/la_output[1] = 1                          
                                                              |                                                              
Net: housekeeping/serial_data_1                               |Net: \la_data_out_mprj[0]                                     
  gpio_control_block/serial_data_in = 1                       |  mgmt_protect/la_data_out_mprj[0] = 1                        
  housekeeping/serial_data_1 = 1                              |  mgmt_core_wrapper/la_output[0] = 1                          
                                                              |                                                              
Net: mprj/io_in[0]                                            |Net: \la_iena_mprj[127]                                       
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_iena_mprj[127] = 1                          
  user_project_wrapper/io_in[0] = 1                           |  mgmt_core_wrapper/la_iena[127] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[0]                                           |Net: \la_iena_mprj[126]                                       
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_iena_mprj[126] = 1                          
  user_project_wrapper/io_oeb[0] = 1                          |  mgmt_core_wrapper/la_iena[126] = 1                          
                                                              |                                                              
Net: mprj/io_out[0]                                           |Net: \la_iena_mprj[125]                                       
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_iena_mprj[125] = 1                          
  user_project_wrapper/io_out[0] = 1                          |  mgmt_core_wrapper/la_iena[125] = 1                          
                                                              |                                                              
Net: mprj/io_in[17]                                           |Net: \la_iena_mprj[124]                                       
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_iena_mprj[124] = 1                          
  user_project_wrapper/io_in[17] = 1                          |  mgmt_core_wrapper/la_iena[124] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[17]                                          |Net: \la_iena_mprj[123]                                       
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_iena_mprj[123] = 1                          
  user_project_wrapper/io_oeb[17] = 1                         |  mgmt_core_wrapper/la_iena[123] = 1                          
                                                              |                                                              
Net: mprj/io_out[17]                                          |Net: \la_iena_mprj[122]                                       
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_iena_mprj[122] = 1                          
  user_project_wrapper/io_out[17] = 1                         |  mgmt_core_wrapper/la_iena[122] = 1                          
                                                              |                                                              
Net: mprj/io_in[20]                                           |Net: \la_iena_mprj[121]                                       
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_iena_mprj[121] = 1                          
  user_project_wrapper/io_in[20] = 1                          |  mgmt_core_wrapper/la_iena[121] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[20]                                          |Net: \la_iena_mprj[120]                                       
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_iena_mprj[120] = 1                          
  user_project_wrapper/io_oeb[20] = 1                         |  mgmt_core_wrapper/la_iena[120] = 1                          
                                                              |                                                              
Net: mprj/io_out[20]                                          |Net: \la_iena_mprj[119]                                       
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_iena_mprj[119] = 1                          
  user_project_wrapper/io_out[20] = 1                         |  mgmt_core_wrapper/la_iena[119] = 1                          
                                                              |                                                              
Net: mprj/io_in[15]                                           |Net: \la_iena_mprj[118]                                       
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_iena_mprj[118] = 1                          
  user_project_wrapper/io_in[15] = 1                          |  mgmt_core_wrapper/la_iena[118] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[15]                                          |Net: \la_iena_mprj[117]                                       
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_iena_mprj[117] = 1                          
  user_project_wrapper/io_oeb[15] = 1                         |  mgmt_core_wrapper/la_iena[117] = 1                          
                                                              |                                                              
Net: mprj/io_out[15]                                          |Net: \la_iena_mprj[116]                                       
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_iena_mprj[116] = 1                          
  user_project_wrapper/io_out[15] = 1                         |  mgmt_core_wrapper/la_iena[116] = 1                          
                                                              |                                                              
Net: mprj/io_in[6]                                            |Net: \la_iena_mprj[115]                                       
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/la_iena_mprj[115] = 1                          
  user_project_wrapper/io_in[6] = 1                           |  mgmt_core_wrapper/la_iena[115] = 1                          
                                                              |                                                              
Net: mprj/io_oeb[6]                                           |Net: \la_iena_mprj[114]                                       
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/la_iena_mprj[114] = 1                          
  user_project_wrapper/io_oeb[6] = 1                          |  mgmt_core_wrapper/la_iena[114] = 1                          
                                                              |                                                              
Net: mprj/io_out[6]                                           |Net: \la_iena_mprj[113]                                       
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/la_iena_mprj[113] = 1                          
  user_project_wrapper/io_out[6] = 1                          |  mgmt_core_wrapper/la_iena[113] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[0]                                       |Net: \la_iena_mprj[112]                                       
  mgmt_protect/la_data_in_core[0] = 1                         |  mgmt_protect/la_iena_mprj[112] = 1                          
  user_project_wrapper/la_data_in[0] = 1                      |  mgmt_core_wrapper/la_iena[112] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[100]                                     |Net: \la_iena_mprj[111]                                       
  mgmt_protect/la_data_in_core[100] = 1                       |  mgmt_protect/la_iena_mprj[111] = 1                          
  user_project_wrapper/la_data_in[100] = 1                    |  mgmt_core_wrapper/la_iena[111] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[101]                                     |Net: \la_iena_mprj[110]                                       
  mgmt_protect/la_data_in_core[101] = 1                       |  mgmt_protect/la_iena_mprj[110] = 1                          
  user_project_wrapper/la_data_in[101] = 1                    |  mgmt_core_wrapper/la_iena[110] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[102]                                     |Net: \la_iena_mprj[109]                                       
  mgmt_protect/la_data_in_core[102] = 1                       |  mgmt_protect/la_iena_mprj[109] = 1                          
  user_project_wrapper/la_data_in[102] = 1                    |  mgmt_core_wrapper/la_iena[109] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[103]                                     |Net: \la_iena_mprj[108]                                       
  mgmt_protect/la_data_in_core[103] = 1                       |  mgmt_protect/la_iena_mprj[108] = 1                          
  user_project_wrapper/la_data_in[103] = 1                    |  mgmt_core_wrapper/la_iena[108] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[104]                                     |Net: \la_iena_mprj[107]                                       
  mgmt_protect/la_data_in_core[104] = 1                       |  mgmt_protect/la_iena_mprj[107] = 1                          
  user_project_wrapper/la_data_in[104] = 1                    |  mgmt_core_wrapper/la_iena[107] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[105]                                     |Net: \la_iena_mprj[106]                                       
  mgmt_protect/la_data_in_core[105] = 1                       |  mgmt_protect/la_iena_mprj[106] = 1                          
  user_project_wrapper/la_data_in[105] = 1                    |  mgmt_core_wrapper/la_iena[106] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[106]                                     |Net: \la_iena_mprj[105]                                       
  mgmt_protect/la_data_in_core[106] = 1                       |  mgmt_protect/la_iena_mprj[105] = 1                          
  user_project_wrapper/la_data_in[106] = 1                    |  mgmt_core_wrapper/la_iena[105] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[107]                                     |Net: \la_iena_mprj[104]                                       
  mgmt_protect/la_data_in_core[107] = 1                       |  mgmt_protect/la_iena_mprj[104] = 1                          
  user_project_wrapper/la_data_in[107] = 1                    |  mgmt_core_wrapper/la_iena[104] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[108]                                     |Net: \la_iena_mprj[103]                                       
  mgmt_protect/la_data_in_core[108] = 1                       |  mgmt_protect/la_iena_mprj[103] = 1                          
  user_project_wrapper/la_data_in[108] = 1                    |  mgmt_core_wrapper/la_iena[103] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[109]                                     |Net: \la_iena_mprj[102]                                       
  mgmt_protect/la_data_in_core[109] = 1                       |  mgmt_protect/la_iena_mprj[102] = 1                          
  user_project_wrapper/la_data_in[109] = 1                    |  mgmt_core_wrapper/la_iena[102] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[10]                                      |Net: \la_iena_mprj[101]                                       
  mgmt_protect/la_data_in_core[10] = 1                        |  mgmt_protect/la_iena_mprj[101] = 1                          
  user_project_wrapper/la_data_in[10] = 1                     |  mgmt_core_wrapper/la_iena[101] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[110]                                     |Net: \la_iena_mprj[100]                                       
  mgmt_protect/la_data_in_core[110] = 1                       |  mgmt_protect/la_iena_mprj[100] = 1                          
  user_project_wrapper/la_data_in[110] = 1                    |  mgmt_core_wrapper/la_iena[100] = 1                          
                                                              |                                                              
Net: mprj/la_data_in[111]                                     |Net: \la_iena_mprj[99]                                        
  mgmt_protect/la_data_in_core[111] = 1                       |  mgmt_protect/la_iena_mprj[99] = 1                           
  user_project_wrapper/la_data_in[111] = 1                    |  mgmt_core_wrapper/la_iena[99] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[112]                                     |Net: \la_iena_mprj[98]                                        
  mgmt_protect/la_data_in_core[112] = 1                       |  mgmt_protect/la_iena_mprj[98] = 1                           
  user_project_wrapper/la_data_in[112] = 1                    |  mgmt_core_wrapper/la_iena[98] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[113]                                     |Net: \la_iena_mprj[97]                                        
  mgmt_protect/la_data_in_core[113] = 1                       |  mgmt_protect/la_iena_mprj[97] = 1                           
  user_project_wrapper/la_data_in[113] = 1                    |  mgmt_core_wrapper/la_iena[97] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[114]                                     |Net: \la_iena_mprj[96]                                        
  mgmt_protect/la_data_in_core[114] = 1                       |  mgmt_protect/la_iena_mprj[96] = 1                           
  user_project_wrapper/la_data_in[114] = 1                    |  mgmt_core_wrapper/la_iena[96] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[115]                                     |Net: \la_iena_mprj[95]                                        
  mgmt_protect/la_data_in_core[115] = 1                       |  mgmt_protect/la_iena_mprj[95] = 1                           
  user_project_wrapper/la_data_in[115] = 1                    |  mgmt_core_wrapper/la_iena[95] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[116]                                     |Net: \la_iena_mprj[94]                                        
  mgmt_protect/la_data_in_core[116] = 1                       |  mgmt_protect/la_iena_mprj[94] = 1                           
  user_project_wrapper/la_data_in[116] = 1                    |  mgmt_core_wrapper/la_iena[94] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[117]                                     |Net: \la_iena_mprj[93]                                        
  mgmt_protect/la_data_in_core[117] = 1                       |  mgmt_protect/la_iena_mprj[93] = 1                           
  user_project_wrapper/la_data_in[117] = 1                    |  mgmt_core_wrapper/la_iena[93] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[118]                                     |Net: \la_iena_mprj[92]                                        
  mgmt_protect/la_data_in_core[118] = 1                       |  mgmt_protect/la_iena_mprj[92] = 1                           
  user_project_wrapper/la_data_in[118] = 1                    |  mgmt_core_wrapper/la_iena[92] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[119]                                     |Net: \la_iena_mprj[91]                                        
  mgmt_protect/la_data_in_core[119] = 1                       |  mgmt_protect/la_iena_mprj[91] = 1                           
  user_project_wrapper/la_data_in[119] = 1                    |  mgmt_core_wrapper/la_iena[91] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[11]                                      |Net: \la_iena_mprj[90]                                        
  mgmt_protect/la_data_in_core[11] = 1                        |  mgmt_protect/la_iena_mprj[90] = 1                           
  user_project_wrapper/la_data_in[11] = 1                     |  mgmt_core_wrapper/la_iena[90] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[120]                                     |Net: \la_iena_mprj[89]                                        
  mgmt_protect/la_data_in_core[120] = 1                       |  mgmt_protect/la_iena_mprj[89] = 1                           
  user_project_wrapper/la_data_in[120] = 1                    |  mgmt_core_wrapper/la_iena[89] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[121]                                     |Net: \la_iena_mprj[88]                                        
  mgmt_protect/la_data_in_core[121] = 1                       |  mgmt_protect/la_iena_mprj[88] = 1                           
  user_project_wrapper/la_data_in[121] = 1                    |  mgmt_core_wrapper/la_iena[88] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[122]                                     |Net: \la_iena_mprj[87]                                        
  mgmt_protect/la_data_in_core[122] = 1                       |  mgmt_protect/la_iena_mprj[87] = 1                           
  user_project_wrapper/la_data_in[122] = 1                    |  mgmt_core_wrapper/la_iena[87] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[123]                                     |Net: \la_iena_mprj[86]                                        
  mgmt_protect/la_data_in_core[123] = 1                       |  mgmt_protect/la_iena_mprj[86] = 1                           
  user_project_wrapper/la_data_in[123] = 1                    |  mgmt_core_wrapper/la_iena[86] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[124]                                     |Net: \la_iena_mprj[85]                                        
  mgmt_protect/la_data_in_core[124] = 1                       |  mgmt_protect/la_iena_mprj[85] = 1                           
  user_project_wrapper/la_data_in[124] = 1                    |  mgmt_core_wrapper/la_iena[85] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[125]                                     |Net: \la_iena_mprj[84]                                        
  mgmt_protect/la_data_in_core[125] = 1                       |  mgmt_protect/la_iena_mprj[84] = 1                           
  user_project_wrapper/la_data_in[125] = 1                    |  mgmt_core_wrapper/la_iena[84] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[126]                                     |Net: \la_iena_mprj[83]                                        
  mgmt_protect/la_data_in_core[126] = 1                       |  mgmt_protect/la_iena_mprj[83] = 1                           
  user_project_wrapper/la_data_in[126] = 1                    |  mgmt_core_wrapper/la_iena[83] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[127]                                     |Net: \la_iena_mprj[82]                                        
  mgmt_protect/la_data_in_core[127] = 1                       |  mgmt_protect/la_iena_mprj[82] = 1                           
  user_project_wrapper/la_data_in[127] = 1                    |  mgmt_core_wrapper/la_iena[82] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[12]                                      |Net: \la_iena_mprj[81]                                        
  mgmt_protect/la_data_in_core[12] = 1                        |  mgmt_protect/la_iena_mprj[81] = 1                           
  user_project_wrapper/la_data_in[12] = 1                     |  mgmt_core_wrapper/la_iena[81] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[13]                                      |Net: \la_iena_mprj[80]                                        
  mgmt_protect/la_data_in_core[13] = 1                        |  mgmt_protect/la_iena_mprj[80] = 1                           
  user_project_wrapper/la_data_in[13] = 1                     |  mgmt_core_wrapper/la_iena[80] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[14]                                      |Net: \la_iena_mprj[79]                                        
  mgmt_protect/la_data_in_core[14] = 1                        |  mgmt_protect/la_iena_mprj[79] = 1                           
  user_project_wrapper/la_data_in[14] = 1                     |  mgmt_core_wrapper/la_iena[79] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[15]                                      |Net: \la_iena_mprj[78]                                        
  mgmt_protect/la_data_in_core[15] = 1                        |  mgmt_protect/la_iena_mprj[78] = 1                           
  user_project_wrapper/la_data_in[15] = 1                     |  mgmt_core_wrapper/la_iena[78] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[16]                                      |Net: \la_iena_mprj[77]                                        
  mgmt_protect/la_data_in_core[16] = 1                        |  mgmt_protect/la_iena_mprj[77] = 1                           
  user_project_wrapper/la_data_in[16] = 1                     |  mgmt_core_wrapper/la_iena[77] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[17]                                      |Net: \la_iena_mprj[76]                                        
  mgmt_protect/la_data_in_core[17] = 1                        |  mgmt_protect/la_iena_mprj[76] = 1                           
  user_project_wrapper/la_data_in[17] = 1                     |  mgmt_core_wrapper/la_iena[76] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[18]                                      |Net: \la_iena_mprj[75]                                        
  mgmt_protect/la_data_in_core[18] = 1                        |  mgmt_protect/la_iena_mprj[75] = 1                           
  user_project_wrapper/la_data_in[18] = 1                     |  mgmt_core_wrapper/la_iena[75] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[19]                                      |Net: \la_iena_mprj[74]                                        
  mgmt_protect/la_data_in_core[19] = 1                        |  mgmt_protect/la_iena_mprj[74] = 1                           
  user_project_wrapper/la_data_in[19] = 1                     |  mgmt_core_wrapper/la_iena[74] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[1]                                       |Net: \la_iena_mprj[73]                                        
  mgmt_protect/la_data_in_core[1] = 1                         |  mgmt_protect/la_iena_mprj[73] = 1                           
  user_project_wrapper/la_data_in[1] = 1                      |  mgmt_core_wrapper/la_iena[73] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[20]                                      |Net: \la_iena_mprj[72]                                        
  mgmt_protect/la_data_in_core[20] = 1                        |  mgmt_protect/la_iena_mprj[72] = 1                           
  user_project_wrapper/la_data_in[20] = 1                     |  mgmt_core_wrapper/la_iena[72] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[21]                                      |Net: \la_iena_mprj[71]                                        
  mgmt_protect/la_data_in_core[21] = 1                        |  mgmt_protect/la_iena_mprj[71] = 1                           
  user_project_wrapper/la_data_in[21] = 1                     |  mgmt_core_wrapper/la_iena[71] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[22]                                      |Net: \la_iena_mprj[70]                                        
  mgmt_protect/la_data_in_core[22] = 1                        |  mgmt_protect/la_iena_mprj[70] = 1                           
  user_project_wrapper/la_data_in[22] = 1                     |  mgmt_core_wrapper/la_iena[70] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[23]                                      |Net: \la_iena_mprj[69]                                        
  mgmt_protect/la_data_in_core[23] = 1                        |  mgmt_protect/la_iena_mprj[69] = 1                           
  user_project_wrapper/la_data_in[23] = 1                     |  mgmt_core_wrapper/la_iena[69] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[24]                                      |Net: \la_iena_mprj[68]                                        
  mgmt_protect/la_data_in_core[24] = 1                        |  mgmt_protect/la_iena_mprj[68] = 1                           
  user_project_wrapper/la_data_in[24] = 1                     |  mgmt_core_wrapper/la_iena[68] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[25]                                      |Net: \la_iena_mprj[67]                                        
  mgmt_protect/la_data_in_core[25] = 1                        |  mgmt_protect/la_iena_mprj[67] = 1                           
  user_project_wrapper/la_data_in[25] = 1                     |  mgmt_core_wrapper/la_iena[67] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[26]                                      |Net: \la_iena_mprj[66]                                        
  mgmt_protect/la_data_in_core[26] = 1                        |  mgmt_protect/la_iena_mprj[66] = 1                           
  user_project_wrapper/la_data_in[26] = 1                     |  mgmt_core_wrapper/la_iena[66] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[27]                                      |Net: \la_iena_mprj[65]                                        
  mgmt_protect/la_data_in_core[27] = 1                        |  mgmt_protect/la_iena_mprj[65] = 1                           
  user_project_wrapper/la_data_in[27] = 1                     |  mgmt_core_wrapper/la_iena[65] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[28]                                      |Net: \la_iena_mprj[64]                                        
  mgmt_protect/la_data_in_core[28] = 1                        |  mgmt_protect/la_iena_mprj[64] = 1                           
  user_project_wrapper/la_data_in[28] = 1                     |  mgmt_core_wrapper/la_iena[64] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[29]                                      |Net: \la_iena_mprj[63]                                        
  mgmt_protect/la_data_in_core[29] = 1                        |  mgmt_protect/la_iena_mprj[63] = 1                           
  user_project_wrapper/la_data_in[29] = 1                     |  mgmt_core_wrapper/la_iena[63] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[2]                                       |Net: \la_iena_mprj[62]                                        
  mgmt_protect/la_data_in_core[2] = 1                         |  mgmt_protect/la_iena_mprj[62] = 1                           
  user_project_wrapper/la_data_in[2] = 1                      |  mgmt_core_wrapper/la_iena[62] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[30]                                      |Net: \la_iena_mprj[61]                                        
  mgmt_protect/la_data_in_core[30] = 1                        |  mgmt_protect/la_iena_mprj[61] = 1                           
  user_project_wrapper/la_data_in[30] = 1                     |  mgmt_core_wrapper/la_iena[61] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[31]                                      |Net: \la_iena_mprj[60]                                        
  mgmt_protect/la_data_in_core[31] = 1                        |  mgmt_protect/la_iena_mprj[60] = 1                           
  user_project_wrapper/la_data_in[31] = 1                     |  mgmt_core_wrapper/la_iena[60] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[32]                                      |Net: \la_iena_mprj[59]                                        
  mgmt_protect/la_data_in_core[32] = 1                        |  mgmt_protect/la_iena_mprj[59] = 1                           
  user_project_wrapper/la_data_in[32] = 1                     |  mgmt_core_wrapper/la_iena[59] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[33]                                      |Net: \la_iena_mprj[58]                                        
  mgmt_protect/la_data_in_core[33] = 1                        |  mgmt_protect/la_iena_mprj[58] = 1                           
  user_project_wrapper/la_data_in[33] = 1                     |  mgmt_core_wrapper/la_iena[58] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[34]                                      |Net: \la_iena_mprj[57]                                        
  mgmt_protect/la_data_in_core[34] = 1                        |  mgmt_protect/la_iena_mprj[57] = 1                           
  user_project_wrapper/la_data_in[34] = 1                     |  mgmt_core_wrapper/la_iena[57] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[35]                                      |Net: \la_iena_mprj[56]                                        
  mgmt_protect/la_data_in_core[35] = 1                        |  mgmt_protect/la_iena_mprj[56] = 1                           
  user_project_wrapper/la_data_in[35] = 1                     |  mgmt_core_wrapper/la_iena[56] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[36]                                      |Net: \la_iena_mprj[55]                                        
  mgmt_protect/la_data_in_core[36] = 1                        |  mgmt_protect/la_iena_mprj[55] = 1                           
  user_project_wrapper/la_data_in[36] = 1                     |  mgmt_core_wrapper/la_iena[55] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[37]                                      |Net: \la_iena_mprj[54]                                        
  mgmt_protect/la_data_in_core[37] = 1                        |  mgmt_protect/la_iena_mprj[54] = 1                           
  user_project_wrapper/la_data_in[37] = 1                     |  mgmt_core_wrapper/la_iena[54] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[38]                                      |Net: \la_iena_mprj[53]                                        
  mgmt_protect/la_data_in_core[38] = 1                        |  mgmt_protect/la_iena_mprj[53] = 1                           
  user_project_wrapper/la_data_in[38] = 1                     |  mgmt_core_wrapper/la_iena[53] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[39]                                      |Net: \la_iena_mprj[52]                                        
  mgmt_protect/la_data_in_core[39] = 1                        |  mgmt_protect/la_iena_mprj[52] = 1                           
  user_project_wrapper/la_data_in[39] = 1                     |  mgmt_core_wrapper/la_iena[52] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[3]                                       |Net: \la_iena_mprj[51]                                        
  mgmt_protect/la_data_in_core[3] = 1                         |  mgmt_protect/la_iena_mprj[51] = 1                           
  user_project_wrapper/la_data_in[3] = 1                      |  mgmt_core_wrapper/la_iena[51] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[40]                                      |Net: \la_iena_mprj[50]                                        
  mgmt_protect/la_data_in_core[40] = 1                        |  mgmt_protect/la_iena_mprj[50] = 1                           
  user_project_wrapper/la_data_in[40] = 1                     |  mgmt_core_wrapper/la_iena[50] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[41]                                      |Net: \la_iena_mprj[49]                                        
  mgmt_protect/la_data_in_core[41] = 1                        |  mgmt_protect/la_iena_mprj[49] = 1                           
  user_project_wrapper/la_data_in[41] = 1                     |  mgmt_core_wrapper/la_iena[49] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[42]                                      |Net: \la_iena_mprj[48]                                        
  mgmt_protect/la_data_in_core[42] = 1                        |  mgmt_protect/la_iena_mprj[48] = 1                           
  user_project_wrapper/la_data_in[42] = 1                     |  mgmt_core_wrapper/la_iena[48] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[43]                                      |Net: \la_iena_mprj[47]                                        
  mgmt_protect/la_data_in_core[43] = 1                        |  mgmt_protect/la_iena_mprj[47] = 1                           
  user_project_wrapper/la_data_in[43] = 1                     |  mgmt_core_wrapper/la_iena[47] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[44]                                      |Net: \la_iena_mprj[46]                                        
  mgmt_protect/la_data_in_core[44] = 1                        |  mgmt_protect/la_iena_mprj[46] = 1                           
  user_project_wrapper/la_data_in[44] = 1                     |  mgmt_core_wrapper/la_iena[46] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[45]                                      |Net: \la_iena_mprj[45]                                        
  mgmt_protect/la_data_in_core[45] = 1                        |  mgmt_protect/la_iena_mprj[45] = 1                           
  user_project_wrapper/la_data_in[45] = 1                     |  mgmt_core_wrapper/la_iena[45] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[46]                                      |Net: \la_iena_mprj[44]                                        
  mgmt_protect/la_data_in_core[46] = 1                        |  mgmt_protect/la_iena_mprj[44] = 1                           
  user_project_wrapper/la_data_in[46] = 1                     |  mgmt_core_wrapper/la_iena[44] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[47]                                      |Net: \la_iena_mprj[43]                                        
  mgmt_protect/la_data_in_core[47] = 1                        |  mgmt_protect/la_iena_mprj[43] = 1                           
  user_project_wrapper/la_data_in[47] = 1                     |  mgmt_core_wrapper/la_iena[43] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[48]                                      |Net: \la_iena_mprj[42]                                        
  mgmt_protect/la_data_in_core[48] = 1                        |  mgmt_protect/la_iena_mprj[42] = 1                           
  user_project_wrapper/la_data_in[48] = 1                     |  mgmt_core_wrapper/la_iena[42] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[49]                                      |Net: \la_iena_mprj[41]                                        
  mgmt_protect/la_data_in_core[49] = 1                        |  mgmt_protect/la_iena_mprj[41] = 1                           
  user_project_wrapper/la_data_in[49] = 1                     |  mgmt_core_wrapper/la_iena[41] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[4]                                       |Net: \la_iena_mprj[40]                                        
  mgmt_protect/la_data_in_core[4] = 1                         |  mgmt_protect/la_iena_mprj[40] = 1                           
  user_project_wrapper/la_data_in[4] = 1                      |  mgmt_core_wrapper/la_iena[40] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[50]                                      |Net: \la_iena_mprj[39]                                        
  mgmt_protect/la_data_in_core[50] = 1                        |  mgmt_protect/la_iena_mprj[39] = 1                           
  user_project_wrapper/la_data_in[50] = 1                     |  mgmt_core_wrapper/la_iena[39] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[51]                                      |Net: \la_iena_mprj[38]                                        
  mgmt_protect/la_data_in_core[51] = 1                        |  mgmt_protect/la_iena_mprj[38] = 1                           
  user_project_wrapper/la_data_in[51] = 1                     |  mgmt_core_wrapper/la_iena[38] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[52]                                      |Net: \la_iena_mprj[37]                                        
  mgmt_protect/la_data_in_core[52] = 1                        |  mgmt_protect/la_iena_mprj[37] = 1                           
  user_project_wrapper/la_data_in[52] = 1                     |  mgmt_core_wrapper/la_iena[37] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[53]                                      |Net: \la_iena_mprj[36]                                        
  mgmt_protect/la_data_in_core[53] = 1                        |  mgmt_protect/la_iena_mprj[36] = 1                           
  user_project_wrapper/la_data_in[53] = 1                     |  mgmt_core_wrapper/la_iena[36] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[54]                                      |Net: \la_iena_mprj[35]                                        
  mgmt_protect/la_data_in_core[54] = 1                        |  mgmt_protect/la_iena_mprj[35] = 1                           
  user_project_wrapper/la_data_in[54] = 1                     |  mgmt_core_wrapper/la_iena[35] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[55]                                      |Net: \la_iena_mprj[34]                                        
  mgmt_protect/la_data_in_core[55] = 1                        |  mgmt_protect/la_iena_mprj[34] = 1                           
  user_project_wrapper/la_data_in[55] = 1                     |  mgmt_core_wrapper/la_iena[34] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[56]                                      |Net: \la_iena_mprj[33]                                        
  mgmt_protect/la_data_in_core[56] = 1                        |  mgmt_protect/la_iena_mprj[33] = 1                           
  user_project_wrapper/la_data_in[56] = 1                     |  mgmt_core_wrapper/la_iena[33] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[57]                                      |Net: \la_iena_mprj[32]                                        
  mgmt_protect/la_data_in_core[57] = 1                        |  mgmt_protect/la_iena_mprj[32] = 1                           
  user_project_wrapper/la_data_in[57] = 1                     |  mgmt_core_wrapper/la_iena[32] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[58]                                      |Net: \la_iena_mprj[31]                                        
  mgmt_protect/la_data_in_core[58] = 1                        |  mgmt_protect/la_iena_mprj[31] = 1                           
  user_project_wrapper/la_data_in[58] = 1                     |  mgmt_core_wrapper/la_iena[31] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[59]                                      |Net: \la_iena_mprj[30]                                        
  mgmt_protect/la_data_in_core[59] = 1                        |  mgmt_protect/la_iena_mprj[30] = 1                           
  user_project_wrapper/la_data_in[59] = 1                     |  mgmt_core_wrapper/la_iena[30] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[5]                                       |Net: \la_iena_mprj[29]                                        
  mgmt_protect/la_data_in_core[5] = 1                         |  mgmt_protect/la_iena_mprj[29] = 1                           
  user_project_wrapper/la_data_in[5] = 1                      |  mgmt_core_wrapper/la_iena[29] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[60]                                      |Net: \la_iena_mprj[28]                                        
  mgmt_protect/la_data_in_core[60] = 1                        |  mgmt_protect/la_iena_mprj[28] = 1                           
  user_project_wrapper/la_data_in[60] = 1                     |  mgmt_core_wrapper/la_iena[28] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[61]                                      |Net: \la_iena_mprj[27]                                        
  mgmt_protect/la_data_in_core[61] = 1                        |  mgmt_protect/la_iena_mprj[27] = 1                           
  user_project_wrapper/la_data_in[61] = 1                     |  mgmt_core_wrapper/la_iena[27] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[62]                                      |Net: \la_iena_mprj[26]                                        
  mgmt_protect/la_data_in_core[62] = 1                        |  mgmt_protect/la_iena_mprj[26] = 1                           
  user_project_wrapper/la_data_in[62] = 1                     |  mgmt_core_wrapper/la_iena[26] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[63]                                      |Net: \la_iena_mprj[25]                                        
  mgmt_protect/la_data_in_core[63] = 1                        |  mgmt_protect/la_iena_mprj[25] = 1                           
  user_project_wrapper/la_data_in[63] = 1                     |  mgmt_core_wrapper/la_iena[25] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[64]                                      |Net: \la_iena_mprj[24]                                        
  mgmt_protect/la_data_in_core[64] = 1                        |  mgmt_protect/la_iena_mprj[24] = 1                           
  user_project_wrapper/la_data_in[64] = 1                     |  mgmt_core_wrapper/la_iena[24] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[65]                                      |Net: \la_iena_mprj[23]                                        
  mgmt_protect/la_data_in_core[65] = 1                        |  mgmt_protect/la_iena_mprj[23] = 1                           
  user_project_wrapper/la_data_in[65] = 1                     |  mgmt_core_wrapper/la_iena[23] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[66]                                      |Net: \la_iena_mprj[22]                                        
  mgmt_protect/la_data_in_core[66] = 1                        |  mgmt_protect/la_iena_mprj[22] = 1                           
  user_project_wrapper/la_data_in[66] = 1                     |  mgmt_core_wrapper/la_iena[22] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[67]                                      |Net: \la_iena_mprj[21]                                        
  mgmt_protect/la_data_in_core[67] = 1                        |  mgmt_protect/la_iena_mprj[21] = 1                           
  user_project_wrapper/la_data_in[67] = 1                     |  mgmt_core_wrapper/la_iena[21] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[68]                                      |Net: \la_iena_mprj[20]                                        
  mgmt_protect/la_data_in_core[68] = 1                        |  mgmt_protect/la_iena_mprj[20] = 1                           
  user_project_wrapper/la_data_in[68] = 1                     |  mgmt_core_wrapper/la_iena[20] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[69]                                      |Net: \la_iena_mprj[19]                                        
  mgmt_protect/la_data_in_core[69] = 1                        |  mgmt_protect/la_iena_mprj[19] = 1                           
  user_project_wrapper/la_data_in[69] = 1                     |  mgmt_core_wrapper/la_iena[19] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[6]                                       |Net: \la_iena_mprj[18]                                        
  mgmt_protect/la_data_in_core[6] = 1                         |  mgmt_protect/la_iena_mprj[18] = 1                           
  user_project_wrapper/la_data_in[6] = 1                      |  mgmt_core_wrapper/la_iena[18] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[70]                                      |Net: \la_iena_mprj[17]                                        
  mgmt_protect/la_data_in_core[70] = 1                        |  mgmt_protect/la_iena_mprj[17] = 1                           
  user_project_wrapper/la_data_in[70] = 1                     |  mgmt_core_wrapper/la_iena[17] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[71]                                      |Net: \la_iena_mprj[16]                                        
  mgmt_protect/la_data_in_core[71] = 1                        |  mgmt_protect/la_iena_mprj[16] = 1                           
  user_project_wrapper/la_data_in[71] = 1                     |  mgmt_core_wrapper/la_iena[16] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[72]                                      |Net: \la_iena_mprj[15]                                        
  mgmt_protect/la_data_in_core[72] = 1                        |  mgmt_protect/la_iena_mprj[15] = 1                           
  user_project_wrapper/la_data_in[72] = 1                     |  mgmt_core_wrapper/la_iena[15] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[73]                                      |Net: \la_iena_mprj[14]                                        
  mgmt_protect/la_data_in_core[73] = 1                        |  mgmt_protect/la_iena_mprj[14] = 1                           
  user_project_wrapper/la_data_in[73] = 1                     |  mgmt_core_wrapper/la_iena[14] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[74]                                      |Net: \la_iena_mprj[13]                                        
  mgmt_protect/la_data_in_core[74] = 1                        |  mgmt_protect/la_iena_mprj[13] = 1                           
  user_project_wrapper/la_data_in[74] = 1                     |  mgmt_core_wrapper/la_iena[13] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[75]                                      |Net: \la_iena_mprj[12]                                        
  mgmt_protect/la_data_in_core[75] = 1                        |  mgmt_protect/la_iena_mprj[12] = 1                           
  user_project_wrapper/la_data_in[75] = 1                     |  mgmt_core_wrapper/la_iena[12] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[76]                                      |Net: \la_iena_mprj[11]                                        
  mgmt_protect/la_data_in_core[76] = 1                        |  mgmt_protect/la_iena_mprj[11] = 1                           
  user_project_wrapper/la_data_in[76] = 1                     |  mgmt_core_wrapper/la_iena[11] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[77]                                      |Net: \la_iena_mprj[10]                                        
  mgmt_protect/la_data_in_core[77] = 1                        |  mgmt_protect/la_iena_mprj[10] = 1                           
  user_project_wrapper/la_data_in[77] = 1                     |  mgmt_core_wrapper/la_iena[10] = 1                           
                                                              |                                                              
Net: mprj/la_data_in[78]                                      |Net: \la_iena_mprj[9]                                         
  mgmt_protect/la_data_in_core[78] = 1                        |  mgmt_protect/la_iena_mprj[9] = 1                            
  user_project_wrapper/la_data_in[78] = 1                     |  mgmt_core_wrapper/la_iena[9] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[79]                                      |Net: \la_iena_mprj[8]                                         
  mgmt_protect/la_data_in_core[79] = 1                        |  mgmt_protect/la_iena_mprj[8] = 1                            
  user_project_wrapper/la_data_in[79] = 1                     |  mgmt_core_wrapper/la_iena[8] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[7]                                       |Net: \la_iena_mprj[7]                                         
  mgmt_protect/la_data_in_core[7] = 1                         |  mgmt_protect/la_iena_mprj[7] = 1                            
  user_project_wrapper/la_data_in[7] = 1                      |  mgmt_core_wrapper/la_iena[7] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[80]                                      |Net: \la_iena_mprj[6]                                         
  mgmt_protect/la_data_in_core[80] = 1                        |  mgmt_protect/la_iena_mprj[6] = 1                            
  user_project_wrapper/la_data_in[80] = 1                     |  mgmt_core_wrapper/la_iena[6] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[81]                                      |Net: \la_iena_mprj[5]                                         
  mgmt_protect/la_data_in_core[81] = 1                        |  mgmt_protect/la_iena_mprj[5] = 1                            
  user_project_wrapper/la_data_in[81] = 1                     |  mgmt_core_wrapper/la_iena[5] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[82]                                      |Net: \la_iena_mprj[4]                                         
  mgmt_protect/la_data_in_core[82] = 1                        |  mgmt_protect/la_iena_mprj[4] = 1                            
  user_project_wrapper/la_data_in[82] = 1                     |  mgmt_core_wrapper/la_iena[4] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[83]                                      |Net: \la_iena_mprj[3]                                         
  mgmt_protect/la_data_in_core[83] = 1                        |  mgmt_protect/la_iena_mprj[3] = 1                            
  user_project_wrapper/la_data_in[83] = 1                     |  mgmt_core_wrapper/la_iena[3] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[84]                                      |Net: \la_iena_mprj[2]                                         
  mgmt_protect/la_data_in_core[84] = 1                        |  mgmt_protect/la_iena_mprj[2] = 1                            
  user_project_wrapper/la_data_in[84] = 1                     |  mgmt_core_wrapper/la_iena[2] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[85]                                      |Net: \la_iena_mprj[1]                                         
  mgmt_protect/la_data_in_core[85] = 1                        |  mgmt_protect/la_iena_mprj[1] = 1                            
  user_project_wrapper/la_data_in[85] = 1                     |  mgmt_core_wrapper/la_iena[1] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[86]                                      |Net: \la_iena_mprj[0]                                         
  mgmt_protect/la_data_in_core[86] = 1                        |  mgmt_protect/la_iena_mprj[0] = 1                            
  user_project_wrapper/la_data_in[86] = 1                     |  mgmt_core_wrapper/la_iena[0] = 1                            
                                                              |                                                              
Net: mprj/la_data_in[87]                                      |Net: \la_oenb_user[127]                                       
  mgmt_protect/la_data_in_core[87] = 1                        |  mgmt_protect/la_oenb_core[127] = 1                          
  user_project_wrapper/la_data_in[87] = 1                     |  user_project_wrapper/la_oenb[127] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[88]                                      |Net: \la_oenb_user[126]                                       
  mgmt_protect/la_data_in_core[88] = 1                        |  mgmt_protect/la_oenb_core[126] = 1                          
  user_project_wrapper/la_data_in[88] = 1                     |  user_project_wrapper/la_oenb[126] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[89]                                      |Net: \la_oenb_user[125]                                       
  mgmt_protect/la_data_in_core[89] = 1                        |  mgmt_protect/la_oenb_core[125] = 1                          
  user_project_wrapper/la_data_in[89] = 1                     |  user_project_wrapper/la_oenb[125] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[8]                                       |Net: \la_oenb_user[124]                                       
  mgmt_protect/la_data_in_core[8] = 1                         |  mgmt_protect/la_oenb_core[124] = 1                          
  user_project_wrapper/la_data_in[8] = 1                      |  user_project_wrapper/la_oenb[124] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[90]                                      |Net: \la_oenb_user[123]                                       
  mgmt_protect/la_data_in_core[90] = 1                        |  mgmt_protect/la_oenb_core[123] = 1                          
  user_project_wrapper/la_data_in[90] = 1                     |  user_project_wrapper/la_oenb[123] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[91]                                      |Net: \la_oenb_user[122]                                       
  mgmt_protect/la_data_in_core[91] = 1                        |  mgmt_protect/la_oenb_core[122] = 1                          
  user_project_wrapper/la_data_in[91] = 1                     |  user_project_wrapper/la_oenb[122] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[92]                                      |Net: \la_oenb_user[121]                                       
  mgmt_protect/la_data_in_core[92] = 1                        |  mgmt_protect/la_oenb_core[121] = 1                          
  user_project_wrapper/la_data_in[92] = 1                     |  user_project_wrapper/la_oenb[121] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[93]                                      |Net: \la_oenb_user[120]                                       
  mgmt_protect/la_data_in_core[93] = 1                        |  mgmt_protect/la_oenb_core[120] = 1                          
  user_project_wrapper/la_data_in[93] = 1                     |  user_project_wrapper/la_oenb[120] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[94]                                      |Net: \la_oenb_user[119]                                       
  mgmt_protect/la_data_in_core[94] = 1                        |  mgmt_protect/la_oenb_core[119] = 1                          
  user_project_wrapper/la_data_in[94] = 1                     |  user_project_wrapper/la_oenb[119] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[95]                                      |Net: \la_oenb_user[118]                                       
  mgmt_protect/la_data_in_core[95] = 1                        |  mgmt_protect/la_oenb_core[118] = 1                          
  user_project_wrapper/la_data_in[95] = 1                     |  user_project_wrapper/la_oenb[118] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[96]                                      |Net: \la_oenb_user[117]                                       
  mgmt_protect/la_data_in_core[96] = 1                        |  mgmt_protect/la_oenb_core[117] = 1                          
  user_project_wrapper/la_data_in[96] = 1                     |  user_project_wrapper/la_oenb[117] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[97]                                      |Net: \la_oenb_user[116]                                       
  mgmt_protect/la_data_in_core[97] = 1                        |  mgmt_protect/la_oenb_core[116] = 1                          
  user_project_wrapper/la_data_in[97] = 1                     |  user_project_wrapper/la_oenb[116] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[98]                                      |Net: \la_oenb_user[115]                                       
  mgmt_protect/la_data_in_core[98] = 1                        |  mgmt_protect/la_oenb_core[115] = 1                          
  user_project_wrapper/la_data_in[98] = 1                     |  user_project_wrapper/la_oenb[115] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[99]                                      |Net: \la_oenb_user[114]                                       
  mgmt_protect/la_data_in_core[99] = 1                        |  mgmt_protect/la_oenb_core[114] = 1                          
  user_project_wrapper/la_data_in[99] = 1                     |  user_project_wrapper/la_oenb[114] = 1                       
                                                              |                                                              
Net: mprj/la_data_in[9]                                       |Net: \la_oenb_user[113]                                       
  mgmt_protect/la_data_in_core[9] = 1                         |  mgmt_protect/la_oenb_core[113] = 1                          
  user_project_wrapper/la_data_in[9] = 1                      |  user_project_wrapper/la_oenb[113] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[0]                                      |Net: \la_oenb_user[112]                                       
  mgmt_protect/la_data_out_core[0] = 1                        |  mgmt_protect/la_oenb_core[112] = 1                          
  user_project_wrapper/la_data_out[0] = 1                     |  user_project_wrapper/la_oenb[112] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[100]                                    |Net: \la_oenb_user[111]                                       
  mgmt_protect/la_data_out_core[100] = 1                      |  mgmt_protect/la_oenb_core[111] = 1                          
  user_project_wrapper/la_data_out[100] = 1                   |  user_project_wrapper/la_oenb[111] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[101]                                    |Net: \la_oenb_user[110]                                       
  mgmt_protect/la_data_out_core[101] = 1                      |  mgmt_protect/la_oenb_core[110] = 1                          
  user_project_wrapper/la_data_out[101] = 1                   |  user_project_wrapper/la_oenb[110] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[102]                                    |Net: \la_oenb_user[109]                                       
  mgmt_protect/la_data_out_core[102] = 1                      |  mgmt_protect/la_oenb_core[109] = 1                          
  user_project_wrapper/la_data_out[102] = 1                   |  user_project_wrapper/la_oenb[109] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[103]                                    |Net: \la_oenb_user[108]                                       
  mgmt_protect/la_data_out_core[103] = 1                      |  mgmt_protect/la_oenb_core[108] = 1                          
  user_project_wrapper/la_data_out[103] = 1                   |  user_project_wrapper/la_oenb[108] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[104]                                    |Net: \la_oenb_user[107]                                       
  mgmt_protect/la_data_out_core[104] = 1                      |  mgmt_protect/la_oenb_core[107] = 1                          
  user_project_wrapper/la_data_out[104] = 1                   |  user_project_wrapper/la_oenb[107] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[105]                                    |Net: \la_oenb_user[106]                                       
  mgmt_protect/la_data_out_core[105] = 1                      |  mgmt_protect/la_oenb_core[106] = 1                          
  user_project_wrapper/la_data_out[105] = 1                   |  user_project_wrapper/la_oenb[106] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[106]                                    |Net: \la_oenb_user[105]                                       
  mgmt_protect/la_data_out_core[106] = 1                      |  mgmt_protect/la_oenb_core[105] = 1                          
  user_project_wrapper/la_data_out[106] = 1                   |  user_project_wrapper/la_oenb[105] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[107]                                    |Net: \la_oenb_user[104]                                       
  mgmt_protect/la_data_out_core[107] = 1                      |  mgmt_protect/la_oenb_core[104] = 1                          
  user_project_wrapper/la_data_out[107] = 1                   |  user_project_wrapper/la_oenb[104] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[108]                                    |Net: \la_oenb_user[103]                                       
  mgmt_protect/la_data_out_core[108] = 1                      |  mgmt_protect/la_oenb_core[103] = 1                          
  user_project_wrapper/la_data_out[108] = 1                   |  user_project_wrapper/la_oenb[103] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[109]                                    |Net: \la_oenb_user[102]                                       
  mgmt_protect/la_data_out_core[109] = 1                      |  mgmt_protect/la_oenb_core[102] = 1                          
  user_project_wrapper/la_data_out[109] = 1                   |  user_project_wrapper/la_oenb[102] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[10]                                     |Net: \la_oenb_user[101]                                       
  mgmt_protect/la_data_out_core[10] = 1                       |  mgmt_protect/la_oenb_core[101] = 1                          
  user_project_wrapper/la_data_out[10] = 1                    |  user_project_wrapper/la_oenb[101] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[110]                                    |Net: \la_oenb_user[100]                                       
  mgmt_protect/la_data_out_core[110] = 1                      |  mgmt_protect/la_oenb_core[100] = 1                          
  user_project_wrapper/la_data_out[110] = 1                   |  user_project_wrapper/la_oenb[100] = 1                       
                                                              |                                                              
Net: mprj/la_data_out[111]                                    |Net: \la_oenb_user[99]                                        
  mgmt_protect/la_data_out_core[111] = 1                      |  mgmt_protect/la_oenb_core[99] = 1                           
  user_project_wrapper/la_data_out[111] = 1                   |  user_project_wrapper/la_oenb[99] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[112]                                    |Net: \la_oenb_user[98]                                        
  mgmt_protect/la_data_out_core[112] = 1                      |  mgmt_protect/la_oenb_core[98] = 1                           
  user_project_wrapper/la_data_out[112] = 1                   |  user_project_wrapper/la_oenb[98] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[113]                                    |Net: \la_oenb_user[97]                                        
  mgmt_protect/la_data_out_core[113] = 1                      |  mgmt_protect/la_oenb_core[97] = 1                           
  user_project_wrapper/la_data_out[113] = 1                   |  user_project_wrapper/la_oenb[97] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[114]                                    |Net: \la_oenb_user[96]                                        
  mgmt_protect/la_data_out_core[114] = 1                      |  mgmt_protect/la_oenb_core[96] = 1                           
  user_project_wrapper/la_data_out[114] = 1                   |  user_project_wrapper/la_oenb[96] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[115]                                    |Net: \la_oenb_user[95]                                        
  mgmt_protect/la_data_out_core[115] = 1                      |  mgmt_protect/la_oenb_core[95] = 1                           
  user_project_wrapper/la_data_out[115] = 1                   |  user_project_wrapper/la_oenb[95] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[116]                                    |Net: \la_oenb_user[94]                                        
  mgmt_protect/la_data_out_core[116] = 1                      |  mgmt_protect/la_oenb_core[94] = 1                           
  user_project_wrapper/la_data_out[116] = 1                   |  user_project_wrapper/la_oenb[94] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[117]                                    |Net: \la_oenb_user[93]                                        
  mgmt_protect/la_data_out_core[117] = 1                      |  mgmt_protect/la_oenb_core[93] = 1                           
  user_project_wrapper/la_data_out[117] = 1                   |  user_project_wrapper/la_oenb[93] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[118]                                    |Net: \la_oenb_user[92]                                        
  mgmt_protect/la_data_out_core[118] = 1                      |  mgmt_protect/la_oenb_core[92] = 1                           
  user_project_wrapper/la_data_out[118] = 1                   |  user_project_wrapper/la_oenb[92] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[119]                                    |Net: \la_oenb_user[91]                                        
  mgmt_protect/la_data_out_core[119] = 1                      |  mgmt_protect/la_oenb_core[91] = 1                           
  user_project_wrapper/la_data_out[119] = 1                   |  user_project_wrapper/la_oenb[91] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[11]                                     |Net: \la_oenb_user[90]                                        
  mgmt_protect/la_data_out_core[11] = 1                       |  mgmt_protect/la_oenb_core[90] = 1                           
  user_project_wrapper/la_data_out[11] = 1                    |  user_project_wrapper/la_oenb[90] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[120]                                    |Net: \la_oenb_user[89]                                        
  mgmt_protect/la_data_out_core[120] = 1                      |  mgmt_protect/la_oenb_core[89] = 1                           
  user_project_wrapper/la_data_out[120] = 1                   |  user_project_wrapper/la_oenb[89] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[121]                                    |Net: \la_oenb_user[88]                                        
  mgmt_protect/la_data_out_core[121] = 1                      |  mgmt_protect/la_oenb_core[88] = 1                           
  user_project_wrapper/la_data_out[121] = 1                   |  user_project_wrapper/la_oenb[88] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[122]                                    |Net: \la_oenb_user[87]                                        
  mgmt_protect/la_data_out_core[122] = 1                      |  mgmt_protect/la_oenb_core[87] = 1                           
  user_project_wrapper/la_data_out[122] = 1                   |  user_project_wrapper/la_oenb[87] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[123]                                    |Net: \la_oenb_user[86]                                        
  mgmt_protect/la_data_out_core[123] = 1                      |  mgmt_protect/la_oenb_core[86] = 1                           
  user_project_wrapper/la_data_out[123] = 1                   |  user_project_wrapper/la_oenb[86] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[124]                                    |Net: \la_oenb_user[85]                                        
  mgmt_protect/la_data_out_core[124] = 1                      |  mgmt_protect/la_oenb_core[85] = 1                           
  user_project_wrapper/la_data_out[124] = 1                   |  user_project_wrapper/la_oenb[85] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[125]                                    |Net: \la_oenb_user[84]                                        
  mgmt_protect/la_data_out_core[125] = 1                      |  mgmt_protect/la_oenb_core[84] = 1                           
  user_project_wrapper/la_data_out[125] = 1                   |  user_project_wrapper/la_oenb[84] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[126]                                    |Net: \la_oenb_user[83]                                        
  mgmt_protect/la_data_out_core[126] = 1                      |  mgmt_protect/la_oenb_core[83] = 1                           
  user_project_wrapper/la_data_out[126] = 1                   |  user_project_wrapper/la_oenb[83] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[127]                                    |Net: \la_oenb_user[82]                                        
  mgmt_protect/la_data_out_core[127] = 1                      |  mgmt_protect/la_oenb_core[82] = 1                           
  user_project_wrapper/la_data_out[127] = 1                   |  user_project_wrapper/la_oenb[82] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[12]                                     |Net: \la_oenb_user[81]                                        
  mgmt_protect/la_data_out_core[12] = 1                       |  mgmt_protect/la_oenb_core[81] = 1                           
  user_project_wrapper/la_data_out[12] = 1                    |  user_project_wrapper/la_oenb[81] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[13]                                     |Net: \la_oenb_user[80]                                        
  mgmt_protect/la_data_out_core[13] = 1                       |  mgmt_protect/la_oenb_core[80] = 1                           
  user_project_wrapper/la_data_out[13] = 1                    |  user_project_wrapper/la_oenb[80] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[14]                                     |Net: \la_oenb_user[79]                                        
  mgmt_protect/la_data_out_core[14] = 1                       |  mgmt_protect/la_oenb_core[79] = 1                           
  user_project_wrapper/la_data_out[14] = 1                    |  user_project_wrapper/la_oenb[79] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[15]                                     |Net: \la_oenb_user[78]                                        
  mgmt_protect/la_data_out_core[15] = 1                       |  mgmt_protect/la_oenb_core[78] = 1                           
  user_project_wrapper/la_data_out[15] = 1                    |  user_project_wrapper/la_oenb[78] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[16]                                     |Net: \la_oenb_user[77]                                        
  mgmt_protect/la_data_out_core[16] = 1                       |  mgmt_protect/la_oenb_core[77] = 1                           
  user_project_wrapper/la_data_out[16] = 1                    |  user_project_wrapper/la_oenb[77] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[17]                                     |Net: \la_oenb_user[76]                                        
  mgmt_protect/la_data_out_core[17] = 1                       |  mgmt_protect/la_oenb_core[76] = 1                           
  user_project_wrapper/la_data_out[17] = 1                    |  user_project_wrapper/la_oenb[76] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[18]                                     |Net: \la_oenb_user[75]                                        
  mgmt_protect/la_data_out_core[18] = 1                       |  mgmt_protect/la_oenb_core[75] = 1                           
  user_project_wrapper/la_data_out[18] = 1                    |  user_project_wrapper/la_oenb[75] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[19]                                     |Net: \la_oenb_user[74]                                        
  mgmt_protect/la_data_out_core[19] = 1                       |  mgmt_protect/la_oenb_core[74] = 1                           
  user_project_wrapper/la_data_out[19] = 1                    |  user_project_wrapper/la_oenb[74] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[1]                                      |Net: \la_oenb_user[73]                                        
  mgmt_protect/la_data_out_core[1] = 1                        |  mgmt_protect/la_oenb_core[73] = 1                           
  user_project_wrapper/la_data_out[1] = 1                     |  user_project_wrapper/la_oenb[73] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[20]                                     |Net: \la_oenb_user[72]                                        
  mgmt_protect/la_data_out_core[20] = 1                       |  mgmt_protect/la_oenb_core[72] = 1                           
  user_project_wrapper/la_data_out[20] = 1                    |  user_project_wrapper/la_oenb[72] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[21]                                     |Net: \la_oenb_user[71]                                        
  mgmt_protect/la_data_out_core[21] = 1                       |  mgmt_protect/la_oenb_core[71] = 1                           
  user_project_wrapper/la_data_out[21] = 1                    |  user_project_wrapper/la_oenb[71] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[22]                                     |Net: \la_oenb_user[70]                                        
  mgmt_protect/la_data_out_core[22] = 1                       |  mgmt_protect/la_oenb_core[70] = 1                           
  user_project_wrapper/la_data_out[22] = 1                    |  user_project_wrapper/la_oenb[70] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[23]                                     |Net: \la_oenb_user[69]                                        
  mgmt_protect/la_data_out_core[23] = 1                       |  mgmt_protect/la_oenb_core[69] = 1                           
  user_project_wrapper/la_data_out[23] = 1                    |  user_project_wrapper/la_oenb[69] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[24]                                     |Net: \la_oenb_user[68]                                        
  mgmt_protect/la_data_out_core[24] = 1                       |  mgmt_protect/la_oenb_core[68] = 1                           
  user_project_wrapper/la_data_out[24] = 1                    |  user_project_wrapper/la_oenb[68] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[25]                                     |Net: \la_oenb_user[67]                                        
  mgmt_protect/la_data_out_core[25] = 1                       |  mgmt_protect/la_oenb_core[67] = 1                           
  user_project_wrapper/la_data_out[25] = 1                    |  user_project_wrapper/la_oenb[67] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[26]                                     |Net: \la_oenb_user[66]                                        
  mgmt_protect/la_data_out_core[26] = 1                       |  mgmt_protect/la_oenb_core[66] = 1                           
  user_project_wrapper/la_data_out[26] = 1                    |  user_project_wrapper/la_oenb[66] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[27]                                     |Net: \la_oenb_user[65]                                        
  mgmt_protect/la_data_out_core[27] = 1                       |  mgmt_protect/la_oenb_core[65] = 1                           
  user_project_wrapper/la_data_out[27] = 1                    |  user_project_wrapper/la_oenb[65] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[28]                                     |Net: \la_oenb_user[64]                                        
  mgmt_protect/la_data_out_core[28] = 1                       |  mgmt_protect/la_oenb_core[64] = 1                           
  user_project_wrapper/la_data_out[28] = 1                    |  user_project_wrapper/la_oenb[64] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[29]                                     |Net: \la_oenb_user[63]                                        
  mgmt_protect/la_data_out_core[29] = 1                       |  mgmt_protect/la_oenb_core[63] = 1                           
  user_project_wrapper/la_data_out[29] = 1                    |  user_project_wrapper/la_oenb[63] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[2]                                      |Net: \la_oenb_user[62]                                        
  mgmt_protect/la_data_out_core[2] = 1                        |  mgmt_protect/la_oenb_core[62] = 1                           
  user_project_wrapper/la_data_out[2] = 1                     |  user_project_wrapper/la_oenb[62] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[30]                                     |Net: \la_oenb_user[61]                                        
  mgmt_protect/la_data_out_core[30] = 1                       |  mgmt_protect/la_oenb_core[61] = 1                           
  user_project_wrapper/la_data_out[30] = 1                    |  user_project_wrapper/la_oenb[61] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[31]                                     |Net: \la_oenb_user[60]                                        
  mgmt_protect/la_data_out_core[31] = 1                       |  mgmt_protect/la_oenb_core[60] = 1                           
  user_project_wrapper/la_data_out[31] = 1                    |  user_project_wrapper/la_oenb[60] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[32]                                     |Net: \la_oenb_user[59]                                        
  mgmt_protect/la_data_out_core[32] = 1                       |  mgmt_protect/la_oenb_core[59] = 1                           
  user_project_wrapper/la_data_out[32] = 1                    |  user_project_wrapper/la_oenb[59] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[33]                                     |Net: \la_oenb_user[58]                                        
  mgmt_protect/la_data_out_core[33] = 1                       |  mgmt_protect/la_oenb_core[58] = 1                           
  user_project_wrapper/la_data_out[33] = 1                    |  user_project_wrapper/la_oenb[58] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[34]                                     |Net: \la_oenb_user[57]                                        
  mgmt_protect/la_data_out_core[34] = 1                       |  mgmt_protect/la_oenb_core[57] = 1                           
  user_project_wrapper/la_data_out[34] = 1                    |  user_project_wrapper/la_oenb[57] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[35]                                     |Net: \la_oenb_user[56]                                        
  mgmt_protect/la_data_out_core[35] = 1                       |  mgmt_protect/la_oenb_core[56] = 1                           
  user_project_wrapper/la_data_out[35] = 1                    |  user_project_wrapper/la_oenb[56] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[36]                                     |Net: \la_oenb_user[55]                                        
  mgmt_protect/la_data_out_core[36] = 1                       |  mgmt_protect/la_oenb_core[55] = 1                           
  user_project_wrapper/la_data_out[36] = 1                    |  user_project_wrapper/la_oenb[55] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[37]                                     |Net: \la_oenb_user[54]                                        
  mgmt_protect/la_data_out_core[37] = 1                       |  mgmt_protect/la_oenb_core[54] = 1                           
  user_project_wrapper/la_data_out[37] = 1                    |  user_project_wrapper/la_oenb[54] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[38]                                     |Net: \la_oenb_user[53]                                        
  mgmt_protect/la_data_out_core[38] = 1                       |  mgmt_protect/la_oenb_core[53] = 1                           
  user_project_wrapper/la_data_out[38] = 1                    |  user_project_wrapper/la_oenb[53] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[39]                                     |Net: \la_oenb_user[52]                                        
  mgmt_protect/la_data_out_core[39] = 1                       |  mgmt_protect/la_oenb_core[52] = 1                           
  user_project_wrapper/la_data_out[39] = 1                    |  user_project_wrapper/la_oenb[52] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[3]                                      |Net: \la_oenb_user[51]                                        
  mgmt_protect/la_data_out_core[3] = 1                        |  mgmt_protect/la_oenb_core[51] = 1                           
  user_project_wrapper/la_data_out[3] = 1                     |  user_project_wrapper/la_oenb[51] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[40]                                     |Net: \la_oenb_user[50]                                        
  mgmt_protect/la_data_out_core[40] = 1                       |  mgmt_protect/la_oenb_core[50] = 1                           
  user_project_wrapper/la_data_out[40] = 1                    |  user_project_wrapper/la_oenb[50] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[41]                                     |Net: \la_oenb_user[49]                                        
  mgmt_protect/la_data_out_core[41] = 1                       |  mgmt_protect/la_oenb_core[49] = 1                           
  user_project_wrapper/la_data_out[41] = 1                    |  user_project_wrapper/la_oenb[49] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[42]                                     |Net: \la_oenb_user[48]                                        
  mgmt_protect/la_data_out_core[42] = 1                       |  mgmt_protect/la_oenb_core[48] = 1                           
  user_project_wrapper/la_data_out[42] = 1                    |  user_project_wrapper/la_oenb[48] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[43]                                     |Net: \la_oenb_user[47]                                        
  mgmt_protect/la_data_out_core[43] = 1                       |  mgmt_protect/la_oenb_core[47] = 1                           
  user_project_wrapper/la_data_out[43] = 1                    |  user_project_wrapper/la_oenb[47] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[44]                                     |Net: \la_oenb_user[46]                                        
  mgmt_protect/la_data_out_core[44] = 1                       |  mgmt_protect/la_oenb_core[46] = 1                           
  user_project_wrapper/la_data_out[44] = 1                    |  user_project_wrapper/la_oenb[46] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[45]                                     |Net: \la_oenb_user[45]                                        
  mgmt_protect/la_data_out_core[45] = 1                       |  mgmt_protect/la_oenb_core[45] = 1                           
  user_project_wrapper/la_data_out[45] = 1                    |  user_project_wrapper/la_oenb[45] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[46]                                     |Net: \la_oenb_user[44]                                        
  mgmt_protect/la_data_out_core[46] = 1                       |  mgmt_protect/la_oenb_core[44] = 1                           
  user_project_wrapper/la_data_out[46] = 1                    |  user_project_wrapper/la_oenb[44] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[47]                                     |Net: \la_oenb_user[43]                                        
  mgmt_protect/la_data_out_core[47] = 1                       |  mgmt_protect/la_oenb_core[43] = 1                           
  user_project_wrapper/la_data_out[47] = 1                    |  user_project_wrapper/la_oenb[43] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[48]                                     |Net: \la_oenb_user[42]                                        
  mgmt_protect/la_data_out_core[48] = 1                       |  mgmt_protect/la_oenb_core[42] = 1                           
  user_project_wrapper/la_data_out[48] = 1                    |  user_project_wrapper/la_oenb[42] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[49]                                     |Net: \la_oenb_user[41]                                        
  mgmt_protect/la_data_out_core[49] = 1                       |  mgmt_protect/la_oenb_core[41] = 1                           
  user_project_wrapper/la_data_out[49] = 1                    |  user_project_wrapper/la_oenb[41] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[4]                                      |Net: \la_oenb_user[40]                                        
  mgmt_protect/la_data_out_core[4] = 1                        |  mgmt_protect/la_oenb_core[40] = 1                           
  user_project_wrapper/la_data_out[4] = 1                     |  user_project_wrapper/la_oenb[40] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[50]                                     |Net: \la_oenb_user[39]                                        
  mgmt_protect/la_data_out_core[50] = 1                       |  mgmt_protect/la_oenb_core[39] = 1                           
  user_project_wrapper/la_data_out[50] = 1                    |  user_project_wrapper/la_oenb[39] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[51]                                     |Net: \la_oenb_user[38]                                        
  mgmt_protect/la_data_out_core[51] = 1                       |  mgmt_protect/la_oenb_core[38] = 1                           
  user_project_wrapper/la_data_out[51] = 1                    |  user_project_wrapper/la_oenb[38] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[52]                                     |Net: \la_oenb_user[37]                                        
  mgmt_protect/la_data_out_core[52] = 1                       |  mgmt_protect/la_oenb_core[37] = 1                           
  user_project_wrapper/la_data_out[52] = 1                    |  user_project_wrapper/la_oenb[37] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[53]                                     |Net: \la_oenb_user[36]                                        
  mgmt_protect/la_data_out_core[53] = 1                       |  mgmt_protect/la_oenb_core[36] = 1                           
  user_project_wrapper/la_data_out[53] = 1                    |  user_project_wrapper/la_oenb[36] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[54]                                     |Net: \la_oenb_user[35]                                        
  mgmt_protect/la_data_out_core[54] = 1                       |  mgmt_protect/la_oenb_core[35] = 1                           
  user_project_wrapper/la_data_out[54] = 1                    |  user_project_wrapper/la_oenb[35] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[55]                                     |Net: \la_oenb_user[34]                                        
  mgmt_protect/la_data_out_core[55] = 1                       |  mgmt_protect/la_oenb_core[34] = 1                           
  user_project_wrapper/la_data_out[55] = 1                    |  user_project_wrapper/la_oenb[34] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[56]                                     |Net: \la_oenb_user[33]                                        
  mgmt_protect/la_data_out_core[56] = 1                       |  mgmt_protect/la_oenb_core[33] = 1                           
  user_project_wrapper/la_data_out[56] = 1                    |  user_project_wrapper/la_oenb[33] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[57]                                     |Net: \la_oenb_user[32]                                        
  mgmt_protect/la_data_out_core[57] = 1                       |  mgmt_protect/la_oenb_core[32] = 1                           
  user_project_wrapper/la_data_out[57] = 1                    |  user_project_wrapper/la_oenb[32] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[58]                                     |Net: \la_oenb_user[31]                                        
  mgmt_protect/la_data_out_core[58] = 1                       |  mgmt_protect/la_oenb_core[31] = 1                           
  user_project_wrapper/la_data_out[58] = 1                    |  user_project_wrapper/la_oenb[31] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[59]                                     |Net: \la_oenb_user[30]                                        
  mgmt_protect/la_data_out_core[59] = 1                       |  mgmt_protect/la_oenb_core[30] = 1                           
  user_project_wrapper/la_data_out[59] = 1                    |  user_project_wrapper/la_oenb[30] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[5]                                      |Net: \la_oenb_user[29]                                        
  mgmt_protect/la_data_out_core[5] = 1                        |  mgmt_protect/la_oenb_core[29] = 1                           
  user_project_wrapper/la_data_out[5] = 1                     |  user_project_wrapper/la_oenb[29] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[60]                                     |Net: \la_oenb_user[28]                                        
  mgmt_protect/la_data_out_core[60] = 1                       |  mgmt_protect/la_oenb_core[28] = 1                           
  user_project_wrapper/la_data_out[60] = 1                    |  user_project_wrapper/la_oenb[28] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[61]                                     |Net: \la_oenb_user[27]                                        
  mgmt_protect/la_data_out_core[61] = 1                       |  mgmt_protect/la_oenb_core[27] = 1                           
  user_project_wrapper/la_data_out[61] = 1                    |  user_project_wrapper/la_oenb[27] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[62]                                     |Net: \la_oenb_user[26]                                        
  mgmt_protect/la_data_out_core[62] = 1                       |  mgmt_protect/la_oenb_core[26] = 1                           
  user_project_wrapper/la_data_out[62] = 1                    |  user_project_wrapper/la_oenb[26] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[63]                                     |Net: \la_oenb_user[25]                                        
  mgmt_protect/la_data_out_core[63] = 1                       |  mgmt_protect/la_oenb_core[25] = 1                           
  user_project_wrapper/la_data_out[63] = 1                    |  user_project_wrapper/la_oenb[25] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[64]                                     |Net: \la_oenb_user[24]                                        
  mgmt_protect/la_data_out_core[64] = 1                       |  mgmt_protect/la_oenb_core[24] = 1                           
  user_project_wrapper/la_data_out[64] = 1                    |  user_project_wrapper/la_oenb[24] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[65]                                     |Net: \la_oenb_user[23]                                        
  mgmt_protect/la_data_out_core[65] = 1                       |  mgmt_protect/la_oenb_core[23] = 1                           
  user_project_wrapper/la_data_out[65] = 1                    |  user_project_wrapper/la_oenb[23] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[66]                                     |Net: \la_oenb_user[22]                                        
  mgmt_protect/la_data_out_core[66] = 1                       |  mgmt_protect/la_oenb_core[22] = 1                           
  user_project_wrapper/la_data_out[66] = 1                    |  user_project_wrapper/la_oenb[22] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[67]                                     |Net: \la_oenb_user[21]                                        
  mgmt_protect/la_data_out_core[67] = 1                       |  mgmt_protect/la_oenb_core[21] = 1                           
  user_project_wrapper/la_data_out[67] = 1                    |  user_project_wrapper/la_oenb[21] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[68]                                     |Net: \la_oenb_user[20]                                        
  mgmt_protect/la_data_out_core[68] = 1                       |  mgmt_protect/la_oenb_core[20] = 1                           
  user_project_wrapper/la_data_out[68] = 1                    |  user_project_wrapper/la_oenb[20] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[69]                                     |Net: \la_oenb_user[19]                                        
  mgmt_protect/la_data_out_core[69] = 1                       |  mgmt_protect/la_oenb_core[19] = 1                           
  user_project_wrapper/la_data_out[69] = 1                    |  user_project_wrapper/la_oenb[19] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[6]                                      |Net: \la_oenb_user[18]                                        
  mgmt_protect/la_data_out_core[6] = 1                        |  mgmt_protect/la_oenb_core[18] = 1                           
  user_project_wrapper/la_data_out[6] = 1                     |  user_project_wrapper/la_oenb[18] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[70]                                     |Net: \la_oenb_user[17]                                        
  mgmt_protect/la_data_out_core[70] = 1                       |  mgmt_protect/la_oenb_core[17] = 1                           
  user_project_wrapper/la_data_out[70] = 1                    |  user_project_wrapper/la_oenb[17] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[71]                                     |Net: \la_oenb_user[16]                                        
  mgmt_protect/la_data_out_core[71] = 1                       |  mgmt_protect/la_oenb_core[16] = 1                           
  user_project_wrapper/la_data_out[71] = 1                    |  user_project_wrapper/la_oenb[16] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[72]                                     |Net: \la_oenb_user[15]                                        
  mgmt_protect/la_data_out_core[72] = 1                       |  mgmt_protect/la_oenb_core[15] = 1                           
  user_project_wrapper/la_data_out[72] = 1                    |  user_project_wrapper/la_oenb[15] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[73]                                     |Net: \la_oenb_user[14]                                        
  mgmt_protect/la_data_out_core[73] = 1                       |  mgmt_protect/la_oenb_core[14] = 1                           
  user_project_wrapper/la_data_out[73] = 1                    |  user_project_wrapper/la_oenb[14] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[74]                                     |Net: \la_oenb_user[13]                                        
  mgmt_protect/la_data_out_core[74] = 1                       |  mgmt_protect/la_oenb_core[13] = 1                           
  user_project_wrapper/la_data_out[74] = 1                    |  user_project_wrapper/la_oenb[13] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[75]                                     |Net: \la_oenb_user[12]                                        
  mgmt_protect/la_data_out_core[75] = 1                       |  mgmt_protect/la_oenb_core[12] = 1                           
  user_project_wrapper/la_data_out[75] = 1                    |  user_project_wrapper/la_oenb[12] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[76]                                     |Net: \la_oenb_user[11]                                        
  mgmt_protect/la_data_out_core[76] = 1                       |  mgmt_protect/la_oenb_core[11] = 1                           
  user_project_wrapper/la_data_out[76] = 1                    |  user_project_wrapper/la_oenb[11] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[77]                                     |Net: \la_oenb_user[10]                                        
  mgmt_protect/la_data_out_core[77] = 1                       |  mgmt_protect/la_oenb_core[10] = 1                           
  user_project_wrapper/la_data_out[77] = 1                    |  user_project_wrapper/la_oenb[10] = 1                        
                                                              |                                                              
Net: mprj/la_data_out[78]                                     |Net: \la_oenb_user[9]                                         
  mgmt_protect/la_data_out_core[78] = 1                       |  mgmt_protect/la_oenb_core[9] = 1                            
  user_project_wrapper/la_data_out[78] = 1                    |  user_project_wrapper/la_oenb[9] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[79]                                     |Net: \la_oenb_user[8]                                         
  mgmt_protect/la_data_out_core[79] = 1                       |  mgmt_protect/la_oenb_core[8] = 1                            
  user_project_wrapper/la_data_out[79] = 1                    |  user_project_wrapper/la_oenb[8] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[7]                                      |Net: \la_oenb_user[7]                                         
  mgmt_protect/la_data_out_core[7] = 1                        |  mgmt_protect/la_oenb_core[7] = 1                            
  user_project_wrapper/la_data_out[7] = 1                     |  user_project_wrapper/la_oenb[7] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[80]                                     |Net: \la_oenb_user[6]                                         
  mgmt_protect/la_data_out_core[80] = 1                       |  mgmt_protect/la_oenb_core[6] = 1                            
  user_project_wrapper/la_data_out[80] = 1                    |  user_project_wrapper/la_oenb[6] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[81]                                     |Net: \la_oenb_user[5]                                         
  mgmt_protect/la_data_out_core[81] = 1                       |  mgmt_protect/la_oenb_core[5] = 1                            
  user_project_wrapper/la_data_out[81] = 1                    |  user_project_wrapper/la_oenb[5] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[82]                                     |Net: \la_oenb_user[4]                                         
  mgmt_protect/la_data_out_core[82] = 1                       |  mgmt_protect/la_oenb_core[4] = 1                            
  user_project_wrapper/la_data_out[82] = 1                    |  user_project_wrapper/la_oenb[4] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[83]                                     |Net: \la_oenb_user[3]                                         
  mgmt_protect/la_data_out_core[83] = 1                       |  mgmt_protect/la_oenb_core[3] = 1                            
  user_project_wrapper/la_data_out[83] = 1                    |  user_project_wrapper/la_oenb[3] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[84]                                     |Net: \la_oenb_user[2]                                         
  mgmt_protect/la_data_out_core[84] = 1                       |  mgmt_protect/la_oenb_core[2] = 1                            
  user_project_wrapper/la_data_out[84] = 1                    |  user_project_wrapper/la_oenb[2] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[85]                                     |Net: \la_oenb_user[1]                                         
  mgmt_protect/la_data_out_core[85] = 1                       |  mgmt_protect/la_oenb_core[1] = 1                            
  user_project_wrapper/la_data_out[85] = 1                    |  user_project_wrapper/la_oenb[1] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[86]                                     |Net: \la_oenb_user[0]                                         
  mgmt_protect/la_data_out_core[86] = 1                       |  mgmt_protect/la_oenb_core[0] = 1                            
  user_project_wrapper/la_data_out[86] = 1                    |  user_project_wrapper/la_oenb[0] = 1                         
                                                              |                                                              
Net: mprj/la_data_out[87]                                     |Net: \la_oenb_mprj[127]                                       
  mgmt_protect/la_data_out_core[87] = 1                       |  mgmt_protect/la_oenb_mprj[127] = 1                          
  user_project_wrapper/la_data_out[87] = 1                    |  mgmt_core_wrapper/la_oenb[127] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[88]                                     |Net: \la_oenb_mprj[126]                                       
  mgmt_protect/la_data_out_core[88] = 1                       |  mgmt_protect/la_oenb_mprj[126] = 1                          
  user_project_wrapper/la_data_out[88] = 1                    |  mgmt_core_wrapper/la_oenb[126] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[89]                                     |Net: \la_oenb_mprj[125]                                       
  mgmt_protect/la_data_out_core[89] = 1                       |  mgmt_protect/la_oenb_mprj[125] = 1                          
  user_project_wrapper/la_data_out[89] = 1                    |  mgmt_core_wrapper/la_oenb[125] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[8]                                      |Net: \la_oenb_mprj[124]                                       
  mgmt_protect/la_data_out_core[8] = 1                        |  mgmt_protect/la_oenb_mprj[124] = 1                          
  user_project_wrapper/la_data_out[8] = 1                     |  mgmt_core_wrapper/la_oenb[124] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[90]                                     |Net: \la_oenb_mprj[123]                                       
  mgmt_protect/la_data_out_core[90] = 1                       |  mgmt_protect/la_oenb_mprj[123] = 1                          
  user_project_wrapper/la_data_out[90] = 1                    |  mgmt_core_wrapper/la_oenb[123] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[91]                                     |Net: \la_oenb_mprj[122]                                       
  mgmt_protect/la_data_out_core[91] = 1                       |  mgmt_protect/la_oenb_mprj[122] = 1                          
  user_project_wrapper/la_data_out[91] = 1                    |  mgmt_core_wrapper/la_oenb[122] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[92]                                     |Net: \la_oenb_mprj[121]                                       
  mgmt_protect/la_data_out_core[92] = 1                       |  mgmt_protect/la_oenb_mprj[121] = 1                          
  user_project_wrapper/la_data_out[92] = 1                    |  mgmt_core_wrapper/la_oenb[121] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[93]                                     |Net: \la_oenb_mprj[120]                                       
  mgmt_protect/la_data_out_core[93] = 1                       |  mgmt_protect/la_oenb_mprj[120] = 1                          
  user_project_wrapper/la_data_out[93] = 1                    |  mgmt_core_wrapper/la_oenb[120] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[94]                                     |Net: \la_oenb_mprj[119]                                       
  mgmt_protect/la_data_out_core[94] = 1                       |  mgmt_protect/la_oenb_mprj[119] = 1                          
  user_project_wrapper/la_data_out[94] = 1                    |  mgmt_core_wrapper/la_oenb[119] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[95]                                     |Net: \la_oenb_mprj[118]                                       
  mgmt_protect/la_data_out_core[95] = 1                       |  mgmt_protect/la_oenb_mprj[118] = 1                          
  user_project_wrapper/la_data_out[95] = 1                    |  mgmt_core_wrapper/la_oenb[118] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[96]                                     |Net: \la_oenb_mprj[117]                                       
  mgmt_protect/la_data_out_core[96] = 1                       |  mgmt_protect/la_oenb_mprj[117] = 1                          
  user_project_wrapper/la_data_out[96] = 1                    |  mgmt_core_wrapper/la_oenb[117] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[97]                                     |Net: \la_oenb_mprj[116]                                       
  mgmt_protect/la_data_out_core[97] = 1                       |  mgmt_protect/la_oenb_mprj[116] = 1                          
  user_project_wrapper/la_data_out[97] = 1                    |  mgmt_core_wrapper/la_oenb[116] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[98]                                     |Net: \la_oenb_mprj[115]                                       
  mgmt_protect/la_data_out_core[98] = 1                       |  mgmt_protect/la_oenb_mprj[115] = 1                          
  user_project_wrapper/la_data_out[98] = 1                    |  mgmt_core_wrapper/la_oenb[115] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[99]                                     |Net: \la_oenb_mprj[114]                                       
  mgmt_protect/la_data_out_core[99] = 1                       |  mgmt_protect/la_oenb_mprj[114] = 1                          
  user_project_wrapper/la_data_out[99] = 1                    |  mgmt_core_wrapper/la_oenb[114] = 1                          
                                                              |                                                              
Net: mprj/la_data_out[9]                                      |Net: \la_oenb_mprj[113]                                       
  mgmt_protect/la_data_out_core[9] = 1                        |  mgmt_protect/la_oenb_mprj[113] = 1                          
  user_project_wrapper/la_data_out[9] = 1                     |  mgmt_core_wrapper/la_oenb[113] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[0]                                          |Net: \la_oenb_mprj[112]                                       
  mgmt_protect/la_oenb_core[0] = 1                            |  mgmt_protect/la_oenb_mprj[112] = 1                          
  user_project_wrapper/la_oenb[0] = 1                         |  mgmt_core_wrapper/la_oenb[112] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[100]                                        |Net: \la_oenb_mprj[111]                                       
  mgmt_protect/la_oenb_core[100] = 1                          |  mgmt_protect/la_oenb_mprj[111] = 1                          
  user_project_wrapper/la_oenb[100] = 1                       |  mgmt_core_wrapper/la_oenb[111] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[101]                                        |Net: \la_oenb_mprj[110]                                       
  mgmt_protect/la_oenb_core[101] = 1                          |  mgmt_protect/la_oenb_mprj[110] = 1                          
  user_project_wrapper/la_oenb[101] = 1                       |  mgmt_core_wrapper/la_oenb[110] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[102]                                        |Net: \la_oenb_mprj[109]                                       
  mgmt_protect/la_oenb_core[102] = 1                          |  mgmt_protect/la_oenb_mprj[109] = 1                          
  user_project_wrapper/la_oenb[102] = 1                       |  mgmt_core_wrapper/la_oenb[109] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[103]                                        |Net: \la_oenb_mprj[108]                                       
  mgmt_protect/la_oenb_core[103] = 1                          |  mgmt_protect/la_oenb_mprj[108] = 1                          
  user_project_wrapper/la_oenb[103] = 1                       |  mgmt_core_wrapper/la_oenb[108] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[104]                                        |Net: \la_oenb_mprj[107]                                       
  mgmt_protect/la_oenb_core[104] = 1                          |  mgmt_protect/la_oenb_mprj[107] = 1                          
  user_project_wrapper/la_oenb[104] = 1                       |  mgmt_core_wrapper/la_oenb[107] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[105]                                        |Net: \la_oenb_mprj[106]                                       
  mgmt_protect/la_oenb_core[105] = 1                          |  mgmt_protect/la_oenb_mprj[106] = 1                          
  user_project_wrapper/la_oenb[105] = 1                       |  mgmt_core_wrapper/la_oenb[106] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[106]                                        |Net: \la_oenb_mprj[105]                                       
  mgmt_protect/la_oenb_core[106] = 1                          |  mgmt_protect/la_oenb_mprj[105] = 1                          
  user_project_wrapper/la_oenb[106] = 1                       |  mgmt_core_wrapper/la_oenb[105] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[107]                                        |Net: \la_oenb_mprj[104]                                       
  mgmt_protect/la_oenb_core[107] = 1                          |  mgmt_protect/la_oenb_mprj[104] = 1                          
  user_project_wrapper/la_oenb[107] = 1                       |  mgmt_core_wrapper/la_oenb[104] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[108]                                        |Net: \la_oenb_mprj[103]                                       
  mgmt_protect/la_oenb_core[108] = 1                          |  mgmt_protect/la_oenb_mprj[103] = 1                          
  user_project_wrapper/la_oenb[108] = 1                       |  mgmt_core_wrapper/la_oenb[103] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[109]                                        |Net: \la_oenb_mprj[102]                                       
  mgmt_protect/la_oenb_core[109] = 1                          |  mgmt_protect/la_oenb_mprj[102] = 1                          
  user_project_wrapper/la_oenb[109] = 1                       |  mgmt_core_wrapper/la_oenb[102] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[10]                                         |Net: \la_oenb_mprj[101]                                       
  mgmt_protect/la_oenb_core[10] = 1                           |  mgmt_protect/la_oenb_mprj[101] = 1                          
  user_project_wrapper/la_oenb[10] = 1                        |  mgmt_core_wrapper/la_oenb[101] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[110]                                        |Net: \la_oenb_mprj[100]                                       
  mgmt_protect/la_oenb_core[110] = 1                          |  mgmt_protect/la_oenb_mprj[100] = 1                          
  user_project_wrapper/la_oenb[110] = 1                       |  mgmt_core_wrapper/la_oenb[100] = 1                          
                                                              |                                                              
Net: mprj/la_oenb[111]                                        |Net: \la_oenb_mprj[99]                                        
  mgmt_protect/la_oenb_core[111] = 1                          |  mgmt_protect/la_oenb_mprj[99] = 1                           
  user_project_wrapper/la_oenb[111] = 1                       |  mgmt_core_wrapper/la_oenb[99] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[112]                                        |Net: \la_oenb_mprj[98]                                        
  mgmt_protect/la_oenb_core[112] = 1                          |  mgmt_protect/la_oenb_mprj[98] = 1                           
  user_project_wrapper/la_oenb[112] = 1                       |  mgmt_core_wrapper/la_oenb[98] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[113]                                        |Net: \la_oenb_mprj[97]                                        
  mgmt_protect/la_oenb_core[113] = 1                          |  mgmt_protect/la_oenb_mprj[97] = 1                           
  user_project_wrapper/la_oenb[113] = 1                       |  mgmt_core_wrapper/la_oenb[97] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[114]                                        |Net: \la_oenb_mprj[96]                                        
  mgmt_protect/la_oenb_core[114] = 1                          |  mgmt_protect/la_oenb_mprj[96] = 1                           
  user_project_wrapper/la_oenb[114] = 1                       |  mgmt_core_wrapper/la_oenb[96] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[115]                                        |Net: \la_oenb_mprj[95]                                        
  mgmt_protect/la_oenb_core[115] = 1                          |  mgmt_protect/la_oenb_mprj[95] = 1                           
  user_project_wrapper/la_oenb[115] = 1                       |  mgmt_core_wrapper/la_oenb[95] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[116]                                        |Net: \la_oenb_mprj[94]                                        
  mgmt_protect/la_oenb_core[116] = 1                          |  mgmt_protect/la_oenb_mprj[94] = 1                           
  user_project_wrapper/la_oenb[116] = 1                       |  mgmt_core_wrapper/la_oenb[94] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[117]                                        |Net: \la_oenb_mprj[93]                                        
  mgmt_protect/la_oenb_core[117] = 1                          |  mgmt_protect/la_oenb_mprj[93] = 1                           
  user_project_wrapper/la_oenb[117] = 1                       |  mgmt_core_wrapper/la_oenb[93] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[118]                                        |Net: \la_oenb_mprj[92]                                        
  mgmt_protect/la_oenb_core[118] = 1                          |  mgmt_protect/la_oenb_mprj[92] = 1                           
  user_project_wrapper/la_oenb[118] = 1                       |  mgmt_core_wrapper/la_oenb[92] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[119]                                        |Net: \la_oenb_mprj[91]                                        
  mgmt_protect/la_oenb_core[119] = 1                          |  mgmt_protect/la_oenb_mprj[91] = 1                           
  user_project_wrapper/la_oenb[119] = 1                       |  mgmt_core_wrapper/la_oenb[91] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[11]                                         |Net: \la_oenb_mprj[90]                                        
  mgmt_protect/la_oenb_core[11] = 1                           |  mgmt_protect/la_oenb_mprj[90] = 1                           
  user_project_wrapper/la_oenb[11] = 1                        |  mgmt_core_wrapper/la_oenb[90] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[120]                                        |Net: \la_oenb_mprj[89]                                        
  mgmt_protect/la_oenb_core[120] = 1                          |  mgmt_protect/la_oenb_mprj[89] = 1                           
  user_project_wrapper/la_oenb[120] = 1                       |  mgmt_core_wrapper/la_oenb[89] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[121]                                        |Net: \la_oenb_mprj[88]                                        
  mgmt_protect/la_oenb_core[121] = 1                          |  mgmt_protect/la_oenb_mprj[88] = 1                           
  user_project_wrapper/la_oenb[121] = 1                       |  mgmt_core_wrapper/la_oenb[88] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[122]                                        |Net: \la_oenb_mprj[87]                                        
  mgmt_protect/la_oenb_core[122] = 1                          |  mgmt_protect/la_oenb_mprj[87] = 1                           
  user_project_wrapper/la_oenb[122] = 1                       |  mgmt_core_wrapper/la_oenb[87] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[123]                                        |Net: \la_oenb_mprj[86]                                        
  mgmt_protect/la_oenb_core[123] = 1                          |  mgmt_protect/la_oenb_mprj[86] = 1                           
  user_project_wrapper/la_oenb[123] = 1                       |  mgmt_core_wrapper/la_oenb[86] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[124]                                        |Net: \la_oenb_mprj[85]                                        
  mgmt_protect/la_oenb_core[124] = 1                          |  mgmt_protect/la_oenb_mprj[85] = 1                           
  user_project_wrapper/la_oenb[124] = 1                       |  mgmt_core_wrapper/la_oenb[85] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[125]                                        |Net: \la_oenb_mprj[84]                                        
  mgmt_protect/la_oenb_core[125] = 1                          |  mgmt_protect/la_oenb_mprj[84] = 1                           
  user_project_wrapper/la_oenb[125] = 1                       |  mgmt_core_wrapper/la_oenb[84] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[126]                                        |Net: \la_oenb_mprj[83]                                        
  mgmt_protect/la_oenb_core[126] = 1                          |  mgmt_protect/la_oenb_mprj[83] = 1                           
  user_project_wrapper/la_oenb[126] = 1                       |  mgmt_core_wrapper/la_oenb[83] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[127]                                        |Net: \la_oenb_mprj[82]                                        
  mgmt_protect/la_oenb_core[127] = 1                          |  mgmt_protect/la_oenb_mprj[82] = 1                           
  user_project_wrapper/la_oenb[127] = 1                       |  mgmt_core_wrapper/la_oenb[82] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[12]                                         |Net: \la_oenb_mprj[81]                                        
  mgmt_protect/la_oenb_core[12] = 1                           |  mgmt_protect/la_oenb_mprj[81] = 1                           
  user_project_wrapper/la_oenb[12] = 1                        |  mgmt_core_wrapper/la_oenb[81] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[13]                                         |Net: \la_oenb_mprj[80]                                        
  mgmt_protect/la_oenb_core[13] = 1                           |  mgmt_protect/la_oenb_mprj[80] = 1                           
  user_project_wrapper/la_oenb[13] = 1                        |  mgmt_core_wrapper/la_oenb[80] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[14]                                         |Net: \la_oenb_mprj[79]                                        
  mgmt_protect/la_oenb_core[14] = 1                           |  mgmt_protect/la_oenb_mprj[79] = 1                           
  user_project_wrapper/la_oenb[14] = 1                        |  mgmt_core_wrapper/la_oenb[79] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[15]                                         |Net: \la_oenb_mprj[78]                                        
  mgmt_protect/la_oenb_core[15] = 1                           |  mgmt_protect/la_oenb_mprj[78] = 1                           
  user_project_wrapper/la_oenb[15] = 1                        |  mgmt_core_wrapper/la_oenb[78] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[16]                                         |Net: \la_oenb_mprj[77]                                        
  mgmt_protect/la_oenb_core[16] = 1                           |  mgmt_protect/la_oenb_mprj[77] = 1                           
  user_project_wrapper/la_oenb[16] = 1                        |  mgmt_core_wrapper/la_oenb[77] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[17]                                         |Net: \la_oenb_mprj[76]                                        
  mgmt_protect/la_oenb_core[17] = 1                           |  mgmt_protect/la_oenb_mprj[76] = 1                           
  user_project_wrapper/la_oenb[17] = 1                        |  mgmt_core_wrapper/la_oenb[76] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[18]                                         |Net: \la_oenb_mprj[75]                                        
  mgmt_protect/la_oenb_core[18] = 1                           |  mgmt_protect/la_oenb_mprj[75] = 1                           
  user_project_wrapper/la_oenb[18] = 1                        |  mgmt_core_wrapper/la_oenb[75] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[19]                                         |Net: \la_oenb_mprj[74]                                        
  mgmt_protect/la_oenb_core[19] = 1                           |  mgmt_protect/la_oenb_mprj[74] = 1                           
  user_project_wrapper/la_oenb[19] = 1                        |  mgmt_core_wrapper/la_oenb[74] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[1]                                          |Net: \la_oenb_mprj[73]                                        
  mgmt_protect/la_oenb_core[1] = 1                            |  mgmt_protect/la_oenb_mprj[73] = 1                           
  user_project_wrapper/la_oenb[1] = 1                         |  mgmt_core_wrapper/la_oenb[73] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[20]                                         |Net: \la_oenb_mprj[72]                                        
  mgmt_protect/la_oenb_core[20] = 1                           |  mgmt_protect/la_oenb_mprj[72] = 1                           
  user_project_wrapper/la_oenb[20] = 1                        |  mgmt_core_wrapper/la_oenb[72] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[21]                                         |Net: \la_oenb_mprj[71]                                        
  mgmt_protect/la_oenb_core[21] = 1                           |  mgmt_protect/la_oenb_mprj[71] = 1                           
  user_project_wrapper/la_oenb[21] = 1                        |  mgmt_core_wrapper/la_oenb[71] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[22]                                         |Net: \la_oenb_mprj[70]                                        
  mgmt_protect/la_oenb_core[22] = 1                           |  mgmt_protect/la_oenb_mprj[70] = 1                           
  user_project_wrapper/la_oenb[22] = 1                        |  mgmt_core_wrapper/la_oenb[70] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[23]                                         |Net: \la_oenb_mprj[69]                                        
  mgmt_protect/la_oenb_core[23] = 1                           |  mgmt_protect/la_oenb_mprj[69] = 1                           
  user_project_wrapper/la_oenb[23] = 1                        |  mgmt_core_wrapper/la_oenb[69] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[24]                                         |Net: \la_oenb_mprj[68]                                        
  mgmt_protect/la_oenb_core[24] = 1                           |  mgmt_protect/la_oenb_mprj[68] = 1                           
  user_project_wrapper/la_oenb[24] = 1                        |  mgmt_core_wrapper/la_oenb[68] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[25]                                         |Net: \la_oenb_mprj[67]                                        
  mgmt_protect/la_oenb_core[25] = 1                           |  mgmt_protect/la_oenb_mprj[67] = 1                           
  user_project_wrapper/la_oenb[25] = 1                        |  mgmt_core_wrapper/la_oenb[67] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[26]                                         |Net: \la_oenb_mprj[66]                                        
  mgmt_protect/la_oenb_core[26] = 1                           |  mgmt_protect/la_oenb_mprj[66] = 1                           
  user_project_wrapper/la_oenb[26] = 1                        |  mgmt_core_wrapper/la_oenb[66] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[27]                                         |Net: \la_oenb_mprj[65]                                        
  mgmt_protect/la_oenb_core[27] = 1                           |  mgmt_protect/la_oenb_mprj[65] = 1                           
  user_project_wrapper/la_oenb[27] = 1                        |  mgmt_core_wrapper/la_oenb[65] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[28]                                         |Net: \la_oenb_mprj[64]                                        
  mgmt_protect/la_oenb_core[28] = 1                           |  mgmt_protect/la_oenb_mprj[64] = 1                           
  user_project_wrapper/la_oenb[28] = 1                        |  mgmt_core_wrapper/la_oenb[64] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[29]                                         |Net: \la_oenb_mprj[63]                                        
  mgmt_protect/la_oenb_core[29] = 1                           |  mgmt_protect/la_oenb_mprj[63] = 1                           
  user_project_wrapper/la_oenb[29] = 1                        |  mgmt_core_wrapper/la_oenb[63] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[2]                                          |Net: \la_oenb_mprj[62]                                        
  mgmt_protect/la_oenb_core[2] = 1                            |  mgmt_protect/la_oenb_mprj[62] = 1                           
  user_project_wrapper/la_oenb[2] = 1                         |  mgmt_core_wrapper/la_oenb[62] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[30]                                         |Net: \la_oenb_mprj[61]                                        
  mgmt_protect/la_oenb_core[30] = 1                           |  mgmt_protect/la_oenb_mprj[61] = 1                           
  user_project_wrapper/la_oenb[30] = 1                        |  mgmt_core_wrapper/la_oenb[61] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[31]                                         |Net: \la_oenb_mprj[60]                                        
  mgmt_protect/la_oenb_core[31] = 1                           |  mgmt_protect/la_oenb_mprj[60] = 1                           
  user_project_wrapper/la_oenb[31] = 1                        |  mgmt_core_wrapper/la_oenb[60] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[32]                                         |Net: \la_oenb_mprj[59]                                        
  mgmt_protect/la_oenb_core[32] = 1                           |  mgmt_protect/la_oenb_mprj[59] = 1                           
  user_project_wrapper/la_oenb[32] = 1                        |  mgmt_core_wrapper/la_oenb[59] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[33]                                         |Net: \la_oenb_mprj[58]                                        
  mgmt_protect/la_oenb_core[33] = 1                           |  mgmt_protect/la_oenb_mprj[58] = 1                           
  user_project_wrapper/la_oenb[33] = 1                        |  mgmt_core_wrapper/la_oenb[58] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[34]                                         |Net: \la_oenb_mprj[57]                                        
  mgmt_protect/la_oenb_core[34] = 1                           |  mgmt_protect/la_oenb_mprj[57] = 1                           
  user_project_wrapper/la_oenb[34] = 1                        |  mgmt_core_wrapper/la_oenb[57] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[35]                                         |Net: \la_oenb_mprj[56]                                        
  mgmt_protect/la_oenb_core[35] = 1                           |  mgmt_protect/la_oenb_mprj[56] = 1                           
  user_project_wrapper/la_oenb[35] = 1                        |  mgmt_core_wrapper/la_oenb[56] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[36]                                         |Net: \la_oenb_mprj[55]                                        
  mgmt_protect/la_oenb_core[36] = 1                           |  mgmt_protect/la_oenb_mprj[55] = 1                           
  user_project_wrapper/la_oenb[36] = 1                        |  mgmt_core_wrapper/la_oenb[55] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[37]                                         |Net: \la_oenb_mprj[54]                                        
  mgmt_protect/la_oenb_core[37] = 1                           |  mgmt_protect/la_oenb_mprj[54] = 1                           
  user_project_wrapper/la_oenb[37] = 1                        |  mgmt_core_wrapper/la_oenb[54] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[38]                                         |Net: \la_oenb_mprj[53]                                        
  mgmt_protect/la_oenb_core[38] = 1                           |  mgmt_protect/la_oenb_mprj[53] = 1                           
  user_project_wrapper/la_oenb[38] = 1                        |  mgmt_core_wrapper/la_oenb[53] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[39]                                         |Net: \la_oenb_mprj[52]                                        
  mgmt_protect/la_oenb_core[39] = 1                           |  mgmt_protect/la_oenb_mprj[52] = 1                           
  user_project_wrapper/la_oenb[39] = 1                        |  mgmt_core_wrapper/la_oenb[52] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[3]                                          |Net: \la_oenb_mprj[51]                                        
  mgmt_protect/la_oenb_core[3] = 1                            |  mgmt_protect/la_oenb_mprj[51] = 1                           
  user_project_wrapper/la_oenb[3] = 1                         |  mgmt_core_wrapper/la_oenb[51] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[40]                                         |Net: \la_oenb_mprj[50]                                        
  mgmt_protect/la_oenb_core[40] = 1                           |  mgmt_protect/la_oenb_mprj[50] = 1                           
  user_project_wrapper/la_oenb[40] = 1                        |  mgmt_core_wrapper/la_oenb[50] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[41]                                         |Net: \la_oenb_mprj[49]                                        
  mgmt_protect/la_oenb_core[41] = 1                           |  mgmt_protect/la_oenb_mprj[49] = 1                           
  user_project_wrapper/la_oenb[41] = 1                        |  mgmt_core_wrapper/la_oenb[49] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[42]                                         |Net: \la_oenb_mprj[48]                                        
  mgmt_protect/la_oenb_core[42] = 1                           |  mgmt_protect/la_oenb_mprj[48] = 1                           
  user_project_wrapper/la_oenb[42] = 1                        |  mgmt_core_wrapper/la_oenb[48] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[43]                                         |Net: \la_oenb_mprj[47]                                        
  mgmt_protect/la_oenb_core[43] = 1                           |  mgmt_protect/la_oenb_mprj[47] = 1                           
  user_project_wrapper/la_oenb[43] = 1                        |  mgmt_core_wrapper/la_oenb[47] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[44]                                         |Net: \la_oenb_mprj[46]                                        
  mgmt_protect/la_oenb_core[44] = 1                           |  mgmt_protect/la_oenb_mprj[46] = 1                           
  user_project_wrapper/la_oenb[44] = 1                        |  mgmt_core_wrapper/la_oenb[46] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[45]                                         |Net: \la_oenb_mprj[45]                                        
  mgmt_protect/la_oenb_core[45] = 1                           |  mgmt_protect/la_oenb_mprj[45] = 1                           
  user_project_wrapper/la_oenb[45] = 1                        |  mgmt_core_wrapper/la_oenb[45] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[46]                                         |Net: \la_oenb_mprj[44]                                        
  mgmt_protect/la_oenb_core[46] = 1                           |  mgmt_protect/la_oenb_mprj[44] = 1                           
  user_project_wrapper/la_oenb[46] = 1                        |  mgmt_core_wrapper/la_oenb[44] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[47]                                         |Net: \la_oenb_mprj[43]                                        
  mgmt_protect/la_oenb_core[47] = 1                           |  mgmt_protect/la_oenb_mprj[43] = 1                           
  user_project_wrapper/la_oenb[47] = 1                        |  mgmt_core_wrapper/la_oenb[43] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[48]                                         |Net: \la_oenb_mprj[42]                                        
  mgmt_protect/la_oenb_core[48] = 1                           |  mgmt_protect/la_oenb_mprj[42] = 1                           
  user_project_wrapper/la_oenb[48] = 1                        |  mgmt_core_wrapper/la_oenb[42] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[49]                                         |Net: \la_oenb_mprj[41]                                        
  mgmt_protect/la_oenb_core[49] = 1                           |  mgmt_protect/la_oenb_mprj[41] = 1                           
  user_project_wrapper/la_oenb[49] = 1                        |  mgmt_core_wrapper/la_oenb[41] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[4]                                          |Net: \la_oenb_mprj[40]                                        
  mgmt_protect/la_oenb_core[4] = 1                            |  mgmt_protect/la_oenb_mprj[40] = 1                           
  user_project_wrapper/la_oenb[4] = 1                         |  mgmt_core_wrapper/la_oenb[40] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[50]                                         |Net: \la_oenb_mprj[39]                                        
  mgmt_protect/la_oenb_core[50] = 1                           |  mgmt_protect/la_oenb_mprj[39] = 1                           
  user_project_wrapper/la_oenb[50] = 1                        |  mgmt_core_wrapper/la_oenb[39] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[51]                                         |Net: \la_oenb_mprj[38]                                        
  mgmt_protect/la_oenb_core[51] = 1                           |  mgmt_protect/la_oenb_mprj[38] = 1                           
  user_project_wrapper/la_oenb[51] = 1                        |  mgmt_core_wrapper/la_oenb[38] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[52]                                         |Net: \la_oenb_mprj[37]                                        
  mgmt_protect/la_oenb_core[52] = 1                           |  mgmt_protect/la_oenb_mprj[37] = 1                           
  user_project_wrapper/la_oenb[52] = 1                        |  mgmt_core_wrapper/la_oenb[37] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[53]                                         |Net: \la_oenb_mprj[36]                                        
  mgmt_protect/la_oenb_core[53] = 1                           |  mgmt_protect/la_oenb_mprj[36] = 1                           
  user_project_wrapper/la_oenb[53] = 1                        |  mgmt_core_wrapper/la_oenb[36] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[54]                                         |Net: \la_oenb_mprj[35]                                        
  mgmt_protect/la_oenb_core[54] = 1                           |  mgmt_protect/la_oenb_mprj[35] = 1                           
  user_project_wrapper/la_oenb[54] = 1                        |  mgmt_core_wrapper/la_oenb[35] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[55]                                         |Net: \la_oenb_mprj[34]                                        
  mgmt_protect/la_oenb_core[55] = 1                           |  mgmt_protect/la_oenb_mprj[34] = 1                           
  user_project_wrapper/la_oenb[55] = 1                        |  mgmt_core_wrapper/la_oenb[34] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[56]                                         |Net: \la_oenb_mprj[33]                                        
  mgmt_protect/la_oenb_core[56] = 1                           |  mgmt_protect/la_oenb_mprj[33] = 1                           
  user_project_wrapper/la_oenb[56] = 1                        |  mgmt_core_wrapper/la_oenb[33] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[57]                                         |Net: \la_oenb_mprj[32]                                        
  mgmt_protect/la_oenb_core[57] = 1                           |  mgmt_protect/la_oenb_mprj[32] = 1                           
  user_project_wrapper/la_oenb[57] = 1                        |  mgmt_core_wrapper/la_oenb[32] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[58]                                         |Net: \la_oenb_mprj[31]                                        
  mgmt_protect/la_oenb_core[58] = 1                           |  mgmt_protect/la_oenb_mprj[31] = 1                           
  user_project_wrapper/la_oenb[58] = 1                        |  mgmt_core_wrapper/la_oenb[31] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[59]                                         |Net: \la_oenb_mprj[30]                                        
  mgmt_protect/la_oenb_core[59] = 1                           |  mgmt_protect/la_oenb_mprj[30] = 1                           
  user_project_wrapper/la_oenb[59] = 1                        |  mgmt_core_wrapper/la_oenb[30] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[5]                                          |Net: \la_oenb_mprj[29]                                        
  mgmt_protect/la_oenb_core[5] = 1                            |  mgmt_protect/la_oenb_mprj[29] = 1                           
  user_project_wrapper/la_oenb[5] = 1                         |  mgmt_core_wrapper/la_oenb[29] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[60]                                         |Net: \la_oenb_mprj[28]                                        
  mgmt_protect/la_oenb_core[60] = 1                           |  mgmt_protect/la_oenb_mprj[28] = 1                           
  user_project_wrapper/la_oenb[60] = 1                        |  mgmt_core_wrapper/la_oenb[28] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[61]                                         |Net: \la_oenb_mprj[27]                                        
  mgmt_protect/la_oenb_core[61] = 1                           |  mgmt_protect/la_oenb_mprj[27] = 1                           
  user_project_wrapper/la_oenb[61] = 1                        |  mgmt_core_wrapper/la_oenb[27] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[62]                                         |Net: \la_oenb_mprj[26]                                        
  mgmt_protect/la_oenb_core[62] = 1                           |  mgmt_protect/la_oenb_mprj[26] = 1                           
  user_project_wrapper/la_oenb[62] = 1                        |  mgmt_core_wrapper/la_oenb[26] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[63]                                         |Net: \la_oenb_mprj[25]                                        
  mgmt_protect/la_oenb_core[63] = 1                           |  mgmt_protect/la_oenb_mprj[25] = 1                           
  user_project_wrapper/la_oenb[63] = 1                        |  mgmt_core_wrapper/la_oenb[25] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[64]                                         |Net: \la_oenb_mprj[24]                                        
  mgmt_protect/la_oenb_core[64] = 1                           |  mgmt_protect/la_oenb_mprj[24] = 1                           
  user_project_wrapper/la_oenb[64] = 1                        |  mgmt_core_wrapper/la_oenb[24] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[65]                                         |Net: \la_oenb_mprj[23]                                        
  mgmt_protect/la_oenb_core[65] = 1                           |  mgmt_protect/la_oenb_mprj[23] = 1                           
  user_project_wrapper/la_oenb[65] = 1                        |  mgmt_core_wrapper/la_oenb[23] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[66]                                         |Net: \la_oenb_mprj[22]                                        
  mgmt_protect/la_oenb_core[66] = 1                           |  mgmt_protect/la_oenb_mprj[22] = 1                           
  user_project_wrapper/la_oenb[66] = 1                        |  mgmt_core_wrapper/la_oenb[22] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[67]                                         |Net: \la_oenb_mprj[21]                                        
  mgmt_protect/la_oenb_core[67] = 1                           |  mgmt_protect/la_oenb_mprj[21] = 1                           
  user_project_wrapper/la_oenb[67] = 1                        |  mgmt_core_wrapper/la_oenb[21] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[68]                                         |Net: \la_oenb_mprj[20]                                        
  mgmt_protect/la_oenb_core[68] = 1                           |  mgmt_protect/la_oenb_mprj[20] = 1                           
  user_project_wrapper/la_oenb[68] = 1                        |  mgmt_core_wrapper/la_oenb[20] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[69]                                         |Net: \la_oenb_mprj[19]                                        
  mgmt_protect/la_oenb_core[69] = 1                           |  mgmt_protect/la_oenb_mprj[19] = 1                           
  user_project_wrapper/la_oenb[69] = 1                        |  mgmt_core_wrapper/la_oenb[19] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[6]                                          |Net: \la_oenb_mprj[18]                                        
  mgmt_protect/la_oenb_core[6] = 1                            |  mgmt_protect/la_oenb_mprj[18] = 1                           
  user_project_wrapper/la_oenb[6] = 1                         |  mgmt_core_wrapper/la_oenb[18] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[70]                                         |Net: \la_oenb_mprj[17]                                        
  mgmt_protect/la_oenb_core[70] = 1                           |  mgmt_protect/la_oenb_mprj[17] = 1                           
  user_project_wrapper/la_oenb[70] = 1                        |  mgmt_core_wrapper/la_oenb[17] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[71]                                         |Net: \la_oenb_mprj[16]                                        
  mgmt_protect/la_oenb_core[71] = 1                           |  mgmt_protect/la_oenb_mprj[16] = 1                           
  user_project_wrapper/la_oenb[71] = 1                        |  mgmt_core_wrapper/la_oenb[16] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[72]                                         |Net: \la_oenb_mprj[15]                                        
  mgmt_protect/la_oenb_core[72] = 1                           |  mgmt_protect/la_oenb_mprj[15] = 1                           
  user_project_wrapper/la_oenb[72] = 1                        |  mgmt_core_wrapper/la_oenb[15] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[73]                                         |Net: \la_oenb_mprj[14]                                        
  mgmt_protect/la_oenb_core[73] = 1                           |  mgmt_protect/la_oenb_mprj[14] = 1                           
  user_project_wrapper/la_oenb[73] = 1                        |  mgmt_core_wrapper/la_oenb[14] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[74]                                         |Net: \la_oenb_mprj[13]                                        
  mgmt_protect/la_oenb_core[74] = 1                           |  mgmt_protect/la_oenb_mprj[13] = 1                           
  user_project_wrapper/la_oenb[74] = 1                        |  mgmt_core_wrapper/la_oenb[13] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[75]                                         |Net: \la_oenb_mprj[12]                                        
  mgmt_protect/la_oenb_core[75] = 1                           |  mgmt_protect/la_oenb_mprj[12] = 1                           
  user_project_wrapper/la_oenb[75] = 1                        |  mgmt_core_wrapper/la_oenb[12] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[76]                                         |Net: \la_oenb_mprj[11]                                        
  mgmt_protect/la_oenb_core[76] = 1                           |  mgmt_protect/la_oenb_mprj[11] = 1                           
  user_project_wrapper/la_oenb[76] = 1                        |  mgmt_core_wrapper/la_oenb[11] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[77]                                         |Net: \la_oenb_mprj[10]                                        
  mgmt_protect/la_oenb_core[77] = 1                           |  mgmt_protect/la_oenb_mprj[10] = 1                           
  user_project_wrapper/la_oenb[77] = 1                        |  mgmt_core_wrapper/la_oenb[10] = 1                           
                                                              |                                                              
Net: mprj/la_oenb[78]                                         |Net: \la_oenb_mprj[9]                                         
  mgmt_protect/la_oenb_core[78] = 1                           |  mgmt_protect/la_oenb_mprj[9] = 1                            
  user_project_wrapper/la_oenb[78] = 1                        |  mgmt_core_wrapper/la_oenb[9] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[79]                                         |Net: \la_oenb_mprj[8]                                         
  mgmt_protect/la_oenb_core[79] = 1                           |  mgmt_protect/la_oenb_mprj[8] = 1                            
  user_project_wrapper/la_oenb[79] = 1                        |  mgmt_core_wrapper/la_oenb[8] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[7]                                          |Net: \la_oenb_mprj[7]                                         
  mgmt_protect/la_oenb_core[7] = 1                            |  mgmt_protect/la_oenb_mprj[7] = 1                            
  user_project_wrapper/la_oenb[7] = 1                         |  mgmt_core_wrapper/la_oenb[7] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[80]                                         |Net: \la_oenb_mprj[6]                                         
  mgmt_protect/la_oenb_core[80] = 1                           |  mgmt_protect/la_oenb_mprj[6] = 1                            
  user_project_wrapper/la_oenb[80] = 1                        |  mgmt_core_wrapper/la_oenb[6] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[81]                                         |Net: \la_oenb_mprj[5]                                         
  mgmt_protect/la_oenb_core[81] = 1                           |  mgmt_protect/la_oenb_mprj[5] = 1                            
  user_project_wrapper/la_oenb[81] = 1                        |  mgmt_core_wrapper/la_oenb[5] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[82]                                         |Net: \la_oenb_mprj[4]                                         
  mgmt_protect/la_oenb_core[82] = 1                           |  mgmt_protect/la_oenb_mprj[4] = 1                            
  user_project_wrapper/la_oenb[82] = 1                        |  mgmt_core_wrapper/la_oenb[4] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[83]                                         |Net: \la_oenb_mprj[3]                                         
  mgmt_protect/la_oenb_core[83] = 1                           |  mgmt_protect/la_oenb_mprj[3] = 1                            
  user_project_wrapper/la_oenb[83] = 1                        |  mgmt_core_wrapper/la_oenb[3] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[84]                                         |Net: \la_oenb_mprj[2]                                         
  mgmt_protect/la_oenb_core[84] = 1                           |  mgmt_protect/la_oenb_mprj[2] = 1                            
  user_project_wrapper/la_oenb[84] = 1                        |  mgmt_core_wrapper/la_oenb[2] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[85]                                         |Net: \la_oenb_mprj[1]                                         
  mgmt_protect/la_oenb_core[85] = 1                           |  mgmt_protect/la_oenb_mprj[1] = 1                            
  user_project_wrapper/la_oenb[85] = 1                        |  mgmt_core_wrapper/la_oenb[1] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[86]                                         |Net: \la_oenb_mprj[0]                                         
  mgmt_protect/la_oenb_core[86] = 1                           |  mgmt_protect/la_oenb_mprj[0] = 1                            
  user_project_wrapper/la_oenb[86] = 1                        |  mgmt_core_wrapper/la_oenb[0] = 1                            
                                                              |                                                              
Net: mprj/la_oenb[87]                                         |Net: mprj_ack_i_core                                          
  mgmt_protect/la_oenb_core[87] = 1                           |  mgmt_protect/mprj_ack_i_core = 1                            
  user_project_wrapper/la_oenb[87] = 1                        |  mgmt_core_wrapper/mprj_ack_i = 1                            
                                                              |                                                              
Net: mprj/la_oenb[88]                                         |Net: mprj_ack_i_user                                          
  mgmt_protect/la_oenb_core[88] = 1                           |  mgmt_protect/mprj_ack_i_user = 1                            
  user_project_wrapper/la_oenb[88] = 1                        |  user_project_wrapper/wbs_ack_o = 1                          
                                                              |                                                              
Net: mprj/la_oenb[89]                                         |Net: \mprj_adr_o_user[31]                                     
  mgmt_protect/la_oenb_core[89] = 1                           |  mgmt_protect/mprj_adr_o_user[31] = 1                        
  user_project_wrapper/la_oenb[89] = 1                        |  user_project_wrapper/wbs_adr_i[31] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[8]                                          |Net: \mprj_adr_o_user[30]                                     
  mgmt_protect/la_oenb_core[8] = 1                            |  mgmt_protect/mprj_adr_o_user[30] = 1                        
  user_project_wrapper/la_oenb[8] = 1                         |  user_project_wrapper/wbs_adr_i[30] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[90]                                         |Net: \mprj_adr_o_user[29]                                     
  mgmt_protect/la_oenb_core[90] = 1                           |  mgmt_protect/mprj_adr_o_user[29] = 1                        
  user_project_wrapper/la_oenb[90] = 1                        |  user_project_wrapper/wbs_adr_i[29] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[91]                                         |Net: \mprj_adr_o_user[28]                                     
  mgmt_protect/la_oenb_core[91] = 1                           |  mgmt_protect/mprj_adr_o_user[28] = 1                        
  user_project_wrapper/la_oenb[91] = 1                        |  user_project_wrapper/wbs_adr_i[28] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[92]                                         |Net: \mprj_adr_o_user[27]                                     
  mgmt_protect/la_oenb_core[92] = 1                           |  mgmt_protect/mprj_adr_o_user[27] = 1                        
  user_project_wrapper/la_oenb[92] = 1                        |  user_project_wrapper/wbs_adr_i[27] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[93]                                         |Net: \mprj_adr_o_user[26]                                     
  mgmt_protect/la_oenb_core[93] = 1                           |  mgmt_protect/mprj_adr_o_user[26] = 1                        
  user_project_wrapper/la_oenb[93] = 1                        |  user_project_wrapper/wbs_adr_i[26] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[94]                                         |Net: \mprj_adr_o_user[25]                                     
  mgmt_protect/la_oenb_core[94] = 1                           |  mgmt_protect/mprj_adr_o_user[25] = 1                        
  user_project_wrapper/la_oenb[94] = 1                        |  user_project_wrapper/wbs_adr_i[25] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[95]                                         |Net: \mprj_adr_o_user[24]                                     
  mgmt_protect/la_oenb_core[95] = 1                           |  mgmt_protect/mprj_adr_o_user[24] = 1                        
  user_project_wrapper/la_oenb[95] = 1                        |  user_project_wrapper/wbs_adr_i[24] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[96]                                         |Net: \mprj_adr_o_user[23]                                     
  mgmt_protect/la_oenb_core[96] = 1                           |  mgmt_protect/mprj_adr_o_user[23] = 1                        
  user_project_wrapper/la_oenb[96] = 1                        |  user_project_wrapper/wbs_adr_i[23] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[97]                                         |Net: \mprj_adr_o_user[22]                                     
  mgmt_protect/la_oenb_core[97] = 1                           |  mgmt_protect/mprj_adr_o_user[22] = 1                        
  user_project_wrapper/la_oenb[97] = 1                        |  user_project_wrapper/wbs_adr_i[22] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[98]                                         |Net: \mprj_adr_o_user[21]                                     
  mgmt_protect/la_oenb_core[98] = 1                           |  mgmt_protect/mprj_adr_o_user[21] = 1                        
  user_project_wrapper/la_oenb[98] = 1                        |  user_project_wrapper/wbs_adr_i[21] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[99]                                         |Net: \mprj_adr_o_user[20]                                     
  mgmt_protect/la_oenb_core[99] = 1                           |  mgmt_protect/mprj_adr_o_user[20] = 1                        
  user_project_wrapper/la_oenb[99] = 1                        |  user_project_wrapper/wbs_adr_i[20] = 1                      
                                                              |                                                              
Net: mprj/la_oenb[9]                                          |Net: \mprj_adr_o_user[19]                                     
  mgmt_protect/la_oenb_core[9] = 1                            |  mgmt_protect/mprj_adr_o_user[19] = 1                        
  user_project_wrapper/la_oenb[9] = 1                         |  user_project_wrapper/wbs_adr_i[19] = 1                      
                                                              |                                                              
Net: mprj/wbs_ack_o                                           |Net: \mprj_adr_o_user[18]                                     
  mgmt_protect/mprj_ack_i_user = 1                            |  mgmt_protect/mprj_adr_o_user[18] = 1                        
  user_project_wrapper/wbs_ack_o = 1                          |  user_project_wrapper/wbs_adr_i[18] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[0]                                        |Net: \mprj_adr_o_user[17]                                     
  mgmt_protect/mprj_adr_o_user[0] = 1                         |  mgmt_protect/mprj_adr_o_user[17] = 1                        
  user_project_wrapper/wbs_adr_i[0] = 1                       |  user_project_wrapper/wbs_adr_i[17] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[10]                                       |Net: \mprj_adr_o_user[16]                                     
  mgmt_protect/mprj_adr_o_user[10] = 1                        |  mgmt_protect/mprj_adr_o_user[16] = 1                        
  user_project_wrapper/wbs_adr_i[10] = 1                      |  user_project_wrapper/wbs_adr_i[16] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[11]                                       |Net: \mprj_adr_o_user[15]                                     
  mgmt_protect/mprj_adr_o_user[11] = 1                        |  mgmt_protect/mprj_adr_o_user[15] = 1                        
  user_project_wrapper/wbs_adr_i[11] = 1                      |  user_project_wrapper/wbs_adr_i[15] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[12]                                       |Net: \mprj_adr_o_user[14]                                     
  mgmt_protect/mprj_adr_o_user[12] = 1                        |  mgmt_protect/mprj_adr_o_user[14] = 1                        
  user_project_wrapper/wbs_adr_i[12] = 1                      |  user_project_wrapper/wbs_adr_i[14] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[13]                                       |Net: \mprj_adr_o_user[13]                                     
  mgmt_protect/mprj_adr_o_user[13] = 1                        |  mgmt_protect/mprj_adr_o_user[13] = 1                        
  user_project_wrapper/wbs_adr_i[13] = 1                      |  user_project_wrapper/wbs_adr_i[13] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[14]                                       |Net: \mprj_adr_o_user[12]                                     
  mgmt_protect/mprj_adr_o_user[14] = 1                        |  mgmt_protect/mprj_adr_o_user[12] = 1                        
  user_project_wrapper/wbs_adr_i[14] = 1                      |  user_project_wrapper/wbs_adr_i[12] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[15]                                       |Net: \mprj_adr_o_user[11]                                     
  mgmt_protect/mprj_adr_o_user[15] = 1                        |  mgmt_protect/mprj_adr_o_user[11] = 1                        
  user_project_wrapper/wbs_adr_i[15] = 1                      |  user_project_wrapper/wbs_adr_i[11] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[16]                                       |Net: \mprj_adr_o_user[10]                                     
  mgmt_protect/mprj_adr_o_user[16] = 1                        |  mgmt_protect/mprj_adr_o_user[10] = 1                        
  user_project_wrapper/wbs_adr_i[16] = 1                      |  user_project_wrapper/wbs_adr_i[10] = 1                      
                                                              |                                                              
Net: mprj/wbs_adr_i[17]                                       |Net: \mprj_adr_o_user[9]                                      
  mgmt_protect/mprj_adr_o_user[17] = 1                        |  mgmt_protect/mprj_adr_o_user[9] = 1                         
  user_project_wrapper/wbs_adr_i[17] = 1                      |  user_project_wrapper/wbs_adr_i[9] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[18]                                       |Net: \mprj_adr_o_user[8]                                      
  mgmt_protect/mprj_adr_o_user[18] = 1                        |  mgmt_protect/mprj_adr_o_user[8] = 1                         
  user_project_wrapper/wbs_adr_i[18] = 1                      |  user_project_wrapper/wbs_adr_i[8] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[19]                                       |Net: \mprj_adr_o_user[7]                                      
  mgmt_protect/mprj_adr_o_user[19] = 1                        |  mgmt_protect/mprj_adr_o_user[7] = 1                         
  user_project_wrapper/wbs_adr_i[19] = 1                      |  user_project_wrapper/wbs_adr_i[7] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[1]                                        |Net: \mprj_adr_o_user[6]                                      
  mgmt_protect/mprj_adr_o_user[1] = 1                         |  mgmt_protect/mprj_adr_o_user[6] = 1                         
  user_project_wrapper/wbs_adr_i[1] = 1                       |  user_project_wrapper/wbs_adr_i[6] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[20]                                       |Net: \mprj_adr_o_user[5]                                      
  mgmt_protect/mprj_adr_o_user[20] = 1                        |  mgmt_protect/mprj_adr_o_user[5] = 1                         
  user_project_wrapper/wbs_adr_i[20] = 1                      |  user_project_wrapper/wbs_adr_i[5] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[21]                                       |Net: \mprj_adr_o_user[4]                                      
  mgmt_protect/mprj_adr_o_user[21] = 1                        |  mgmt_protect/mprj_adr_o_user[4] = 1                         
  user_project_wrapper/wbs_adr_i[21] = 1                      |  user_project_wrapper/wbs_adr_i[4] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[22]                                       |Net: \mprj_adr_o_user[3]                                      
  mgmt_protect/mprj_adr_o_user[22] = 1                        |  mgmt_protect/mprj_adr_o_user[3] = 1                         
  user_project_wrapper/wbs_adr_i[22] = 1                      |  user_project_wrapper/wbs_adr_i[3] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[23]                                       |Net: \mprj_adr_o_user[2]                                      
  mgmt_protect/mprj_adr_o_user[23] = 1                        |  mgmt_protect/mprj_adr_o_user[2] = 1                         
  user_project_wrapper/wbs_adr_i[23] = 1                      |  user_project_wrapper/wbs_adr_i[2] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[24]                                       |Net: \mprj_adr_o_user[1]                                      
  mgmt_protect/mprj_adr_o_user[24] = 1                        |  mgmt_protect/mprj_adr_o_user[1] = 1                         
  user_project_wrapper/wbs_adr_i[24] = 1                      |  user_project_wrapper/wbs_adr_i[1] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[25]                                       |Net: \mprj_adr_o_user[0]                                      
  mgmt_protect/mprj_adr_o_user[25] = 1                        |  mgmt_protect/mprj_adr_o_user[0] = 1                         
  user_project_wrapper/wbs_adr_i[25] = 1                      |  user_project_wrapper/wbs_adr_i[0] = 1                       
                                                              |                                                              
Net: mprj/wbs_adr_i[26]                                       |Net: mprj_cyc_o_core                                          
  mgmt_protect/mprj_adr_o_user[26] = 1                        |  mgmt_protect/mprj_cyc_o_core = 1                            
  user_project_wrapper/wbs_adr_i[26] = 1                      |  mgmt_core_wrapper/mprj_cyc_o = 1                            
                                                              |                                                              
Net: mprj/wbs_adr_i[27]                                       |Net: mprj_cyc_o_user                                          
  mgmt_protect/mprj_adr_o_user[27] = 1                        |  mgmt_protect/mprj_cyc_o_user = 1                            
  user_project_wrapper/wbs_adr_i[27] = 1                      |  user_project_wrapper/wbs_cyc_i = 1                          
                                                              |                                                              
Net: mprj/wbs_adr_i[28]                                       |Net: \mprj_dat_i_core[31]                                     
  mgmt_protect/mprj_adr_o_user[28] = 1                        |  mgmt_protect/mprj_dat_i_core[31] = 1                        
  user_project_wrapper/wbs_adr_i[28] = 1                      |  mgmt_core_wrapper/mprj_dat_i[31] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[29]                                       |Net: \mprj_dat_i_core[30]                                     
  mgmt_protect/mprj_adr_o_user[29] = 1                        |  mgmt_protect/mprj_dat_i_core[30] = 1                        
  user_project_wrapper/wbs_adr_i[29] = 1                      |  mgmt_core_wrapper/mprj_dat_i[30] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[2]                                        |Net: \mprj_dat_i_core[29]                                     
  mgmt_protect/mprj_adr_o_user[2] = 1                         |  mgmt_protect/mprj_dat_i_core[29] = 1                        
  user_project_wrapper/wbs_adr_i[2] = 1                       |  mgmt_core_wrapper/mprj_dat_i[29] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[30]                                       |Net: \mprj_dat_i_core[28]                                     
  mgmt_protect/mprj_adr_o_user[30] = 1                        |  mgmt_protect/mprj_dat_i_core[28] = 1                        
  user_project_wrapper/wbs_adr_i[30] = 1                      |  mgmt_core_wrapper/mprj_dat_i[28] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[31]                                       |Net: \mprj_dat_i_core[27]                                     
  mgmt_protect/mprj_adr_o_user[31] = 1                        |  mgmt_protect/mprj_dat_i_core[27] = 1                        
  user_project_wrapper/wbs_adr_i[31] = 1                      |  mgmt_core_wrapper/mprj_dat_i[27] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[3]                                        |Net: \mprj_dat_i_core[26]                                     
  mgmt_protect/mprj_adr_o_user[3] = 1                         |  mgmt_protect/mprj_dat_i_core[26] = 1                        
  user_project_wrapper/wbs_adr_i[3] = 1                       |  mgmt_core_wrapper/mprj_dat_i[26] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[4]                                        |Net: \mprj_dat_i_core[25]                                     
  mgmt_protect/mprj_adr_o_user[4] = 1                         |  mgmt_protect/mprj_dat_i_core[25] = 1                        
  user_project_wrapper/wbs_adr_i[4] = 1                       |  mgmt_core_wrapper/mprj_dat_i[25] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[5]                                        |Net: \mprj_dat_i_core[24]                                     
  mgmt_protect/mprj_adr_o_user[5] = 1                         |  mgmt_protect/mprj_dat_i_core[24] = 1                        
  user_project_wrapper/wbs_adr_i[5] = 1                       |  mgmt_core_wrapper/mprj_dat_i[24] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[6]                                        |Net: \mprj_dat_i_core[23]                                     
  mgmt_protect/mprj_adr_o_user[6] = 1                         |  mgmt_protect/mprj_dat_i_core[23] = 1                        
  user_project_wrapper/wbs_adr_i[6] = 1                       |  mgmt_core_wrapper/mprj_dat_i[23] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[7]                                        |Net: \mprj_dat_i_core[22]                                     
  mgmt_protect/mprj_adr_o_user[7] = 1                         |  mgmt_protect/mprj_dat_i_core[22] = 1                        
  user_project_wrapper/wbs_adr_i[7] = 1                       |  mgmt_core_wrapper/mprj_dat_i[22] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[8]                                        |Net: \mprj_dat_i_core[21]                                     
  mgmt_protect/mprj_adr_o_user[8] = 1                         |  mgmt_protect/mprj_dat_i_core[21] = 1                        
  user_project_wrapper/wbs_adr_i[8] = 1                       |  mgmt_core_wrapper/mprj_dat_i[21] = 1                        
                                                              |                                                              
Net: mprj/wbs_adr_i[9]                                        |Net: \mprj_dat_i_core[20]                                     
  mgmt_protect/mprj_adr_o_user[9] = 1                         |  mgmt_protect/mprj_dat_i_core[20] = 1                        
  user_project_wrapper/wbs_adr_i[9] = 1                       |  mgmt_core_wrapper/mprj_dat_i[20] = 1                        
                                                              |                                                              
Net: mprj/wbs_cyc_i                                           |Net: \mprj_dat_i_core[19]                                     
  mgmt_protect/mprj_cyc_o_user = 1                            |  mgmt_protect/mprj_dat_i_core[19] = 1                        
  user_project_wrapper/wbs_cyc_i = 1                          |  mgmt_core_wrapper/mprj_dat_i[19] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[0]                                        |Net: \mprj_dat_i_core[18]                                     
  mgmt_protect/mprj_dat_i_user[0] = 1                         |  mgmt_protect/mprj_dat_i_core[18] = 1                        
  user_project_wrapper/wbs_dat_o[0] = 1                       |  mgmt_core_wrapper/mprj_dat_i[18] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[10]                                       |Net: \mprj_dat_i_core[17]                                     
  mgmt_protect/mprj_dat_i_user[10] = 1                        |  mgmt_protect/mprj_dat_i_core[17] = 1                        
  user_project_wrapper/wbs_dat_o[10] = 1                      |  mgmt_core_wrapper/mprj_dat_i[17] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[11]                                       |Net: \mprj_dat_i_core[16]                                     
  mgmt_protect/mprj_dat_i_user[11] = 1                        |  mgmt_protect/mprj_dat_i_core[16] = 1                        
  user_project_wrapper/wbs_dat_o[11] = 1                      |  mgmt_core_wrapper/mprj_dat_i[16] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[12]                                       |Net: \mprj_dat_i_core[15]                                     
  mgmt_protect/mprj_dat_i_user[12] = 1                        |  mgmt_protect/mprj_dat_i_core[15] = 1                        
  user_project_wrapper/wbs_dat_o[12] = 1                      |  mgmt_core_wrapper/mprj_dat_i[15] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[13]                                       |Net: \mprj_dat_i_core[14]                                     
  mgmt_protect/mprj_dat_i_user[13] = 1                        |  mgmt_protect/mprj_dat_i_core[14] = 1                        
  user_project_wrapper/wbs_dat_o[13] = 1                      |  mgmt_core_wrapper/mprj_dat_i[14] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[14]                                       |Net: \mprj_dat_i_core[13]                                     
  mgmt_protect/mprj_dat_i_user[14] = 1                        |  mgmt_protect/mprj_dat_i_core[13] = 1                        
  user_project_wrapper/wbs_dat_o[14] = 1                      |  mgmt_core_wrapper/mprj_dat_i[13] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[15]                                       |Net: \mprj_dat_i_core[12]                                     
  mgmt_protect/mprj_dat_i_user[15] = 1                        |  mgmt_protect/mprj_dat_i_core[12] = 1                        
  user_project_wrapper/wbs_dat_o[15] = 1                      |  mgmt_core_wrapper/mprj_dat_i[12] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[16]                                       |Net: \mprj_dat_i_core[11]                                     
  mgmt_protect/mprj_dat_i_user[16] = 1                        |  mgmt_protect/mprj_dat_i_core[11] = 1                        
  user_project_wrapper/wbs_dat_o[16] = 1                      |  mgmt_core_wrapper/mprj_dat_i[11] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[17]                                       |Net: \mprj_dat_i_core[10]                                     
  mgmt_protect/mprj_dat_i_user[17] = 1                        |  mgmt_protect/mprj_dat_i_core[10] = 1                        
  user_project_wrapper/wbs_dat_o[17] = 1                      |  mgmt_core_wrapper/mprj_dat_i[10] = 1                        
                                                              |                                                              
Net: mprj/wbs_dat_o[18]                                       |Net: \mprj_dat_i_core[9]                                      
  mgmt_protect/mprj_dat_i_user[18] = 1                        |  mgmt_protect/mprj_dat_i_core[9] = 1                         
  user_project_wrapper/wbs_dat_o[18] = 1                      |  mgmt_core_wrapper/mprj_dat_i[9] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[19]                                       |Net: \mprj_dat_i_core[8]                                      
  mgmt_protect/mprj_dat_i_user[19] = 1                        |  mgmt_protect/mprj_dat_i_core[8] = 1                         
  user_project_wrapper/wbs_dat_o[19] = 1                      |  mgmt_core_wrapper/mprj_dat_i[8] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[1]                                        |Net: \mprj_dat_i_core[7]                                      
  mgmt_protect/mprj_dat_i_user[1] = 1                         |  mgmt_protect/mprj_dat_i_core[7] = 1                         
  user_project_wrapper/wbs_dat_o[1] = 1                       |  mgmt_core_wrapper/mprj_dat_i[7] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[20]                                       |Net: \mprj_dat_i_core[6]                                      
  mgmt_protect/mprj_dat_i_user[20] = 1                        |  mgmt_protect/mprj_dat_i_core[6] = 1                         
  user_project_wrapper/wbs_dat_o[20] = 1                      |  mgmt_core_wrapper/mprj_dat_i[6] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[21]                                       |Net: \mprj_dat_i_core[5]                                      
  mgmt_protect/mprj_dat_i_user[21] = 1                        |  mgmt_protect/mprj_dat_i_core[5] = 1                         
  user_project_wrapper/wbs_dat_o[21] = 1                      |  mgmt_core_wrapper/mprj_dat_i[5] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[22]                                       |Net: \mprj_dat_i_core[4]                                      
  mgmt_protect/mprj_dat_i_user[22] = 1                        |  mgmt_protect/mprj_dat_i_core[4] = 1                         
  user_project_wrapper/wbs_dat_o[22] = 1                      |  mgmt_core_wrapper/mprj_dat_i[4] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[23]                                       |Net: \mprj_dat_i_core[3]                                      
  mgmt_protect/mprj_dat_i_user[23] = 1                        |  mgmt_protect/mprj_dat_i_core[3] = 1                         
  user_project_wrapper/wbs_dat_o[23] = 1                      |  mgmt_core_wrapper/mprj_dat_i[3] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[24]                                       |Net: \mprj_dat_i_core[2]                                      
  mgmt_protect/mprj_dat_i_user[24] = 1                        |  mgmt_protect/mprj_dat_i_core[2] = 1                         
  user_project_wrapper/wbs_dat_o[24] = 1                      |  mgmt_core_wrapper/mprj_dat_i[2] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[25]                                       |Net: \mprj_dat_i_core[1]                                      
  mgmt_protect/mprj_dat_i_user[25] = 1                        |  mgmt_protect/mprj_dat_i_core[1] = 1                         
  user_project_wrapper/wbs_dat_o[25] = 1                      |  mgmt_core_wrapper/mprj_dat_i[1] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[26]                                       |Net: \mprj_dat_i_core[0]                                      
  mgmt_protect/mprj_dat_i_user[26] = 1                        |  mgmt_protect/mprj_dat_i_core[0] = 1                         
  user_project_wrapper/wbs_dat_o[26] = 1                      |  mgmt_core_wrapper/mprj_dat_i[0] = 1                         
                                                              |                                                              
Net: mprj/wbs_dat_o[27]                                       |Net: \mprj_dat_i_user[31]                                     
  mgmt_protect/mprj_dat_i_user[27] = 1                        |  mgmt_protect/mprj_dat_i_user[31] = 1                        
  user_project_wrapper/wbs_dat_o[27] = 1                      |  user_project_wrapper/wbs_dat_o[31] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[28]                                       |Net: \mprj_dat_i_user[30]                                     
  mgmt_protect/mprj_dat_i_user[28] = 1                        |  mgmt_protect/mprj_dat_i_user[30] = 1                        
  user_project_wrapper/wbs_dat_o[28] = 1                      |  user_project_wrapper/wbs_dat_o[30] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[29]                                       |Net: \mprj_dat_i_user[29]                                     
  mgmt_protect/mprj_dat_i_user[29] = 1                        |  mgmt_protect/mprj_dat_i_user[29] = 1                        
  user_project_wrapper/wbs_dat_o[29] = 1                      |  user_project_wrapper/wbs_dat_o[29] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[2]                                        |Net: \mprj_dat_i_user[28]                                     
  mgmt_protect/mprj_dat_i_user[2] = 1                         |  mgmt_protect/mprj_dat_i_user[28] = 1                        
  user_project_wrapper/wbs_dat_o[2] = 1                       |  user_project_wrapper/wbs_dat_o[28] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[30]                                       |Net: \mprj_dat_i_user[27]                                     
  mgmt_protect/mprj_dat_i_user[30] = 1                        |  mgmt_protect/mprj_dat_i_user[27] = 1                        
  user_project_wrapper/wbs_dat_o[30] = 1                      |  user_project_wrapper/wbs_dat_o[27] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[31]                                       |Net: \mprj_dat_i_user[26]                                     
  mgmt_protect/mprj_dat_i_user[31] = 1                        |  mgmt_protect/mprj_dat_i_user[26] = 1                        
  user_project_wrapper/wbs_dat_o[31] = 1                      |  user_project_wrapper/wbs_dat_o[26] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[3]                                        |Net: \mprj_dat_i_user[25]                                     
  mgmt_protect/mprj_dat_i_user[3] = 1                         |  mgmt_protect/mprj_dat_i_user[25] = 1                        
  user_project_wrapper/wbs_dat_o[3] = 1                       |  user_project_wrapper/wbs_dat_o[25] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[4]                                        |Net: \mprj_dat_i_user[24]                                     
  mgmt_protect/mprj_dat_i_user[4] = 1                         |  mgmt_protect/mprj_dat_i_user[24] = 1                        
  user_project_wrapper/wbs_dat_o[4] = 1                       |  user_project_wrapper/wbs_dat_o[24] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[5]                                        |Net: \mprj_dat_i_user[23]                                     
  mgmt_protect/mprj_dat_i_user[5] = 1                         |  mgmt_protect/mprj_dat_i_user[23] = 1                        
  user_project_wrapper/wbs_dat_o[5] = 1                       |  user_project_wrapper/wbs_dat_o[23] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[6]                                        |Net: \mprj_dat_i_user[22]                                     
  mgmt_protect/mprj_dat_i_user[6] = 1                         |  mgmt_protect/mprj_dat_i_user[22] = 1                        
  user_project_wrapper/wbs_dat_o[6] = 1                       |  user_project_wrapper/wbs_dat_o[22] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[7]                                        |Net: \mprj_dat_i_user[21]                                     
  mgmt_protect/mprj_dat_i_user[7] = 1                         |  mgmt_protect/mprj_dat_i_user[21] = 1                        
  user_project_wrapper/wbs_dat_o[7] = 1                       |  user_project_wrapper/wbs_dat_o[21] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[8]                                        |Net: \mprj_dat_i_user[20]                                     
  mgmt_protect/mprj_dat_i_user[8] = 1                         |  mgmt_protect/mprj_dat_i_user[20] = 1                        
  user_project_wrapper/wbs_dat_o[8] = 1                       |  user_project_wrapper/wbs_dat_o[20] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_o[9]                                        |Net: \mprj_dat_i_user[19]                                     
  mgmt_protect/mprj_dat_i_user[9] = 1                         |  mgmt_protect/mprj_dat_i_user[19] = 1                        
  user_project_wrapper/wbs_dat_o[9] = 1                       |  user_project_wrapper/wbs_dat_o[19] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[0]                                        |Net: \mprj_dat_i_user[18]                                     
  mgmt_protect/mprj_dat_o_user[0] = 1                         |  mgmt_protect/mprj_dat_i_user[18] = 1                        
  user_project_wrapper/wbs_dat_i[0] = 1                       |  user_project_wrapper/wbs_dat_o[18] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[10]                                       |Net: \mprj_dat_i_user[17]                                     
  mgmt_protect/mprj_dat_o_user[10] = 1                        |  mgmt_protect/mprj_dat_i_user[17] = 1                        
  user_project_wrapper/wbs_dat_i[10] = 1                      |  user_project_wrapper/wbs_dat_o[17] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[11]                                       |Net: \mprj_dat_i_user[16]                                     
  mgmt_protect/mprj_dat_o_user[11] = 1                        |  mgmt_protect/mprj_dat_i_user[16] = 1                        
  user_project_wrapper/wbs_dat_i[11] = 1                      |  user_project_wrapper/wbs_dat_o[16] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[12]                                       |Net: \mprj_dat_i_user[15]                                     
  mgmt_protect/mprj_dat_o_user[12] = 1                        |  mgmt_protect/mprj_dat_i_user[15] = 1                        
  user_project_wrapper/wbs_dat_i[12] = 1                      |  user_project_wrapper/wbs_dat_o[15] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[13]                                       |Net: \mprj_dat_i_user[14]                                     
  mgmt_protect/mprj_dat_o_user[13] = 1                        |  mgmt_protect/mprj_dat_i_user[14] = 1                        
  user_project_wrapper/wbs_dat_i[13] = 1                      |  user_project_wrapper/wbs_dat_o[14] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[14]                                       |Net: \mprj_dat_i_user[13]                                     
  mgmt_protect/mprj_dat_o_user[14] = 1                        |  mgmt_protect/mprj_dat_i_user[13] = 1                        
  user_project_wrapper/wbs_dat_i[14] = 1                      |  user_project_wrapper/wbs_dat_o[13] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[15]                                       |Net: \mprj_dat_i_user[12]                                     
  mgmt_protect/mprj_dat_o_user[15] = 1                        |  mgmt_protect/mprj_dat_i_user[12] = 1                        
  user_project_wrapper/wbs_dat_i[15] = 1                      |  user_project_wrapper/wbs_dat_o[12] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[16]                                       |Net: \mprj_dat_i_user[11]                                     
  mgmt_protect/mprj_dat_o_user[16] = 1                        |  mgmt_protect/mprj_dat_i_user[11] = 1                        
  user_project_wrapper/wbs_dat_i[16] = 1                      |  user_project_wrapper/wbs_dat_o[11] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[17]                                       |Net: \mprj_dat_i_user[10]                                     
  mgmt_protect/mprj_dat_o_user[17] = 1                        |  mgmt_protect/mprj_dat_i_user[10] = 1                        
  user_project_wrapper/wbs_dat_i[17] = 1                      |  user_project_wrapper/wbs_dat_o[10] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[18]                                       |Net: \mprj_dat_i_user[9]                                      
  mgmt_protect/mprj_dat_o_user[18] = 1                        |  mgmt_protect/mprj_dat_i_user[9] = 1                         
  user_project_wrapper/wbs_dat_i[18] = 1                      |  user_project_wrapper/wbs_dat_o[9] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[19]                                       |Net: \mprj_dat_i_user[8]                                      
  mgmt_protect/mprj_dat_o_user[19] = 1                        |  mgmt_protect/mprj_dat_i_user[8] = 1                         
  user_project_wrapper/wbs_dat_i[19] = 1                      |  user_project_wrapper/wbs_dat_o[8] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[1]                                        |Net: \mprj_dat_i_user[7]                                      
  mgmt_protect/mprj_dat_o_user[1] = 1                         |  mgmt_protect/mprj_dat_i_user[7] = 1                         
  user_project_wrapper/wbs_dat_i[1] = 1                       |  user_project_wrapper/wbs_dat_o[7] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[20]                                       |Net: \mprj_dat_i_user[6]                                      
  mgmt_protect/mprj_dat_o_user[20] = 1                        |  mgmt_protect/mprj_dat_i_user[6] = 1                         
  user_project_wrapper/wbs_dat_i[20] = 1                      |  user_project_wrapper/wbs_dat_o[6] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[21]                                       |Net: \mprj_dat_i_user[5]                                      
  mgmt_protect/mprj_dat_o_user[21] = 1                        |  mgmt_protect/mprj_dat_i_user[5] = 1                         
  user_project_wrapper/wbs_dat_i[21] = 1                      |  user_project_wrapper/wbs_dat_o[5] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[22]                                       |Net: \mprj_dat_i_user[4]                                      
  mgmt_protect/mprj_dat_o_user[22] = 1                        |  mgmt_protect/mprj_dat_i_user[4] = 1                         
  user_project_wrapper/wbs_dat_i[22] = 1                      |  user_project_wrapper/wbs_dat_o[4] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[23]                                       |Net: \mprj_dat_i_user[3]                                      
  mgmt_protect/mprj_dat_o_user[23] = 1                        |  mgmt_protect/mprj_dat_i_user[3] = 1                         
  user_project_wrapper/wbs_dat_i[23] = 1                      |  user_project_wrapper/wbs_dat_o[3] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[24]                                       |Net: \mprj_dat_i_user[2]                                      
  mgmt_protect/mprj_dat_o_user[24] = 1                        |  mgmt_protect/mprj_dat_i_user[2] = 1                         
  user_project_wrapper/wbs_dat_i[24] = 1                      |  user_project_wrapper/wbs_dat_o[2] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[25]                                       |Net: \mprj_dat_i_user[1]                                      
  mgmt_protect/mprj_dat_o_user[25] = 1                        |  mgmt_protect/mprj_dat_i_user[1] = 1                         
  user_project_wrapper/wbs_dat_i[25] = 1                      |  user_project_wrapper/wbs_dat_o[1] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[26]                                       |Net: \mprj_dat_i_user[0]                                      
  mgmt_protect/mprj_dat_o_user[26] = 1                        |  mgmt_protect/mprj_dat_i_user[0] = 1                         
  user_project_wrapper/wbs_dat_i[26] = 1                      |  user_project_wrapper/wbs_dat_o[0] = 1                       
                                                              |                                                              
Net: mprj/wbs_dat_i[27]                                       |Net: \mprj_dat_o_user[31]                                     
  mgmt_protect/mprj_dat_o_user[27] = 1                        |  mgmt_protect/mprj_dat_o_user[31] = 1                        
  user_project_wrapper/wbs_dat_i[27] = 1                      |  user_project_wrapper/wbs_dat_i[31] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[28]                                       |Net: \mprj_dat_o_user[30]                                     
  mgmt_protect/mprj_dat_o_user[28] = 1                        |  mgmt_protect/mprj_dat_o_user[30] = 1                        
  user_project_wrapper/wbs_dat_i[28] = 1                      |  user_project_wrapper/wbs_dat_i[30] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[29]                                       |Net: \mprj_dat_o_user[29]                                     
  mgmt_protect/mprj_dat_o_user[29] = 1                        |  mgmt_protect/mprj_dat_o_user[29] = 1                        
  user_project_wrapper/wbs_dat_i[29] = 1                      |  user_project_wrapper/wbs_dat_i[29] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[2]                                        |Net: \mprj_dat_o_user[28]                                     
  mgmt_protect/mprj_dat_o_user[2] = 1                         |  mgmt_protect/mprj_dat_o_user[28] = 1                        
  user_project_wrapper/wbs_dat_i[2] = 1                       |  user_project_wrapper/wbs_dat_i[28] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[30]                                       |Net: \mprj_dat_o_user[27]                                     
  mgmt_protect/mprj_dat_o_user[30] = 1                        |  mgmt_protect/mprj_dat_o_user[27] = 1                        
  user_project_wrapper/wbs_dat_i[30] = 1                      |  user_project_wrapper/wbs_dat_i[27] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[31]                                       |Net: \mprj_dat_o_user[26]                                     
  mgmt_protect/mprj_dat_o_user[31] = 1                        |  mgmt_protect/mprj_dat_o_user[26] = 1                        
  user_project_wrapper/wbs_dat_i[31] = 1                      |  user_project_wrapper/wbs_dat_i[26] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[3]                                        |Net: \mprj_dat_o_user[25]                                     
  mgmt_protect/mprj_dat_o_user[3] = 1                         |  mgmt_protect/mprj_dat_o_user[25] = 1                        
  user_project_wrapper/wbs_dat_i[3] = 1                       |  user_project_wrapper/wbs_dat_i[25] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[4]                                        |Net: \mprj_dat_o_user[24]                                     
  mgmt_protect/mprj_dat_o_user[4] = 1                         |  mgmt_protect/mprj_dat_o_user[24] = 1                        
  user_project_wrapper/wbs_dat_i[4] = 1                       |  user_project_wrapper/wbs_dat_i[24] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[5]                                        |Net: \mprj_dat_o_user[23]                                     
  mgmt_protect/mprj_dat_o_user[5] = 1                         |  mgmt_protect/mprj_dat_o_user[23] = 1                        
  user_project_wrapper/wbs_dat_i[5] = 1                       |  user_project_wrapper/wbs_dat_i[23] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[6]                                        |Net: \mprj_dat_o_user[22]                                     
  mgmt_protect/mprj_dat_o_user[6] = 1                         |  mgmt_protect/mprj_dat_o_user[22] = 1                        
  user_project_wrapper/wbs_dat_i[6] = 1                       |  user_project_wrapper/wbs_dat_i[22] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[7]                                        |Net: \mprj_dat_o_user[21]                                     
  mgmt_protect/mprj_dat_o_user[7] = 1                         |  mgmt_protect/mprj_dat_o_user[21] = 1                        
  user_project_wrapper/wbs_dat_i[7] = 1                       |  user_project_wrapper/wbs_dat_i[21] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[8]                                        |Net: \mprj_dat_o_user[20]                                     
  mgmt_protect/mprj_dat_o_user[8] = 1                         |  mgmt_protect/mprj_dat_o_user[20] = 1                        
  user_project_wrapper/wbs_dat_i[8] = 1                       |  user_project_wrapper/wbs_dat_i[20] = 1                      
                                                              |                                                              
Net: mprj/wbs_dat_i[9]                                        |Net: \mprj_dat_o_user[19]                                     
  mgmt_protect/mprj_dat_o_user[9] = 1                         |  mgmt_protect/mprj_dat_o_user[19] = 1                        
  user_project_wrapper/wbs_dat_i[9] = 1                       |  user_project_wrapper/wbs_dat_i[19] = 1                      
                                                              |                                                              
Net: mprj/wbs_sel_i[0]                                        |Net: \mprj_dat_o_user[18]                                     
  mgmt_protect/mprj_sel_o_user[0] = 1                         |  mgmt_protect/mprj_dat_o_user[18] = 1                        
  user_project_wrapper/wbs_sel_i[0] = 1                       |  user_project_wrapper/wbs_dat_i[18] = 1                      
                                                              |                                                              
Net: mprj/wbs_sel_i[1]                                        |Net: \mprj_dat_o_user[17]                                     
  mgmt_protect/mprj_sel_o_user[1] = 1                         |  mgmt_protect/mprj_dat_o_user[17] = 1                        
  user_project_wrapper/wbs_sel_i[1] = 1                       |  user_project_wrapper/wbs_dat_i[17] = 1                      
                                                              |                                                              
Net: mprj/wbs_sel_i[2]                                        |Net: \mprj_dat_o_user[16]                                     
  mgmt_protect/mprj_sel_o_user[2] = 1                         |  mgmt_protect/mprj_dat_o_user[16] = 1                        
  user_project_wrapper/wbs_sel_i[2] = 1                       |  user_project_wrapper/wbs_dat_i[16] = 1                      
                                                              |                                                              
Net: mprj/wbs_sel_i[3]                                        |Net: \mprj_dat_o_user[15]                                     
  mgmt_protect/mprj_sel_o_user[3] = 1                         |  mgmt_protect/mprj_dat_o_user[15] = 1                        
  user_project_wrapper/wbs_sel_i[3] = 1                       |  user_project_wrapper/wbs_dat_i[15] = 1                      
                                                              |                                                              
Net: mprj/wbs_stb_i                                           |Net: \mprj_dat_o_user[14]                                     
  mgmt_protect/mprj_stb_o_user = 1                            |  mgmt_protect/mprj_dat_o_user[14] = 1                        
  user_project_wrapper/wbs_stb_i = 1                          |  user_project_wrapper/wbs_dat_i[14] = 1                      
                                                              |                                                              
Net: mprj/wbs_we_i                                            |Net: \mprj_dat_o_user[13]                                     
  mgmt_protect/mprj_we_o_user = 1                             |  mgmt_protect/mprj_dat_o_user[13] = 1                        
  user_project_wrapper/wbs_we_i = 1                           |  user_project_wrapper/wbs_dat_i[13] = 1                      
                                                              |                                                              
Net: housekeeping/usr1_vcc_pwrgood                            |Net: \mprj_dat_o_user[12]                                     
  mgmt_protect/user1_vcc_powergood = 1                        |  mgmt_protect/mprj_dat_o_user[12] = 1                        
  housekeeping/usr1_vcc_pwrgood = 1                           |  user_project_wrapper/wbs_dat_i[12] = 1                      
                                                              |                                                              
Net: housekeeping/usr1_vdd_pwrgood                            |Net: \mprj_dat_o_user[11]                                     
  mgmt_protect/user1_vdd_powergood = 1                        |  mgmt_protect/mprj_dat_o_user[11] = 1                        
  housekeeping/usr1_vdd_pwrgood = 1                           |  user_project_wrapper/wbs_dat_i[11] = 1                      
                                                              |                                                              
Net: housekeeping/usr2_vcc_pwrgood                            |Net: \mprj_dat_o_user[10]                                     
  mgmt_protect/user2_vcc_powergood = 1                        |  mgmt_protect/mprj_dat_o_user[10] = 1                        
  housekeeping/usr2_vcc_pwrgood = 1                           |  user_project_wrapper/wbs_dat_i[10] = 1                      
                                                              |                                                              
Net: housekeeping/usr2_vdd_pwrgood                            |Net: \mprj_dat_o_user[9]                                      
  mgmt_protect/user2_vdd_powergood = 1                        |  mgmt_protect/mprj_dat_o_user[9] = 1                         
  housekeeping/usr2_vdd_pwrgood = 1                           |  user_project_wrapper/wbs_dat_i[9] = 1                       
                                                              |                                                              
Net: mprj/wb_clk_i                                            |Net: \mprj_dat_o_user[8]                                      
  mgmt_protect/user_clock = 1                                 |  mgmt_protect/mprj_dat_o_user[8] = 1                         
  user_project_wrapper/wb_clk_i = 1                           |  user_project_wrapper/wbs_dat_i[8] = 1                       
                                                              |                                                              
Net: mprj/user_clock2                                         |Net: \mprj_dat_o_user[7]                                      
  mgmt_protect/user_clock2 = 1                                |  mgmt_protect/mprj_dat_o_user[7] = 1                         
  user_project_wrapper/user_clock2 = 1                        |  user_project_wrapper/wbs_dat_i[7] = 1                       
                                                              |                                                              
Net: mprj/user_irq[0]                                         |Net: \mprj_dat_o_user[6]                                      
  mgmt_protect/user_irq_core[0] = 1                           |  mgmt_protect/mprj_dat_o_user[6] = 1                         
  user_project_wrapper/user_irq[0] = 1                        |  user_project_wrapper/wbs_dat_i[6] = 1                       
                                                              |                                                              
Net: mprj/user_irq[1]                                         |Net: \mprj_dat_o_user[5]                                      
  mgmt_protect/user_irq_core[1] = 1                           |  mgmt_protect/mprj_dat_o_user[5] = 1                         
  user_project_wrapper/user_irq[1] = 1                        |  user_project_wrapper/wbs_dat_i[5] = 1                       
                                                              |                                                              
Net: mprj/user_irq[2]                                         |Net: \mprj_dat_o_user[4]                                      
  mgmt_protect/user_irq_core[2] = 1                           |  mgmt_protect/mprj_dat_o_user[4] = 1                         
  user_project_wrapper/user_irq[2] = 1                        |  user_project_wrapper/wbs_dat_i[4] = 1                       
                                                              |                                                              
Net: mprj/wb_rst_i                                            |Net: \mprj_dat_o_user[3]                                      
  mgmt_protect/user_reset = 1                                 |  mgmt_protect/mprj_dat_o_user[3] = 1                         
  user_project_wrapper/wb_rst_i = 1                           |  user_project_wrapper/wbs_dat_i[3] = 1                       
                                                              |                                                              
Net: mgmt_buffers/mprj_logic_high_inst/vssd1                  |Net: \mprj_dat_o_user[2]                                      
  mgmt_protect/w_71130_9070# = 1                              |  mgmt_protect/mprj_dat_o_user[2] = 1                         
  mgmt_protect/mprj_logic_high_inst/vssd1 = 1                 |  user_project_wrapper/wbs_dat_i[2] = 1                       
                                                              |                                                              
Net: mgmt_buffers/powergood_check/vssa1                       |Net: \mprj_dat_o_user[1]                                      
  mgmt_protect/w_201986_9164# = 1                             |  mgmt_protect/mprj_dat_o_user[1] = 1                         
  mgmt_protect/powergood_check/vssa1 = 1                      |  user_project_wrapper/wbs_dat_i[1] = 1                       
                                                              |                                                              
Net: mgmt_buffers/powergood_check/vssa2                       |Net: \mprj_dat_o_user[0]                                      
  mgmt_protect/w_194404_9184# = 1                             |  mgmt_protect/mprj_dat_o_user[0] = 1                         
  mgmt_protect/powergood_check/vssa2 = 1                      |  user_project_wrapper/wbs_dat_i[0] = 1                       
                                                              |                                                              
Net: mprj/io_in[34]                                           |Net: mprj_iena_wb                                             
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/mprj_iena_wb = 1                               
  user_project_wrapper/io_in[34] = 1                          |  mgmt_core_wrapper/mprj_wb_iena = 1                          
                                                              |                                                              
Net: mprj/io_oeb[34]                                          |Net: \mprj_sel_o_user[3]                                      
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/mprj_sel_o_user[3] = 1                         
  user_project_wrapper/io_oeb[34] = 1                         |  user_project_wrapper/wbs_sel_i[3] = 1                       
                                                              |                                                              
Net: mprj/io_out[34]                                          |Net: \mprj_sel_o_user[2]                                      
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/mprj_sel_o_user[2] = 1                         
  user_project_wrapper/io_out[34] = 1                         |  user_project_wrapper/wbs_sel_i[2] = 1                       
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[36]                            |Net: \mprj_sel_o_user[1]                                      
  gpio_control_block/mgmt_gpio_in = 1                         |  mgmt_protect/mprj_sel_o_user[1] = 1                         
  housekeeping/mgmt_gpio_in[36] = 1                           |  user_project_wrapper/wbs_sel_i[1] = 1                       
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[36]                           |Net: \mprj_sel_o_user[0]                                      
  gpio_control_block/mgmt_gpio_oeb = 1                        |  mgmt_protect/mprj_sel_o_user[0] = 1                         
  housekeeping/mgmt_gpio_oeb[36] = 1                          |  user_project_wrapper/wbs_sel_i[0] = 1                       
                                                              |                                                              
Net: housekeeping/mgmt_gpio_out[36]                           |Net: mprj_stb_o_core                                          
  gpio_control_block/mgmt_gpio_out = 1                        |  mgmt_protect/mprj_stb_o_core = 1                            
  housekeeping/mgmt_gpio_out[36] = 1                          |  mgmt_core_wrapper/mprj_stb_o = 1                            
                                                              |                                                              
Net: mprj/io_in[36]                                           |Net: mprj_stb_o_user                                          
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/mprj_stb_o_user = 1                            
  user_project_wrapper/io_in[36] = 1                          |  user_project_wrapper/wbs_stb_i = 1                          
                                                              |                                                              
Net: mprj/io_oeb[36]                                          |Net: mprj_we_o_user                                           
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/mprj_we_o_user = 1                             
  user_project_wrapper/io_oeb[36] = 1                         |  user_project_wrapper/wbs_we_i = 1                           
                                                              |                                                              
Net: mprj/io_out[36]                                          |Net: mprj_clock                                               
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/user_clock = 1                                 
  user_project_wrapper/io_out[36] = 1                         |  user_project_wrapper/wb_clk_i = 1                           
                                                              |                                                              
Net: mprj/io_in[13]                                           |Net: mprj_clock2                                              
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/user_clock2 = 1                                
  user_project_wrapper/io_in[13] = 1                          |  user_project_wrapper/user_clock2 = 1                        
                                                              |                                                              
Net: mprj/io_oeb[13]                                          |Net: \user_irq[2]                                             
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/user_irq[2] = 1                                
  user_project_wrapper/io_oeb[13] = 1                         |  mgmt_core_wrapper/irq[2] = 1                                
                                                              |                                                              
Net: mprj/io_out[13]                                          |Net: \user_irq[1]                                             
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/user_irq[1] = 1                                
  user_project_wrapper/io_out[13] = 1                         |  mgmt_core_wrapper/irq[1] = 1                                
                                                              |                                                              
Net: mprj/io_in[32]                                           |Net: \user_irq[0]                                             
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/user_irq[0] = 1                                
  user_project_wrapper/io_in[32] = 1                          |  mgmt_core_wrapper/irq[0] = 1                                
                                                              |                                                              
Net: mprj/io_oeb[32]                                          |Net: \user_irq_core[2]                                        
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/user_irq_core[2] = 1                           
  user_project_wrapper/io_oeb[32] = 1                         |  user_project_wrapper/user_irq[2] = 1                        
                                                              |                                                              
Net: mprj/io_out[32]                                          |Net: \user_irq_core[1]                                        
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/user_irq_core[1] = 1                           
  user_project_wrapper/io_out[32] = 1                         |  user_project_wrapper/user_irq[1] = 1                        
                                                              |                                                              
Net: mprj/io_in[4]                                            |Net: \user_irq_core[0]                                        
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/user_irq_core[0] = 1                           
  user_project_wrapper/io_in[4] = 1                           |  user_project_wrapper/user_irq[0] = 1                        
                                                              |                                                              
Net: mprj/io_oeb[4]                                           |Net: \user_irq_ena[2]                                         
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/user_irq_ena[2] = 1                            
  user_project_wrapper/io_oeb[4] = 1                          |  mgmt_core_wrapper/user_irq_ena[2] = 1                       
                                                              |                                                              
Net: mprj/io_out[4]                                           |Net: \user_irq_ena[1]                                         
  gpio_control_block/user_gpio_out = 1                        |  mgmt_protect/user_irq_ena[1] = 1                            
  user_project_wrapper/io_out[4] = 1                          |  mgmt_core_wrapper/user_irq_ena[1] = 1                       
                                                              |                                                              
Net: mprj/io_in[27]                                           |Net: \user_irq_ena[0]                                         
  gpio_control_block/user_gpio_in = 1                         |  mgmt_protect/user_irq_ena[0] = 1                            
  user_project_wrapper/io_in[27] = 1                          |  mgmt_core_wrapper/user_irq_ena[0] = 1                       
                                                              |                                                              
Net: mprj/io_oeb[27]                                          |Net: mprj_reset                                               
  gpio_control_block/user_gpio_oeb = 1                        |  mgmt_protect/user_reset = 1                                 
  user_project_wrapper/io_oeb[27] = 1                         |  user_project_wrapper/wb_rst_i = 1                           
                                                              |                                                              
Net: mprj/io_out[27]                                          |Net: \user_analog_io[28]                                      
  gpio_control_block/user_gpio_out = 1                        |  user_project_wrapper/analog_io[28] = 1                      
  user_project_wrapper/io_out[27] = 1                         |  chip_io/mprj_analog_io[28] = 1                              
                                                              |                                                              
Net: mprj/io_in[11]                                           |Net: \user_analog_io[27]                                      
  gpio_control_block/user_gpio_in = 1                         |  user_project_wrapper/analog_io[27] = 1                      
  user_project_wrapper/io_in[11] = 1                          |  chip_io/mprj_analog_io[27] = 1                              
                                                              |                                                              
Net: mprj/io_oeb[11]                                          |Net: \user_analog_io[26]                                      
  gpio_control_block/user_gpio_oeb = 1                        |  user_project_wrapper/analog_io[26] = 1                      
  user_project_wrapper/io_oeb[11] = 1                         |  chip_io/mprj_analog_io[26] = 1                              
                                                              |                                                              
Net: mprj/io_out[11]                                          |Net: \user_analog_io[25]                                      
  gpio_control_block/user_gpio_out = 1                        |  user_project_wrapper/analog_io[25] = 1                      
  user_project_wrapper/io_out[11] = 1                         |  chip_io/mprj_analog_io[25] = 1                              
                                                              |                                                              
Net: mprj/io_in[30]                                           |Net: \user_analog_io[24]                                      
  gpio_control_block/user_gpio_in = 1                         |  user_project_wrapper/analog_io[24] = 1                      
  user_project_wrapper/io_in[30] = 1                          |  chip_io/mprj_analog_io[24] = 1                              
                                                              |                                                              
Net: mprj/io_oeb[30]                                          |Net: \user_analog_io[23]                                      
  gpio_control_block/user_gpio_oeb = 1                        |  user_project_wrapper/analog_io[23] = 1                      
  user_project_wrapper/io_oeb[30] = 1                         |  chip_io/mprj_analog_io[23] = 1                              
                                                              |                                                              
Net: mprj/io_out[30]                                          |Net: \user_analog_io[22]                                      
  gpio_control_block/user_gpio_out = 1                        |  user_project_wrapper/analog_io[22] = 1                      
  user_project_wrapper/io_out[30] = 1                         |  chip_io/mprj_analog_io[22] = 1                              
                                                              |                                                              
Net: mprj/io_in[2]                                            |Net: \user_analog_io[21]                                      
  gpio_control_block/user_gpio_in = 1                         |  user_project_wrapper/analog_io[21] = 1                      
  user_project_wrapper/io_in[2] = 1                           |  chip_io/mprj_analog_io[21] = 1                              
                                                              |                                                              
Net: mprj/io_oeb[2]                                           |Net: \user_analog_io[20]                                      
  gpio_control_block/user_gpio_oeb = 1                        |  user_project_wrapper/analog_io[20] = 1                      
  user_project_wrapper/io_oeb[2] = 1                          |  chip_io/mprj_analog_io[20] = 1                              
                                                              |                                                              
Net: mprj/io_out[2]                                           |Net: \user_analog_io[19]                                      
  gpio_control_block/user_gpio_out = 1                        |  user_project_wrapper/analog_io[19] = 1                      
  user_project_wrapper/io_out[2] = 1                          |  chip_io/mprj_analog_io[19] = 1                              
                                                              |                                                              
Net: mprj/io_in[25]                                           |Net: \user_analog_io[18]                                      
  gpio_control_block/user_gpio_in = 1                         |  user_project_wrapper/analog_io[18] = 1                      
  user_project_wrapper/io_in[25] = 1                          |  chip_io/mprj_analog_io[18] = 1                              
                                                              |                                                              
Net: mprj/io_oeb[25]                                          |Net: \user_analog_io[17]                                      
  gpio_control_block/user_gpio_oeb = 1                        |  user_project_wrapper/analog_io[17] = 1                      
  user_project_wrapper/io_oeb[25] = 1                         |  chip_io/mprj_analog_io[17] = 1                              
                                                              |                                                              
Net: mprj/io_out[25]                                          |Net: \user_analog_io[16]                                      
  gpio_control_block/user_gpio_out = 1                        |  user_project_wrapper/analog_io[16] = 1                      
  user_project_wrapper/io_out[25] = 1                         |  chip_io/mprj_analog_io[16] = 1                              
                                                              |                                                              
Net: mprj/io_in[9]                                            |Net: \user_analog_io[15]                                      
  gpio_control_block/user_gpio_in = 1                         |  user_project_wrapper/analog_io[15] = 1                      
  user_project_wrapper/io_in[9] = 1                           |  chip_io/mprj_analog_io[15] = 1                              
                                                              |                                                              
Net: mprj/io_oeb[9]                                           |Net: \user_analog_io[14]                                      
  gpio_control_block/user_gpio_oeb = 1                        |  user_project_wrapper/analog_io[14] = 1                      
  user_project_wrapper/io_oeb[9] = 1                          |  chip_io/mprj_analog_io[14] = 1                              
                                                              |                                                              
Net: mprj/io_out[9]                                           |Net: \user_analog_io[13]                                      
  gpio_control_block/user_gpio_out = 1                        |  user_project_wrapper/analog_io[13] = 1                      
  user_project_wrapper/io_out[9] = 1                          |  chip_io/mprj_analog_io[13] = 1                              
                                                              |                                                              
Net: mprj/io_in[16]                                           |Net: \user_analog_io[12]                                      
  user_project_wrapper/io_in[16] = 1                          |  user_project_wrapper/analog_io[12] = 1                      
  gpio_control_block/user_gpio_in = 1                         |  chip_io/mprj_analog_io[12] = 1                              
                                                              |                                                              
Net: mprj/io_in[1]                                            |Net: \user_analog_io[11]                                      
  user_project_wrapper/io_in[1] = 1                           |  user_project_wrapper/analog_io[11] = 1                      
  gpio_control_block/user_gpio_in = 1                         |  chip_io/mprj_analog_io[11] = 1                              
                                                              |                                                              
Net: mprj/io_in[21]                                           |Net: \user_analog_io[10]                                      
  user_project_wrapper/io_in[21] = 1                          |  user_project_wrapper/analog_io[10] = 1                      
  gpio_control_block/user_gpio_in = 1                         |  chip_io/mprj_analog_io[10] = 1                              
                                                              |                                                              
Net: mprj/io_in[23]                                           |Net: \user_analog_io[9]                                       
  user_project_wrapper/io_in[23] = 1                          |  user_project_wrapper/analog_io[9] = 1                       
  gpio_control_block/user_gpio_in = 1                         |  chip_io/mprj_analog_io[9] = 1                               
                                                              |                                                              
Net: mprj/io_in[37]                                           |Net: \user_analog_io[8]                                       
  user_project_wrapper/io_in[37] = 1                          |  user_project_wrapper/analog_io[8] = 1                       
  gpio_control_block/user_gpio_in = 1                         |  chip_io/mprj_analog_io[8] = 1                               
                                                              |                                                              
Net: mprj/io_in[7]                                            |Net: \user_analog_io[7]                                       
  user_project_wrapper/io_in[7] = 1                           |  user_project_wrapper/analog_io[7] = 1                       
  gpio_control_block/user_gpio_in = 1                         |  chip_io/mprj_analog_io[7] = 1                               
                                                              |                                                              
Net: mprj/io_oeb[16]                                          |Net: \user_analog_io[6]                                       
  user_project_wrapper/io_oeb[16] = 1                         |  user_project_wrapper/analog_io[6] = 1                       
  gpio_control_block/user_gpio_oeb = 1                        |  chip_io/mprj_analog_io[6] = 1                               
                                                              |                                                              
Net: mprj/io_oeb[1]                                           |Net: \user_analog_io[5]                                       
  user_project_wrapper/io_oeb[1] = 1                          |  user_project_wrapper/analog_io[5] = 1                       
  gpio_control_block/user_gpio_oeb = 1                        |  chip_io/mprj_analog_io[5] = 1                               
                                                              |                                                              
Net: mprj/io_oeb[21]                                          |Net: \user_analog_io[4]                                       
  user_project_wrapper/io_oeb[21] = 1                         |  user_project_wrapper/analog_io[4] = 1                       
  gpio_control_block/user_gpio_oeb = 1                        |  chip_io/mprj_analog_io[4] = 1                               
                                                              |                                                              
Net: mprj/io_oeb[23]                                          |Net: \user_analog_io[3]                                       
  user_project_wrapper/io_oeb[23] = 1                         |  user_project_wrapper/analog_io[3] = 1                       
  gpio_control_block/user_gpio_oeb = 1                        |  chip_io/mprj_analog_io[3] = 1                               
                                                              |                                                              
Net: mprj/io_oeb[37]                                          |Net: \user_analog_io[2]                                       
  user_project_wrapper/io_oeb[37] = 1                         |  user_project_wrapper/analog_io[2] = 1                       
  gpio_control_block/user_gpio_oeb = 1                        |  chip_io/mprj_analog_io[2] = 1                               
                                                              |                                                              
Net: mprj/io_oeb[7]                                           |Net: \user_analog_io[1]                                       
  user_project_wrapper/io_oeb[7] = 1                          |  user_project_wrapper/analog_io[1] = 1                       
  gpio_control_block/user_gpio_oeb = 1                        |  chip_io/mprj_analog_io[1] = 1                               
                                                              |                                                              
Net: mprj/io_out[16]                                          |Net: \user_analog_io[0]                                       
  user_project_wrapper/io_out[16] = 1                         |  user_project_wrapper/analog_io[0] = 1                       
  gpio_control_block/user_gpio_out = 1                        |  chip_io/mprj_analog_io[0] = 1                               
                                                              |                                                              
Net: mprj/io_out[1]                                           |Net: gpio_in_core                                             
  user_project_wrapper/io_out[1] = 1                          |  chip_io/gpio_in_core = 1                                    
  gpio_control_block/user_gpio_out = 1                        |  mgmt_core_wrapper/gpio_in_pad = 1                           
                                                              |                                                              
Net: mprj/io_out[21]                                          |Net: gpio_inenb_core                                          
  user_project_wrapper/io_out[21] = 1                         |  chip_io/gpio_inenb_core = 1                                 
  gpio_control_block/user_gpio_out = 1                        |  mgmt_core_wrapper/gpio_inenb_pad = 1                        
                                                              |                                                              
Net: mprj/io_out[23]                                          |Net: gpio_mode0_core                                          
  user_project_wrapper/io_out[23] = 1                         |  chip_io/gpio_mode0_core = 1                                 
  gpio_control_block/user_gpio_out = 1                        |  mgmt_core_wrapper/gpio_mode0_pad = 1                        
                                                              |                                                              
Net: mprj/io_out[37]                                          |Net: gpio_mode1_core                                          
  user_project_wrapper/io_out[37] = 1                         |  chip_io/gpio_mode1_core = 1                                 
  gpio_control_block/user_gpio_out = 1                        |  mgmt_core_wrapper/gpio_mode1_pad = 1                        
                                                              |                                                              
Net: mprj/io_out[7]                                           |Net: gpio_out_core                                            
  user_project_wrapper/io_out[7] = 1                          |  chip_io/gpio_out_core = 1                                   
  gpio_control_block/user_gpio_out = 1                        |  mgmt_core_wrapper/gpio_out_pad = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[1]                             |Net: gpio_outenb_core                                         
  gpio_control_block/mgmt_gpio_in = 1                         |  chip_io/gpio_outenb_core = 1                                
  housekeeping/mgmt_gpio_in[1] = 1                            |  mgmt_core_wrapper/gpio_outenb_pad = 1                       
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[1]                            |Net: por_l                                                    
  gpio_control_block/mgmt_gpio_oeb = 1                        |  chip_io/por = 1                                             
  housekeeping/mgmt_gpio_oeb[1] = 1                           |  simple_por/por_l = 1                                        
                                                              |                                                              
Net: housekeeping/mgmt_gpio_out[1]                            |Net: porb_h                                                   
  gpio_control_block/mgmt_gpio_out = 1                        |  chip_io/porb_h = 1                                          
  housekeeping/mgmt_gpio_out[1] = 1                           |  simple_por/porb_h = 1                                       
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[37]                            |Net: rstb_h                                                   
  housekeeping/mgmt_gpio_in[37] = 1                           |  chip_io/resetb_core_h = 1                                   
  gpio_control_block/mgmt_gpio_in = 1                         |  xres_buf/A = 1                                              
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[37]                           |Net: caravel_clk                                              
  housekeeping/mgmt_gpio_oeb[37] = 1                          |  caravel_clocking/core_clk = 1                               
  gpio_control_block/mgmt_gpio_oeb = 1                        |  housekeeping/wb_clk_i = 1                                   
                                                              |  mgmt_protect/caravel_clk = 1                                
                                                              |  mgmt_core_wrapper/core_clk = 1                              
                                                              |                                                              
Net: housekeeping/mgmt_gpio_out[37]                           |Net: caravel_rstn                                             
  housekeeping/mgmt_gpio_out[37] = 1                          |  caravel_clocking/resetb_sync = 1                            
  gpio_control_block/mgmt_gpio_out = 1                        |  housekeeping/wb_rstn_i = 1                                  
                                                              |  mgmt_protect/caravel_rstn = 1                               
                                                              |  mgmt_core_wrapper/core_rstn = 1                             
                                                              |                                                              
Net: housekeeping/serial_data_2                               |Net: \mgmt_io_in[8]                                           
  housekeeping/serial_data_2 = 1                              |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/serial_data_in = 1                       |  gpio_control_block/mgmt_gpio_out = 1                        
                                                              |  housekeeping/mgmt_gpio_in[8] = 1                            
                                                              |  housekeeping/mgmt_gpio_out[8] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[19]                            |Net: \mgmt_io_in[18]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[19] = 1                           |  housekeeping/mgmt_gpio_in[18] = 1                           
  housekeeping/mgmt_gpio_out[19] = 1                          |  housekeeping/mgmt_gpio_out[18] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[14]                            |Net: \mgmt_io_in[9]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[14] = 1                           |  housekeeping/mgmt_gpio_in[9] = 1                            
  housekeeping/mgmt_gpio_out[14] = 1                          |  housekeeping/mgmt_gpio_out[9] = 1                           
                                                              |                                                              
Net: vccd2_core                                               |Net: vccd2_core                                               
  mgmt_protect/vccd2 = 1                                      |  mgmt_protect/vccd2 = 1                                      
  user_project_wrapper/vccd2 = 1                              |  user_project_wrapper/vccd2 = 1                              
  chip_io/vccd2 = 1                                           |  chip_io/vccd2 = 1                                           
  mgmt_protect/mprj2_logic_high_inst/vccd2 = 1                |                                                              
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[5]                             |Net: \mgmt_io_in[11]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[5] = 1                            |  housekeeping/mgmt_gpio_in[11] = 1                           
  housekeeping/mgmt_gpio_out[5] = 1                           |  housekeeping/mgmt_gpio_out[11] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[33]                            |Net: \mgmt_io_in[12]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[33] = 1                           |  housekeeping/mgmt_gpio_in[12] = 1                           
  housekeeping/mgmt_gpio_out[33] = 1                          |  housekeeping/mgmt_gpio_out[12] = 1                          
                                                              |                                                              
Net: soc/core_clk                                             |Net: \mgmt_io_in[13]                                          
  mgmt_core_wrapper/core_clk = 1                              |  gpio_control_block/mgmt_gpio_in = 1                         
  caravel_clocking/core_clk = 1                               |  gpio_control_block/mgmt_gpio_out = 1                        
  mgmt_protect/caravel_clk = 1                                |  housekeeping/mgmt_gpio_in[13] = 1                           
  housekeeping/wb_clk_i = 1                                   |  housekeeping/mgmt_gpio_out[13] = 1                          
                                                              |                                                              
Net: soc/core_rstn                                            |Net: \mgmt_io_in[14]                                          
  mgmt_core_wrapper/core_rstn = 1                             |  gpio_control_block/mgmt_gpio_in = 1                         
  caravel_clocking/resetb_sync = 1                            |  gpio_control_block/mgmt_gpio_out = 1                        
  mgmt_protect/caravel_rstn = 1                               |  housekeeping/mgmt_gpio_in[14] = 1                           
  housekeeping/wb_rstn_i = 1                                  |  housekeeping/mgmt_gpio_out[14] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[28]                            |Net: \mgmt_io_in[15]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[28] = 1                           |  housekeeping/mgmt_gpio_in[15] = 1                           
  housekeeping/mgmt_gpio_out[28] = 1                          |  housekeeping/mgmt_gpio_out[15] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[12]                            |Net: \mgmt_io_in[16]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[12] = 1                           |  housekeeping/mgmt_gpio_in[16] = 1                           
  housekeeping/mgmt_gpio_out[12] = 1                          |  housekeeping/mgmt_gpio_out[16] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[31]                            |Net: \mgmt_io_in[17]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[31] = 1                           |  housekeeping/mgmt_gpio_in[17] = 1                           
  housekeeping/mgmt_gpio_out[31] = 1                          |  housekeeping/mgmt_gpio_out[17] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[3]                             |Net: \mgmt_io_in[2]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[3] = 1                            |  housekeeping/mgmt_gpio_in[2] = 1                            
  housekeeping/mgmt_gpio_out[3] = 1                           |  housekeeping/mgmt_gpio_out[2] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[26]                            |Net: \mgmt_io_in[3]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[26] = 1                           |  housekeeping/mgmt_gpio_in[3] = 1                            
  housekeeping/mgmt_gpio_out[26] = 1                          |  housekeeping/mgmt_gpio_out[3] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[10]                            |Net: \mgmt_io_in[4]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[10] = 1                           |  housekeeping/mgmt_gpio_in[4] = 1                            
  housekeeping/mgmt_gpio_out[10] = 1                          |  housekeeping/mgmt_gpio_out[4] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[29]                            |Net: \mgmt_io_in[5]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[29] = 1                           |  housekeeping/mgmt_gpio_in[5] = 1                            
  housekeeping/mgmt_gpio_out[29] = 1                          |  housekeeping/mgmt_gpio_out[5] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[18]                            |Net: \mgmt_io_in[6]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[18] = 1                           |  housekeeping/mgmt_gpio_in[6] = 1                            
  housekeeping/mgmt_gpio_out[18] = 1                          |  housekeeping/mgmt_gpio_out[6] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[24]                            |Net: \mgmt_io_in[7]                                           
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[24] = 1                           |  housekeeping/mgmt_gpio_in[7] = 1                            
  housekeeping/mgmt_gpio_out[24] = 1                          |  housekeeping/mgmt_gpio_out[7] = 1                           
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[8]                             |Net: \mgmt_io_in[19]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[8] = 1                            |  housekeeping/mgmt_gpio_in[19] = 1                           
  housekeeping/mgmt_gpio_out[8] = 1                           |  housekeeping/mgmt_gpio_out[19] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[22]                            |Net: \mgmt_io_in[29]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[22] = 1                           |  housekeeping/mgmt_gpio_in[29] = 1                           
  housekeeping/mgmt_gpio_out[22] = 1                          |  housekeeping/mgmt_gpio_out[29] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[17]                            |Net: \mgmt_io_in[30]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[17] = 1                           |  housekeeping/mgmt_gpio_in[30] = 1                           
  housekeeping/mgmt_gpio_out[17] = 1                          |  housekeeping/mgmt_gpio_out[30] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[20]                            |Net: \mgmt_io_in[31]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[20] = 1                           |  housekeeping/mgmt_gpio_in[31] = 1                           
  housekeeping/mgmt_gpio_out[20] = 1                          |  housekeeping/mgmt_gpio_out[31] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[15]                            |Net: \mgmt_io_in[32]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[15] = 1                           |  housekeeping/mgmt_gpio_in[32] = 1                           
  housekeeping/mgmt_gpio_out[15] = 1                          |  housekeeping/mgmt_gpio_out[32] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[6]                             |Net: \mgmt_io_in[33]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[6] = 1                            |  housekeeping/mgmt_gpio_in[33] = 1                           
  housekeeping/mgmt_gpio_out[6] = 1                           |  housekeeping/mgmt_gpio_out[33] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[34]                            |Net: \mgmt_io_in[34]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[34] = 1                           |  housekeeping/mgmt_gpio_in[34] = 1                           
  housekeeping/mgmt_gpio_out[34] = 1                          |  housekeeping/mgmt_gpio_out[34] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[13]                            |Net: \mgmt_io_in[20]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[13] = 1                           |  housekeeping/mgmt_gpio_in[20] = 1                           
  housekeeping/mgmt_gpio_out[13] = 1                          |  housekeeping/mgmt_gpio_out[20] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[32]                            |Net: \mgmt_io_in[21]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[32] = 1                           |  housekeeping/mgmt_gpio_in[21] = 1                           
  housekeeping/mgmt_gpio_out[32] = 1                          |  housekeeping/mgmt_gpio_out[21] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[4]                             |Net: \mgmt_io_in[22]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[4] = 1                            |  housekeeping/mgmt_gpio_in[22] = 1                           
  housekeeping/mgmt_gpio_out[4] = 1                           |  housekeeping/mgmt_gpio_out[22] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[27]                            |Net: \mgmt_io_in[23]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[27] = 1                           |  housekeeping/mgmt_gpio_in[23] = 1                           
  housekeeping/mgmt_gpio_out[27] = 1                          |  housekeeping/mgmt_gpio_out[23] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[11]                            |Net: \mgmt_io_in[24]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[11] = 1                           |  housekeeping/mgmt_gpio_in[24] = 1                           
  housekeeping/mgmt_gpio_out[11] = 1                          |  housekeeping/mgmt_gpio_out[24] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[30]                            |Net: \mgmt_io_in[25]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[30] = 1                           |  housekeeping/mgmt_gpio_in[25] = 1                           
  housekeeping/mgmt_gpio_out[30] = 1                          |  housekeeping/mgmt_gpio_out[25] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[2]                             |Net: \mgmt_io_in[26]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[2] = 1                            |  housekeeping/mgmt_gpio_in[26] = 1                           
  housekeeping/mgmt_gpio_out[2] = 1                           |  housekeeping/mgmt_gpio_out[26] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[25]                            |Net: \mgmt_io_in[27]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[25] = 1                           |  housekeeping/mgmt_gpio_in[27] = 1                           
  housekeeping/mgmt_gpio_out[25] = 1                          |  housekeeping/mgmt_gpio_out[27] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[9]                             |Net: \mgmt_io_in[28]                                          
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/mgmt_gpio_in = 1                         
  gpio_control_block/mgmt_gpio_out = 1                        |  gpio_control_block/mgmt_gpio_out = 1                        
  housekeeping/mgmt_gpio_in[9] = 1                            |  housekeeping/mgmt_gpio_in[28] = 1                           
  housekeeping/mgmt_gpio_out[9] = 1                           |  housekeeping/mgmt_gpio_out[28] = 1                          
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[23]                            |Net: _noconnect_5_                                            
  gpio_control_block/mgmt_gpio_in = 1                         |  gpio_control_block/one = 1                                  
  gpio_control_block/mgmt_gpio_out = 1                        |                                                              
  housekeeping/mgmt_gpio_in[23] = 1                           |                                                              
  housekeeping/mgmt_gpio_out[23] = 1                          |                                                              
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[16]                            |Net: _noconnect_7_                                            
  housekeeping/mgmt_gpio_in[16] = 1                           |  gpio_control_block/one = 1                                  
  housekeeping/mgmt_gpio_out[16] = 1                          |                                                              
  gpio_control_block/mgmt_gpio_in = 1                         |                                                              
  gpio_control_block/mgmt_gpio_out = 1                        |                                                              
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[21]                            |Net: _noconnect_9_                                            
  housekeeping/mgmt_gpio_in[21] = 1                           |  gpio_control_block/one = 1                                  
  housekeeping/mgmt_gpio_out[21] = 1                          |                                                              
  gpio_control_block/mgmt_gpio_in = 1                         |                                                              
  gpio_control_block/mgmt_gpio_out = 1                        |                                                              
                                                              |                                                              
Net: housekeeping/mgmt_gpio_in[7]                             |Net: _noconnect_6_                                            
  housekeeping/mgmt_gpio_in[7] = 1                            |  gpio_control_block/zero = 1                                 
  housekeeping/mgmt_gpio_out[7] = 1                           |                                                              
  gpio_control_block/mgmt_gpio_in = 1                         |                                                              
  gpio_control_block/mgmt_gpio_out = 1                        |                                                              
                                                              |                                                              
Net: gpio_control_in_2\[14\]/zero                             |Net: _noconnect_8_                                            
  gpio_control_block/zero = 1                                 |  gpio_control_block/zero = 1                                 
                                                              |                                                              
Net: gpio_control_in_2\[15\]/zero                             |Net: _noconnect_10_                                           
  gpio_control_block/zero = 1                                 |  gpio_control_block/zero = 1                                 
                                                              |                                                              
Net: gpio_control_in_1a\[2\]/zero                             |Net: _noconnect_24_                                           
  gpio_control_block/zero = 1                                 |  gpio_control_block/zero = 1                                 
                                                              |                                                              
Net: gpio_control_bidir_2\[0\]/zero                           |Net: _noconnect_33_                                           
  gpio_control_block/zero = 1                                 |  gpio_control_block/zero = 1                                 
                                                              |                                                              
Net: gpio_control_bidir_2\[1\]/zero                           |Net: _noconnect_34_                                           
  gpio_control_block/zero = 1                                 |  gpio_control_block/zero = 1                                 
                                                              |                                                              
Net: gpio_control_bidir_2\[2\]/zero                           |Net: \mgmt_io_nc[32]                                          
  gpio_control_block/zero = 1                                 |  housekeeping/mgmt_gpio_oeb[34] = 1                          
                                                              |                                                              
Net: dw_8741_376938#                                          |Net: \mgmt_io_nc[31]                                          
  gpio_control_block/dw_1110_1538# = 1                        |  housekeeping/mgmt_gpio_oeb[33] = 1                          
                                                              |                                                              
Net: dw_8741_333738#                                          |Net: \mgmt_io_nc[30]                                          
  gpio_control_block/dw_1110_1538# = 1                        |  housekeeping/mgmt_gpio_oeb[32] = 1                          
                                                              |                                                              
Net: dw_707553_302938#                                        |Net: \mgmt_io_nc[29]                                          
  gpio_control_block/dw_1110_1538# = 1                        |  housekeeping/mgmt_gpio_oeb[31] = 1                          
                                                              |                                                              
Net: dw_8741_290538#                                          |Net: \mgmt_io_nc[28]                                          
  gpio_control_block/dw_1110_1538# = 1                        |  housekeeping/mgmt_gpio_oeb[30] = 1                          
                                                              |                                                              
Net: dw_8741_247338#                                          |Net: \mgmt_io_nc[27]                                          
  gpio_control_block/dw_1110_1538# = 1                        |  housekeeping/mgmt_gpio_oeb[29] = 1                          
                                                              |                                                              
Net: dw_8741_204138#                                          |Net: \mgmt_io_nc[26]                                          
  gpio_control_block/dw_1110_1538# = 1                        |  housekeeping/mgmt_gpio_oeb[28] = 1                          
                                                              |                                                              
Net: clock                                                    |Net: clock                                                    
  chip_io/clock = 1                                           |  chip_io/clock = 1                                           
                                                              |                                                              
Net: flash_clk                                                |Net: flash_clk                                                
  chip_io/flash_clk = 1                                       |  chip_io/flash_clk = 1                                       
                                                              |                                                              
Net: padframe/flash_clk_ieb_core                              |Net: \mgmt_io_nc[23]                                          
  chip_io/flash_clk_ieb_core = 1                              |  housekeeping/mgmt_gpio_oeb[25] = 1                          
                                                              |                                                              
Net: flash_csb                                                |Net: flash_csb                                                
  chip_io/flash_csb = 1                                       |  chip_io/flash_csb = 1                                       
                                                              |                                                              
Net: padframe/flash_csb_ieb_core                              |Net: \mgmt_io_nc[21]                                          
  chip_io/flash_csb_ieb_core = 1                              |  housekeeping/mgmt_gpio_oeb[23] = 1                          
                                                              |                                                              
Net: flash_io0                                                |Net: flash_io0                                                
  chip_io/flash_io0 = 1                                       |  chip_io/flash_io0 = 1                                       
                                                              |                                                              
Net: flash_io1                                                |Net: flash_io1                                                
  chip_io/flash_io1 = 1                                       |  chip_io/flash_io1 = 1                                       
                                                              |                                                              
Net: gpio                                                     |Net: gpio                                                     
  chip_io/gpio = 1                                            |  chip_io/gpio = 1                                            
                                                              |                                                              
Net: vccd                                                     |Net: vccd                                                     
  chip_io/vccd_pad = 1                                        |  chip_io/vccd_pad = 1                                        
                                                              |                                                              
Net: vdda                                                     |Net: vdda                                                     
  chip_io/vdda_pad = 1                                        |  chip_io/vdda_pad = 1                                        
                                                              |                                                              
Net: vddio                                                    |Net: vddio                                                    
  chip_io/vddio_pad = 1                                       |  chip_io/vddio_pad = 1                                       
                                                              |                                                              
Net: vddio_2                                                  |Net: vddio_2                                                  
  chip_io/vddio_pad2 = 1                                      |  chip_io/vddio_pad2 = 1                                      
                                                              |                                                              
Net: vssa                                                     |Net: vssa                                                     
  chip_io/vssa_pad = 1                                        |  chip_io/vssa_pad = 1                                        
                                                              |                                                              
Net: vssd                                                     |Net: vssd                                                     
  chip_io/vssd_pad = 1                                        |  chip_io/vssd_pad = 1                                        
                                                              |                                                              
Net: vssio                                                    |Net: vssio                                                    
  chip_io/vssio_pad = 1                                       |  chip_io/vssio_pad = 1                                       
                                                              |                                                              
Net: vssio_2                                                  |Net: vssio_2                                                  
  chip_io/vssio_pad2 = 1                                      |  chip_io/vssio_pad2 = 1                                      
                                                              |                                                              
Net: mprj_io[0]                                               |Net: mprj_io[0]                                               
  chip_io/mprj_io[0] = 1                                      |  chip_io/mprj_io[0] = 1                                      
                                                              |                                                              
Net: mprj_io[10]                                              |Net: mprj_io[10]                                              
  chip_io/mprj_io[10] = 1                                     |  chip_io/mprj_io[10] = 1                                     
                                                              |                                                              
Net: mprj_io[11]                                              |Net: mprj_io[11]                                              
  chip_io/mprj_io[11] = 1                                     |  chip_io/mprj_io[11] = 1                                     
                                                              |                                                              
Net: mprj_io[12]                                              |Net: mprj_io[12]                                              
  chip_io/mprj_io[12] = 1                                     |  chip_io/mprj_io[12] = 1                                     
                                                              |                                                              
Net: mprj_io[13]                                              |Net: mprj_io[13]                                              
  chip_io/mprj_io[13] = 1                                     |  chip_io/mprj_io[13] = 1                                     
                                                              |                                                              
Net: mprj_io[14]                                              |Net: mprj_io[14]                                              
  chip_io/mprj_io[14] = 1                                     |  chip_io/mprj_io[14] = 1                                     
                                                              |                                                              
Net: mprj_io[15]                                              |Net: mprj_io[15]                                              
  chip_io/mprj_io[15] = 1                                     |  chip_io/mprj_io[15] = 1                                     
                                                              |                                                              
Net: mprj_io[16]                                              |Net: mprj_io[16]                                              
  chip_io/mprj_io[16] = 1                                     |  chip_io/mprj_io[16] = 1                                     
                                                              |                                                              
Net: mprj_io[17]                                              |Net: mprj_io[17]                                              
  chip_io/mprj_io[17] = 1                                     |  chip_io/mprj_io[17] = 1                                     
                                                              |                                                              
Net: mprj_io[18]                                              |Net: mprj_io[18]                                              
  chip_io/mprj_io[18] = 1                                     |  chip_io/mprj_io[18] = 1                                     
                                                              |                                                              
Net: mprj_io[1]                                               |Net: mprj_io[1]                                               
  chip_io/mprj_io[1] = 1                                      |  chip_io/mprj_io[1] = 1                                      
                                                              |                                                              
Net: mprj_io[2]                                               |Net: mprj_io[2]                                               
  chip_io/mprj_io[2] = 1                                      |  chip_io/mprj_io[2] = 1                                      
                                                              |                                                              
Net: mprj_io[3]                                               |Net: mprj_io[3]                                               
  chip_io/mprj_io[3] = 1                                      |  chip_io/mprj_io[3] = 1                                      
                                                              |                                                              
Net: mprj_io[4]                                               |Net: mprj_io[4]                                               
  chip_io/mprj_io[4] = 1                                      |  chip_io/mprj_io[4] = 1                                      
                                                              |                                                              
Net: mprj_io[5]                                               |Net: mprj_io[5]                                               
  chip_io/mprj_io[5] = 1                                      |  chip_io/mprj_io[5] = 1                                      
                                                              |                                                              
Net: mprj_io[6]                                               |Net: mprj_io[6]                                               
  chip_io/mprj_io[6] = 1                                      |  chip_io/mprj_io[6] = 1                                      
                                                              |                                                              
Net: mprj_io[7]                                               |Net: mprj_io[7]                                               
  chip_io/mprj_io[7] = 1                                      |  chip_io/mprj_io[7] = 1                                      
                                                              |                                                              
Net: mprj_io[8]                                               |Net: mprj_io[8]                                               
  chip_io/mprj_io[8] = 1                                      |  chip_io/mprj_io[8] = 1                                      
                                                              |                                                              
Net: mprj_io[9]                                               |Net: mprj_io[9]                                               
  chip_io/mprj_io[9] = 1                                      |  chip_io/mprj_io[9] = 1                                      
                                                              |                                                              
Net: mprj_io[19]                                              |Net: mprj_io[19]                                              
  chip_io/mprj_io[19] = 1                                     |  chip_io/mprj_io[19] = 1                                     
                                                              |                                                              
Net: mprj_io[29]                                              |Net: mprj_io[29]                                              
  chip_io/mprj_io[29] = 1                                     |  chip_io/mprj_io[29] = 1                                     
                                                              |                                                              
Net: mprj_io[30]                                              |Net: mprj_io[30]                                              
  chip_io/mprj_io[30] = 1                                     |  chip_io/mprj_io[30] = 1                                     
                                                              |                                                              
Net: mprj_io[31]                                              |Net: mprj_io[31]                                              
  chip_io/mprj_io[31] = 1                                     |  chip_io/mprj_io[31] = 1                                     
                                                              |                                                              
Net: mprj_io[32]                                              |Net: mprj_io[32]                                              
  chip_io/mprj_io[32] = 1                                     |  chip_io/mprj_io[32] = 1                                     
                                                              |                                                              
Net: mprj_io[33]                                              |Net: mprj_io[33]                                              
  chip_io/mprj_io[33] = 1                                     |  chip_io/mprj_io[33] = 1                                     
                                                              |                                                              
Net: mprj_io[34]                                              |Net: mprj_io[34]                                              
  chip_io/mprj_io[34] = 1                                     |  chip_io/mprj_io[34] = 1                                     
                                                              |                                                              
Net: mprj_io[35]                                              |Net: mprj_io[35]                                              
  chip_io/mprj_io[35] = 1                                     |  chip_io/mprj_io[35] = 1                                     
                                                              |                                                              
Net: mprj_io[36]                                              |Net: mprj_io[36]                                              
  chip_io/mprj_io[36] = 1                                     |  chip_io/mprj_io[36] = 1                                     
                                                              |                                                              
Net: mprj_io[37]                                              |Net: mprj_io[37]                                              
  chip_io/mprj_io[37] = 1                                     |  chip_io/mprj_io[37] = 1                                     
                                                              |                                                              
Net: mprj_io[20]                                              |Net: mprj_io[20]                                              
  chip_io/mprj_io[20] = 1                                     |  chip_io/mprj_io[20] = 1                                     
                                                              |                                                              
Net: mprj_io[21]                                              |Net: mprj_io[21]                                              
  chip_io/mprj_io[21] = 1                                     |  chip_io/mprj_io[21] = 1                                     
                                                              |                                                              
Net: mprj_io[22]                                              |Net: mprj_io[22]                                              
  chip_io/mprj_io[22] = 1                                     |  chip_io/mprj_io[22] = 1                                     
                                                              |                                                              
Net: mprj_io[23]                                              |Net: mprj_io[23]                                              
  chip_io/mprj_io[23] = 1                                     |  chip_io/mprj_io[23] = 1                                     
                                                              |                                                              
Net: mprj_io[24]                                              |Net: mprj_io[24]                                              
  chip_io/mprj_io[24] = 1                                     |  chip_io/mprj_io[24] = 1                                     
                                                              |                                                              
Net: mprj_io[25]                                              |Net: mprj_io[25]                                              
  chip_io/mprj_io[25] = 1                                     |  chip_io/mprj_io[25] = 1                                     
                                                              |                                                              
Net: mprj_io[26]                                              |Net: mprj_io[26]                                              
  chip_io/mprj_io[26] = 1                                     |  chip_io/mprj_io[26] = 1                                     
                                                              |                                                              
Net: mprj_io[27]                                              |Net: mprj_io[27]                                              
  chip_io/mprj_io[27] = 1                                     |  chip_io/mprj_io[27] = 1                                     
                                                              |                                                              
Net: mprj_io[28]                                              |Net: mprj_io[28]                                              
  chip_io/mprj_io[28] = 1                                     |  chip_io/mprj_io[28] = 1                                     
                                                              |                                                              
Net: resetb                                                   |Net: resetb                                                   
  chip_io/resetb = 1                                          |  chip_io/resetb = 1                                          
                                                              |                                                              
Net: padframe/vdda                                            |Net: \mgmt_io_nc[1]                                           
  chip_io/vdda = 1                                            |  housekeeping/mgmt_gpio_oeb[3] = 1                           
                                                              |                                                              
Net: padframe/vssa                                            |Net: \mgmt_io_nc[2]                                           
  chip_io/vssa = 1                                            |  housekeeping/mgmt_gpio_oeb[4] = 1                           
                                                              |                                                              
Net: vccd1                                                    |Net: vccd1                                                    
  chip_io/vccd1_pad = 1                                       |  chip_io/vccd1_pad = 1                                       
                                                              |                                                              
Net: vdda1                                                    |Net: vdda1                                                    
  chip_io/vdda1_pad = 1                                       |  chip_io/vdda1_pad = 1                                       
                                                              |                                                              
Net: vdda1_2                                                  |Net: vdda1_2                                                  
  chip_io/vdda1_pad2 = 1                                      |  chip_io/vdda1_pad2 = 1                                      
                                                              |                                                              
Net: vssa1                                                    |Net: vssa1                                                    
  chip_io/vssa1_pad = 1                                       |  chip_io/vssa1_pad = 1                                       
                                                              |                                                              
Net: vssa1_2                                                  |Net: vssa1_2                                                  
  chip_io/vssa1_pad2 = 1                                      |  chip_io/vssa1_pad2 = 1                                      
                                                              |                                                              
Net: vssd1                                                    |Net: vssd1                                                    
  chip_io/vssd1_pad = 1                                       |  chip_io/vssd1_pad = 1                                       
                                                              |                                                              
Net: vccd2                                                    |Net: vccd2                                                    
  chip_io/vccd2_pad = 1                                       |  chip_io/vccd2_pad = 1                                       
                                                              |                                                              
Net: vdda2                                                    |Net: vdda2                                                    
  chip_io/vdda2_pad = 1                                       |  chip_io/vdda2_pad = 1                                       
                                                              |                                                              
Net: vssa2                                                    |Net: vssa2                                                    
  chip_io/vssa2_pad = 1                                       |  chip_io/vssa2_pad = 1                                       
                                                              |                                                              
Net: vssd2                                                    |Net: vssd2                                                    
  chip_io/vssd2_pad = 1                                       |  chip_io/vssd2_pad = 1                                       
                                                              |                                                              
Net: gpio_control_bidir_2\[0\]/one                            |Net: \mgmt_io_nc[22]                                          
  gpio_control_block/one = 1                                  |  housekeeping/mgmt_gpio_oeb[24] = 1                          
                                                              |                                                              
Net: gpio_control_bidir_2\[1\]/one                            |Net: flash_clk_ieb                                            
  gpio_control_block/one = 1                                  |  chip_io/flash_clk_ieb_core = 1                              
                                                              |                                                              
Net: gpio_control_bidir_2\[2\]/one                            |Net: \mgmt_io_nc[24]                                          
  gpio_control_block/one = 1                                  |  housekeeping/mgmt_gpio_oeb[26] = 1                          
                                                              |                                                              
Net: spare_logic_block_0/spare_xfq[0]                         |Net: \mgmt_io_nc[25]                                          
  spare_logic_block/spare_xfq[0] = 1                          |  housekeeping/mgmt_gpio_oeb[27] = 1                          
                                                              |                                                              
Net: spare_logic_block_1/spare_xfq[0]                         |Net: _noconnect_44_                                           
  spare_logic_block/spare_xfq[0] = 1                          |  housekeeping/pwr_ctrl_out = 1                               
                                                              |                                                              
Net: spare_logic_block_2/spare_xfq[0]                         |Net: \mgmt_io_nc[9]                                           
  spare_logic_block/spare_xfq[0] = 1                          |  housekeeping/mgmt_gpio_oeb[11] = 1                          
                                                              |                                                              
Net: spare_logic_block_3/spare_xfq[0]                         |Net: \mgmt_io_nc[0]                                           
  spare_logic_block/spare_xfq[0] = 1                          |  housekeeping/mgmt_gpio_oeb[2] = 1                           
                                                              |                                                              
Net: spare_logic_block_0/spare_xfq[1]                         |Net: \mgmt_io_nc[3]                                           
  spare_logic_block/spare_xfq[1] = 1                          |  housekeeping/mgmt_gpio_oeb[5] = 1                           
                                                              |                                                              
Net: spare_logic_block_1/spare_xfq[1]                         |Net: \mgmt_io_nc[18]                                          
  spare_logic_block/spare_xfq[1] = 1                          |  housekeeping/mgmt_gpio_oeb[20] = 1                          
                                                              |                                                              
Net: spare_logic_block_2/spare_xfq[1]                         |Net: \mgmt_io_nc[17]                                          
  spare_logic_block/spare_xfq[1] = 1                          |  housekeeping/mgmt_gpio_oeb[19] = 1                          
                                                              |                                                              
Net: spare_logic_block_3/spare_xfq[1]                         |Net: vdda_core                                                
  spare_logic_block/spare_xfq[1] = 1                          |  chip_io/vdda = 1                                            
                                                              |                                                              
Net: spare_logic_block_0/spare_xfqn[0]                        |Net: \mgmt_io_nc[4]                                           
  spare_logic_block/spare_xfqn[0] = 1                         |  housekeeping/mgmt_gpio_oeb[6] = 1                           
                                                              |                                                              
Net: spare_logic_block_1/spare_xfqn[0]                        |Net: \mgmt_io_nc[5]                                           
  spare_logic_block/spare_xfqn[0] = 1                         |  housekeeping/mgmt_gpio_oeb[7] = 1                           
                                                              |                                                              
Net: spare_logic_block_2/spare_xfqn[0]                        |Net: \mgmt_io_nc[19]                                          
  spare_logic_block/spare_xfqn[0] = 1                         |  housekeeping/mgmt_gpio_oeb[21] = 1                          
                                                              |                                                              
Net: spare_logic_block_3/spare_xfqn[0]                        |Net: \mgmt_io_nc[16]                                          
  spare_logic_block/spare_xfqn[0] = 1                         |  housekeeping/mgmt_gpio_oeb[18] = 1                          
                                                              |                                                              
Net: spare_logic_block_0/spare_xfqn[1]                        |Net: \mgmt_io_nc[15]                                          
  spare_logic_block/spare_xfqn[1] = 1                         |  housekeeping/mgmt_gpio_oeb[17] = 1                          
                                                              |                                                              
Net: spare_logic_block_1/spare_xfqn[1]                        |Net: \mgmt_io_nc[14]                                          
  spare_logic_block/spare_xfqn[1] = 1                         |  housekeeping/mgmt_gpio_oeb[16] = 1                          
                                                              |                                                              
Net: spare_logic_block_2/spare_xfqn[1]                        |Net: vssa_core                                                
  spare_logic_block/spare_xfqn[1] = 1                         |  chip_io/vssa = 1                                            
                                                              |                                                              
Net: spare_logic_block_3/spare_xfqn[1]                        |Net: \mgmt_io_nc[6]                                           
  spare_logic_block/spare_xfqn[1] = 1                         |  housekeeping/mgmt_gpio_oeb[8] = 1                           
                                                              |                                                              
Net: spare_logic_block_0/spare_xi[0]                          |Net: \mgmt_io_nc[7]                                           
  spare_logic_block/spare_xi[0] = 1                           |  housekeeping/mgmt_gpio_oeb[9] = 1                           
                                                              |                                                              
Net: spare_logic_block_1/spare_xi[0]                          |Net: \mgmt_io_nc[20]                                          
  spare_logic_block/spare_xi[0] = 1                           |  housekeeping/mgmt_gpio_oeb[22] = 1                          
                                                              |                                                              
Net: spare_logic_block_2/spare_xi[0]                          |Net: \mgmt_io_nc[13]                                          
  spare_logic_block/spare_xi[0] = 1                           |  housekeeping/mgmt_gpio_oeb[15] = 1                          
                                                              |                                                              
Net: spare_logic_block_3/spare_xi[0]                          |Net: \mgmt_io_nc[8]                                           
  spare_logic_block/spare_xi[0] = 1                           |  housekeeping/mgmt_gpio_oeb[10] = 1                          
                                                              |                                                              
Net: spare_logic_block_0/spare_xi[1]                          |Net: flash_csb_ieb                                            
  spare_logic_block/spare_xi[1] = 1                           |  chip_io/flash_csb_ieb_core = 1                              
                                                              |                                                              
Net: spare_logic_block_1/spare_xi[1]                          |Net: \mgmt_io_nc[12]                                          
  spare_logic_block/spare_xi[1] = 1                           |  housekeeping/mgmt_gpio_oeb[14] = 1                          
                                                              |                                                              
Net: spare_logic_block_2/spare_xi[1]                          |Net: \mgmt_io_nc[11]                                          
  spare_logic_block/spare_xi[1] = 1                           |  housekeeping/mgmt_gpio_oeb[13] = 1                          
                                                              |                                                              
Net: spare_logic_block_3/spare_xi[1]                          |Net: \mgmt_io_nc[10]                                          
  spare_logic_block/spare_xi[1] = 1                           |  housekeeping/mgmt_gpio_oeb[12] = 1                          
                                                              |                                                              
Net: spare_logic_block_0/spare_xi[2]                          |Net: _noconnect_45_                                           
  spare_logic_block/spare_xi[2] = 1                           |  spare_logic_block/spare_xz = 1                              
                                                              |                                                              
Net: spare_logic_block_1/spare_xi[2]                          |Net: _noconnect_53_                                           
  spare_logic_block/spare_xi[2] = 1                           |  spare_logic_block/spare_xz = 1                              
                                                              |                                                              
Net: spare_logic_block_2/spare_xi[2]                          |Net: _noconnect_61_                                           
  spare_logic_block/spare_xi[2] = 1                           |  spare_logic_block/spare_xz = 1                              
                                                              |                                                              
Net: spare_logic_block_3/spare_xi[2]                          |Net: _noconnect_69_                                           
  spare_logic_block/spare_xi[2] = 1                           |  spare_logic_block/spare_xz = 1                              
                                                              |                                                              
Net: spare_logic_block_0/spare_xi[3]                          |Net: _noconnect_46_                                           
  spare_logic_block/spare_xi[3] = 1                           |  spare_logic_block/spare_xi = 1                              
                                                              |                                                              
Net: spare_logic_block_1/spare_xi[3]                          |Net: _noconnect_54_                                           
  spare_logic_block/spare_xi[3] = 1                           |  spare_logic_block/spare_xi = 1                              
                                                              |                                                              
Net: spare_logic_block_2/spare_xi[3]                          |Net: _noconnect_62_                                           
  spare_logic_block/spare_xi[3] = 1                           |  spare_logic_block/spare_xi = 1                              
                                                              |                                                              
Net: spare_logic_block_3/spare_xi[3]                          |Net: _noconnect_70_                                           
  spare_logic_block/spare_xi[3] = 1                           |  spare_logic_block/spare_xi = 1                              
                                                              |                                                              
Net: spare_logic_block_0/spare_xib                            |Net: _noconnect_47_                                           
  spare_logic_block/spare_xib = 1                             |  spare_logic_block/spare_xib = 1                             
                                                              |                                                              
Net: spare_logic_block_1/spare_xib                            |Net: _noconnect_55_                                           
  spare_logic_block/spare_xib = 1                             |  spare_logic_block/spare_xib = 1                             
                                                              |                                                              
Net: spare_logic_block_2/spare_xib                            |Net: _noconnect_63_                                           
  spare_logic_block/spare_xib = 1                             |  spare_logic_block/spare_xib = 1                             
                                                              |                                                              
Net: spare_logic_block_3/spare_xib                            |Net: _noconnect_71_                                           
  spare_logic_block/spare_xib = 1                             |  spare_logic_block/spare_xib = 1                             
                                                              |                                                              
Net: spare_logic_block_0/spare_xmx[0]                         |Net: _noconnect_48_                                           
  spare_logic_block/spare_xmx[0] = 1                          |  spare_logic_block/spare_xna = 1                             
                                                              |                                                              
Net: spare_logic_block_1/spare_xmx[0]                         |Net: _noconnect_56_                                           
  spare_logic_block/spare_xmx[0] = 1                          |  spare_logic_block/spare_xna = 1                             
                                                              |                                                              
Net: spare_logic_block_2/spare_xmx[0]                         |Net: _noconnect_64_                                           
  spare_logic_block/spare_xmx[0] = 1                          |  spare_logic_block/spare_xna = 1                             
                                                              |                                                              
Net: spare_logic_block_3/spare_xmx[0]                         |Net: _noconnect_72_                                           
  spare_logic_block/spare_xmx[0] = 1                          |  spare_logic_block/spare_xna = 1                             
                                                              |                                                              
Net: spare_logic_block_0/spare_xmx[1]                         |Net: _noconnect_49_                                           
  spare_logic_block/spare_xmx[1] = 1                          |  spare_logic_block/spare_xno = 1                             
                                                              |                                                              
Net: spare_logic_block_1/spare_xmx[1]                         |Net: _noconnect_57_                                           
  spare_logic_block/spare_xmx[1] = 1                          |  spare_logic_block/spare_xno = 1                             
                                                              |                                                              
Net: spare_logic_block_2/spare_xmx[1]                         |Net: _noconnect_65_                                           
  spare_logic_block/spare_xmx[1] = 1                          |  spare_logic_block/spare_xno = 1                             
                                                              |                                                              
Net: spare_logic_block_3/spare_xmx[1]                         |Net: _noconnect_73_                                           
  spare_logic_block/spare_xmx[1] = 1                          |  spare_logic_block/spare_xno = 1                             
                                                              |                                                              
Net: spare_logic_block_0/spare_xna[0]                         |Net: _noconnect_50_                                           
  spare_logic_block/spare_xna[0] = 1                          |  spare_logic_block/spare_xmx = 1                             
                                                              |                                                              
Net: spare_logic_block_1/spare_xna[0]                         |Net: _noconnect_58_                                           
  spare_logic_block/spare_xna[0] = 1                          |  spare_logic_block/spare_xmx = 1                             
                                                              |                                                              
Net: spare_logic_block_2/spare_xna[0]                         |Net: _noconnect_66_                                           
  spare_logic_block/spare_xna[0] = 1                          |  spare_logic_block/spare_xmx = 1                             
                                                              |                                                              
Net: spare_logic_block_3/spare_xna[0]                         |Net: _noconnect_74_                                           
  spare_logic_block/spare_xna[0] = 1                          |  spare_logic_block/spare_xmx = 1                             
                                                              |                                                              
Net: spare_logic_block_0/spare_xna[1]                         |Net: _noconnect_51_                                           
  spare_logic_block/spare_xna[1] = 1                          |  spare_logic_block/spare_xfq = 1                             
                                                              |                                                              
Net: spare_logic_block_1/spare_xna[1]                         |Net: _noconnect_59_                                           
  spare_logic_block/spare_xna[1] = 1                          |  spare_logic_block/spare_xfq = 1                             
                                                              |                                                              
Net: spare_logic_block_2/spare_xna[1]                         |Net: _noconnect_67_                                           
  spare_logic_block/spare_xna[1] = 1                          |  spare_logic_block/spare_xfq = 1                             
                                                              |                                                              
Net: spare_logic_block_3/spare_xna[1]                         |Net: _noconnect_75_                                           
  spare_logic_block/spare_xna[1] = 1                          |  spare_logic_block/spare_xfq = 1                             
                                                              |                                                              
Net: spare_logic_block_0/spare_xno[0]                         |Net: _noconnect_52_                                           
  spare_logic_block/spare_xno[0] = 1                          |  spare_logic_block/spare_xfqn = 1                            
                                                              |                                                              
Net: spare_logic_block_1/spare_xno[0]                         |Net: _noconnect_60_                                           
  spare_logic_block/spare_xno[0] = 1                          |  spare_logic_block/spare_xfqn = 1                            
                                                              |                                                              
Net: spare_logic_block_2/spare_xno[0]                         |Net: _noconnect_68_                                           
  spare_logic_block/spare_xno[0] = 1                          |  spare_logic_block/spare_xfqn = 1                            
                                                              |                                                              
Net: spare_logic_block_3/spare_xno[0]                         |Net: _noconnect_76_                                           
  spare_logic_block/spare_xno[0] = 1                          |  spare_logic_block/spare_xfqn = 1                            
                                                              |                                                              
Net: spare_logic_block_0/spare_xno[1]                         |Net: dummy_2933                                               
  spare_logic_block/spare_xno[1] = 1                          |  gpio_control_block/proxydw_1110_1538# = 1                   
                                                              |                                                              
Net: spare_logic_block_1/spare_xno[1]                         |Net: dummy_2934                                               
  spare_logic_block/spare_xno[1] = 1                          |  gpio_control_block/proxydw_1110_1538# = 1                   
                                                              |                                                              
Net: spare_logic_block_2/spare_xno[1]                         |Net: dummy_2935                                               
  spare_logic_block/spare_xno[1] = 1                          |  gpio_control_block/proxydw_1110_1538# = 1                   
                                                              |                                                              
Net: spare_logic_block_3/spare_xno[1]                         |Net: dummy_2949                                               
  spare_logic_block/spare_xno[1] = 1                          |  gpio_control_block/proxydw_1110_1538# = 1                   
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[0]                          |Net: dummy_2958                                               
  spare_logic_block/spare_xz[0] = 1                           |  gpio_control_block/proxydw_1110_1538# = 1                   
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[0]                          |Net: dummy_2959                                               
  spare_logic_block/spare_xz[0] = 1                           |  gpio_control_block/proxydw_1110_1538# = 1                   
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[0]                          |Net: dummy_2969                                               
  spare_logic_block/spare_xz[0] = 1                           |  spare_logic_block/proxyspare_xfq[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[0]                          |Net: dummy_3010                                               
  spare_logic_block/spare_xz[0] = 1                           |  spare_logic_block/proxyspare_xfq[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[10]                         |Net: dummy_3051                                               
  spare_logic_block/spare_xz[10] = 1                          |  spare_logic_block/proxyspare_xfq[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[10]                         |Net: dummy_3092                                               
  spare_logic_block/spare_xz[10] = 1                          |  spare_logic_block/proxyspare_xfq[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[10]                         |Net: dummy_2970                                               
  spare_logic_block/spare_xz[10] = 1                          |  spare_logic_block/proxyspare_xfq[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[10]                         |Net: dummy_3011                                               
  spare_logic_block/spare_xz[10] = 1                          |  spare_logic_block/proxyspare_xfq[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[11]                         |Net: dummy_3052                                               
  spare_logic_block/spare_xz[11] = 1                          |  spare_logic_block/proxyspare_xfq[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[11]                         |Net: dummy_3093                                               
  spare_logic_block/spare_xz[11] = 1                          |  spare_logic_block/proxyspare_xfq[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[11]                         |Net: dummy_2971                                               
  spare_logic_block/spare_xz[11] = 1                          |  spare_logic_block/proxyspare_xfqn[0] = 1                    
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[11]                         |Net: dummy_3012                                               
  spare_logic_block/spare_xz[11] = 1                          |  spare_logic_block/proxyspare_xfqn[0] = 1                    
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[12]                         |Net: dummy_3053                                               
  spare_logic_block/spare_xz[12] = 1                          |  spare_logic_block/proxyspare_xfqn[0] = 1                    
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[12]                         |Net: dummy_3094                                               
  spare_logic_block/spare_xz[12] = 1                          |  spare_logic_block/proxyspare_xfqn[0] = 1                    
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[12]                         |Net: dummy_2972                                               
  spare_logic_block/spare_xz[12] = 1                          |  spare_logic_block/proxyspare_xfqn[1] = 1                    
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[12]                         |Net: dummy_3013                                               
  spare_logic_block/spare_xz[12] = 1                          |  spare_logic_block/proxyspare_xfqn[1] = 1                    
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[13]                         |Net: dummy_3054                                               
  spare_logic_block/spare_xz[13] = 1                          |  spare_logic_block/proxyspare_xfqn[1] = 1                    
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[13]                         |Net: dummy_3095                                               
  spare_logic_block/spare_xz[13] = 1                          |  spare_logic_block/proxyspare_xfqn[1] = 1                    
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[13]                         |Net: dummy_2973                                               
  spare_logic_block/spare_xz[13] = 1                          |  spare_logic_block/proxyspare_xi[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[13]                         |Net: dummy_3014                                               
  spare_logic_block/spare_xz[13] = 1                          |  spare_logic_block/proxyspare_xi[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[14]                         |Net: dummy_3055                                               
  spare_logic_block/spare_xz[14] = 1                          |  spare_logic_block/proxyspare_xi[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[14]                         |Net: dummy_3096                                               
  spare_logic_block/spare_xz[14] = 1                          |  spare_logic_block/proxyspare_xi[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[14]                         |Net: dummy_2974                                               
  spare_logic_block/spare_xz[14] = 1                          |  spare_logic_block/proxyspare_xi[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[14]                         |Net: dummy_3015                                               
  spare_logic_block/spare_xz[14] = 1                          |  spare_logic_block/proxyspare_xi[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[15]                         |Net: dummy_3056                                               
  spare_logic_block/spare_xz[15] = 1                          |  spare_logic_block/proxyspare_xi[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[15]                         |Net: dummy_3097                                               
  spare_logic_block/spare_xz[15] = 1                          |  spare_logic_block/proxyspare_xi[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[15]                         |Net: dummy_2975                                               
  spare_logic_block/spare_xz[15] = 1                          |  spare_logic_block/proxyspare_xi[2] = 1                      
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[15]                         |Net: dummy_3016                                               
  spare_logic_block/spare_xz[15] = 1                          |  spare_logic_block/proxyspare_xi[2] = 1                      
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[16]                         |Net: dummy_3057                                               
  spare_logic_block/spare_xz[16] = 1                          |  spare_logic_block/proxyspare_xi[2] = 1                      
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[16]                         |Net: dummy_3098                                               
  spare_logic_block/spare_xz[16] = 1                          |  spare_logic_block/proxyspare_xi[2] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[16]                         |Net: dummy_2976                                               
  spare_logic_block/spare_xz[16] = 1                          |  spare_logic_block/proxyspare_xi[3] = 1                      
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[16]                         |Net: dummy_3017                                               
  spare_logic_block/spare_xz[16] = 1                          |  spare_logic_block/proxyspare_xi[3] = 1                      
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[17]                         |Net: dummy_3058                                               
  spare_logic_block/spare_xz[17] = 1                          |  spare_logic_block/proxyspare_xi[3] = 1                      
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[17]                         |Net: dummy_3099                                               
  spare_logic_block/spare_xz[17] = 1                          |  spare_logic_block/proxyspare_xi[3] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[17]                         |Net: dummy_2977                                               
  spare_logic_block/spare_xz[17] = 1                          |  spare_logic_block/proxyspare_xmx[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[17]                         |Net: dummy_3018                                               
  spare_logic_block/spare_xz[17] = 1                          |  spare_logic_block/proxyspare_xmx[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[18]                         |Net: dummy_3059                                               
  spare_logic_block/spare_xz[18] = 1                          |  spare_logic_block/proxyspare_xmx[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[18]                         |Net: dummy_3100                                               
  spare_logic_block/spare_xz[18] = 1                          |  spare_logic_block/proxyspare_xmx[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[18]                         |Net: dummy_2978                                               
  spare_logic_block/spare_xz[18] = 1                          |  spare_logic_block/proxyspare_xmx[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[18]                         |Net: dummy_3019                                               
  spare_logic_block/spare_xz[18] = 1                          |  spare_logic_block/proxyspare_xmx[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[19]                         |Net: dummy_3060                                               
  spare_logic_block/spare_xz[19] = 1                          |  spare_logic_block/proxyspare_xmx[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[19]                         |Net: dummy_3101                                               
  spare_logic_block/spare_xz[19] = 1                          |  spare_logic_block/proxyspare_xmx[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[19]                         |Net: dummy_2979                                               
  spare_logic_block/spare_xz[19] = 1                          |  spare_logic_block/proxyspare_xna[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[19]                         |Net: dummy_3020                                               
  spare_logic_block/spare_xz[19] = 1                          |  spare_logic_block/proxyspare_xna[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[1]                          |Net: dummy_3061                                               
  spare_logic_block/spare_xz[1] = 1                           |  spare_logic_block/proxyspare_xna[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[1]                          |Net: dummy_3102                                               
  spare_logic_block/spare_xz[1] = 1                           |  spare_logic_block/proxyspare_xna[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[1]                          |Net: dummy_2980                                               
  spare_logic_block/spare_xz[1] = 1                           |  spare_logic_block/proxyspare_xna[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[1]                          |Net: dummy_3021                                               
  spare_logic_block/spare_xz[1] = 1                           |  spare_logic_block/proxyspare_xna[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[20]                         |Net: dummy_3062                                               
  spare_logic_block/spare_xz[20] = 1                          |  spare_logic_block/proxyspare_xna[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[20]                         |Net: dummy_3103                                               
  spare_logic_block/spare_xz[20] = 1                          |  spare_logic_block/proxyspare_xna[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[20]                         |Net: dummy_2981                                               
  spare_logic_block/spare_xz[20] = 1                          |  spare_logic_block/proxyspare_xno[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[20]                         |Net: dummy_3022                                               
  spare_logic_block/spare_xz[20] = 1                          |  spare_logic_block/proxyspare_xno[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[21]                         |Net: dummy_3063                                               
  spare_logic_block/spare_xz[21] = 1                          |  spare_logic_block/proxyspare_xno[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[21]                         |Net: dummy_3104                                               
  spare_logic_block/spare_xz[21] = 1                          |  spare_logic_block/proxyspare_xno[0] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[21]                         |Net: dummy_2982                                               
  spare_logic_block/spare_xz[21] = 1                          |  spare_logic_block/proxyspare_xno[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[21]                         |Net: dummy_3023                                               
  spare_logic_block/spare_xz[21] = 1                          |  spare_logic_block/proxyspare_xno[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[22]                         |Net: dummy_3064                                               
  spare_logic_block/spare_xz[22] = 1                          |  spare_logic_block/proxyspare_xno[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[22]                         |Net: dummy_3105                                               
  spare_logic_block/spare_xz[22] = 1                          |  spare_logic_block/proxyspare_xno[1] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[22]                         |Net: dummy_2983                                               
  spare_logic_block/spare_xz[22] = 1                          |  spare_logic_block/proxyspare_xz[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[22]                         |Net: dummy_3024                                               
  spare_logic_block/spare_xz[22] = 1                          |  spare_logic_block/proxyspare_xz[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[23]                         |Net: dummy_3065                                               
  spare_logic_block/spare_xz[23] = 1                          |  spare_logic_block/proxyspare_xz[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[23]                         |Net: dummy_3106                                               
  spare_logic_block/spare_xz[23] = 1                          |  spare_logic_block/proxyspare_xz[0] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[23]                         |Net: dummy_2984                                               
  spare_logic_block/spare_xz[23] = 1                          |  spare_logic_block/proxyspare_xz[10] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[23]                         |Net: dummy_3025                                               
  spare_logic_block/spare_xz[23] = 1                          |  spare_logic_block/proxyspare_xz[10] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[24]                         |Net: dummy_3066                                               
  spare_logic_block/spare_xz[24] = 1                          |  spare_logic_block/proxyspare_xz[10] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[24]                         |Net: dummy_3107                                               
  spare_logic_block/spare_xz[24] = 1                          |  spare_logic_block/proxyspare_xz[10] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[24]                         |Net: dummy_2985                                               
  spare_logic_block/spare_xz[24] = 1                          |  spare_logic_block/proxyspare_xz[11] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[24]                         |Net: dummy_3026                                               
  spare_logic_block/spare_xz[24] = 1                          |  spare_logic_block/proxyspare_xz[11] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[25]                         |Net: dummy_3067                                               
  spare_logic_block/spare_xz[25] = 1                          |  spare_logic_block/proxyspare_xz[11] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[25]                         |Net: dummy_3108                                               
  spare_logic_block/spare_xz[25] = 1                          |  spare_logic_block/proxyspare_xz[11] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[25]                         |Net: dummy_2986                                               
  spare_logic_block/spare_xz[25] = 1                          |  spare_logic_block/proxyspare_xz[12] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[25]                         |Net: dummy_3027                                               
  spare_logic_block/spare_xz[25] = 1                          |  spare_logic_block/proxyspare_xz[12] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[26]                         |Net: dummy_3068                                               
  spare_logic_block/spare_xz[26] = 1                          |  spare_logic_block/proxyspare_xz[12] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[26]                         |Net: dummy_3109                                               
  spare_logic_block/spare_xz[26] = 1                          |  spare_logic_block/proxyspare_xz[12] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[26]                         |Net: dummy_2987                                               
  spare_logic_block/spare_xz[26] = 1                          |  spare_logic_block/proxyspare_xz[13] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[26]                         |Net: dummy_3028                                               
  spare_logic_block/spare_xz[26] = 1                          |  spare_logic_block/proxyspare_xz[13] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[2]                          |Net: dummy_3069                                               
  spare_logic_block/spare_xz[2] = 1                           |  spare_logic_block/proxyspare_xz[13] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[2]                          |Net: dummy_3110                                               
  spare_logic_block/spare_xz[2] = 1                           |  spare_logic_block/proxyspare_xz[13] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[2]                          |Net: dummy_2988                                               
  spare_logic_block/spare_xz[2] = 1                           |  spare_logic_block/proxyspare_xz[14] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[2]                          |Net: dummy_3029                                               
  spare_logic_block/spare_xz[2] = 1                           |  spare_logic_block/proxyspare_xz[14] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[3]                          |Net: dummy_3070                                               
  spare_logic_block/spare_xz[3] = 1                           |  spare_logic_block/proxyspare_xz[14] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[3]                          |Net: dummy_3111                                               
  spare_logic_block/spare_xz[3] = 1                           |  spare_logic_block/proxyspare_xz[14] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[3]                          |Net: dummy_2989                                               
  spare_logic_block/spare_xz[3] = 1                           |  spare_logic_block/proxyspare_xz[15] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[3]                          |Net: dummy_3030                                               
  spare_logic_block/spare_xz[3] = 1                           |  spare_logic_block/proxyspare_xz[15] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[4]                          |Net: dummy_3071                                               
  spare_logic_block/spare_xz[4] = 1                           |  spare_logic_block/proxyspare_xz[15] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[4]                          |Net: dummy_3112                                               
  spare_logic_block/spare_xz[4] = 1                           |  spare_logic_block/proxyspare_xz[15] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[4]                          |Net: dummy_2990                                               
  spare_logic_block/spare_xz[4] = 1                           |  spare_logic_block/proxyspare_xz[16] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[4]                          |Net: dummy_3031                                               
  spare_logic_block/spare_xz[4] = 1                           |  spare_logic_block/proxyspare_xz[16] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[5]                          |Net: dummy_3072                                               
  spare_logic_block/spare_xz[5] = 1                           |  spare_logic_block/proxyspare_xz[16] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[5]                          |Net: dummy_3113                                               
  spare_logic_block/spare_xz[5] = 1                           |  spare_logic_block/proxyspare_xz[16] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[5]                          |Net: dummy_2991                                               
  spare_logic_block/spare_xz[5] = 1                           |  spare_logic_block/proxyspare_xz[17] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[5]                          |Net: dummy_3032                                               
  spare_logic_block/spare_xz[5] = 1                           |  spare_logic_block/proxyspare_xz[17] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[6]                          |Net: dummy_3073                                               
  spare_logic_block/spare_xz[6] = 1                           |  spare_logic_block/proxyspare_xz[17] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[6]                          |Net: dummy_3114                                               
  spare_logic_block/spare_xz[6] = 1                           |  spare_logic_block/proxyspare_xz[17] = 1                     
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[6]                          |Net: dummy_2992                                               
  spare_logic_block/spare_xz[6] = 1                           |  spare_logic_block/proxyspare_xz[18] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[6]                          |Net: dummy_3033                                               
  spare_logic_block/spare_xz[6] = 1                           |  spare_logic_block/proxyspare_xz[18] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[7]                          |Net: dummy_3074                                               
  spare_logic_block/spare_xz[7] = 1                           |  spare_logic_block/proxyspare_xz[18] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[7]                          |Net: dummy_3088                                               
  spare_logic_block/spare_xz[7] = 1                           |  spare_logic_block/proxyspare_xz[6] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[7]                          |Net: dummy_2993                                               
  spare_logic_block/spare_xz[7] = 1                           |  spare_logic_block/proxyspare_xz[19] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[7]                          |Net: dummy_3034                                               
  spare_logic_block/spare_xz[7] = 1                           |  spare_logic_block/proxyspare_xz[19] = 1                     
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[8]                          |Net: dummy_3075                                               
  spare_logic_block/spare_xz[8] = 1                           |  spare_logic_block/proxyspare_xz[19] = 1                     
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[8]                          |Net: dummy_3089                                               
  spare_logic_block/spare_xz[8] = 1                           |  spare_logic_block/proxyspare_xz[7] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[8]                          |Net: dummy_2994                                               
  spare_logic_block/spare_xz[8] = 1                           |  spare_logic_block/proxyspare_xz[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[8]                          |Net: dummy_3035                                               
  spare_logic_block/spare_xz[8] = 1                           |  spare_logic_block/proxyspare_xz[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_0/spare_xz[9]                          |Net: dummy_3076                                               
  spare_logic_block/spare_xz[9] = 1                           |  spare_logic_block/proxyspare_xz[1] = 1                      
                                                              |                                                              
Net: spare_logic_block_1/spare_xz[9]                          |Net: dummy_3090                                               
  spare_logic_block/spare_xz[9] = 1                           |  spare_logic_block/proxyspare_xz[8] = 1                      
                                                              |                                                              
Net: spare_logic_block_2/spare_xz[9]                          |Net: dummy_2995                                               
  spare_logic_block/spare_xz[9] = 1                           |  spare_logic_block/proxyspare_xz[20] = 1                     
                                                              |                                                              
Net: spare_logic_block_3/spare_xz[9]                          |Net: dummy_3036                                               
  spare_logic_block/spare_xz[9] = 1                           |  spare_logic_block/proxyspare_xz[20] = 1                     
                                                              |                                                              
Net: mgmt_buffers/vccd                                        |Net: dummy_3077                                               
  mgmt_protect/vccd = 1                                       |  spare_logic_block/proxyspare_xz[20] = 1                     
                                                              |                                                              
Net: mgmt_buffers/vssd                                        |Net: dummy_3091                                               
  mgmt_protect/vssd = 1                                       |  spare_logic_block/proxyspare_xz[9] = 1                      
                                                              |                                                              
Net: dw_394166_241200#                                        |Net: dummy_2996                                               
  mgmt_protect/dw_201986_9164# = 1                            |  spare_logic_block/proxyspare_xz[21] = 1                     
                                                              |                                                              
Net: dw_386584_241220#                                        |Net: dummy_3037                                               
  mgmt_protect/dw_194404_9184# = 1                            |  spare_logic_block/proxyspare_xz[21] = 1                     
                                                              |                                                              
Net: mgmt_buffers/mprj2_logic_high_inst/vssd2                 |Net: dummy_3078                                               
  mgmt_protect/mprj2_logic_high_inst/vssd2 = 1                |  spare_logic_block/proxyspare_xz[21] = 1                     
                                                              |                                                              
Net: dw_193956_239226#                                        |Net: dummy_3145                                               
  mgmt_protect/dw_1776_7190# = 1                              |  mgmt_protect/proxyANTENNA__554__A/VGND = 1                  
                                                              |                                                              
Net: dw_263310_241106#                                        |Net: dummy_2997                                               
  mgmt_protect/dw_71130_9070# = 1                             |  spare_logic_block/proxyspare_xz[22] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[10]                           |Net: dummy_3038                                               
  housekeeping/mgmt_gpio_oeb[10] = 1                          |  spare_logic_block/proxyspare_xz[22] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[11]                           |Net: dummy_3079                                               
  housekeeping/mgmt_gpio_oeb[11] = 1                          |  spare_logic_block/proxyspare_xz[22] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[12]                           |Net: dummy_3146                                               
  housekeeping/mgmt_gpio_oeb[12] = 1                          |  mgmt_protect/proxyFILLER_5_2158/VGND = 1                    
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[13]                           |Net: dummy_2998                                               
  housekeeping/mgmt_gpio_oeb[13] = 1                          |  spare_logic_block/proxyspare_xz[23] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[14]                           |Net: dummy_3039                                               
  housekeeping/mgmt_gpio_oeb[14] = 1                          |  spare_logic_block/proxyspare_xz[23] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[15]                           |Net: dummy_3080                                               
  housekeeping/mgmt_gpio_oeb[15] = 1                          |  spare_logic_block/proxyspare_xz[23] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[16]                           |Net: dummy_3147                                               
  housekeeping/mgmt_gpio_oeb[16] = 1                          |  mgmt_protect/proxyinput519/VGND = 1                         
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[17]                           |Net: dummy_2999                                               
  housekeeping/mgmt_gpio_oeb[17] = 1                          |  spare_logic_block/proxyspare_xz[24] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[18]                           |Net: dummy_3040                                               
  housekeeping/mgmt_gpio_oeb[18] = 1                          |  spare_logic_block/proxyspare_xz[24] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[19]                           |Net: dummy_3081                                               
  housekeeping/mgmt_gpio_oeb[19] = 1                          |  spare_logic_block/proxyspare_xz[24] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[20]                           |Net: dummy_3007                                               
  housekeeping/mgmt_gpio_oeb[20] = 1                          |  spare_logic_block/proxyspare_xz[7] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[21]                           |Net: dummy_3000                                               
  housekeeping/mgmt_gpio_oeb[21] = 1                          |  spare_logic_block/proxyspare_xz[25] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[22]                           |Net: dummy_3041                                               
  housekeeping/mgmt_gpio_oeb[22] = 1                          |  spare_logic_block/proxyspare_xz[25] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[23]                           |Net: dummy_3082                                               
  housekeeping/mgmt_gpio_oeb[23] = 1                          |  spare_logic_block/proxyspare_xz[25] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[24]                           |Net: dummy_3008                                               
  housekeeping/mgmt_gpio_oeb[24] = 1                          |  spare_logic_block/proxyspare_xz[8] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[25]                           |Net: dummy_3001                                               
  housekeeping/mgmt_gpio_oeb[25] = 1                          |  spare_logic_block/proxyspare_xz[26] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[26]                           |Net: dummy_3042                                               
  housekeeping/mgmt_gpio_oeb[26] = 1                          |  spare_logic_block/proxyspare_xz[26] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[27]                           |Net: dummy_3083                                               
  housekeeping/mgmt_gpio_oeb[27] = 1                          |  spare_logic_block/proxyspare_xz[26] = 1                     
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[28]                           |Net: dummy_3009                                               
  housekeeping/mgmt_gpio_oeb[28] = 1                          |  spare_logic_block/proxyspare_xz[9] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[29]                           |Net: dummy_3002                                               
  housekeeping/mgmt_gpio_oeb[29] = 1                          |  spare_logic_block/proxyspare_xz[2] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[2]                            |Net: dummy_3043                                               
  housekeeping/mgmt_gpio_oeb[2] = 1                           |  spare_logic_block/proxyspare_xz[2] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[30]                           |Net: dummy_3084                                               
  housekeeping/mgmt_gpio_oeb[30] = 1                          |  spare_logic_block/proxyspare_xz[2] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[31]                           |Net: dummy_3049                                               
  housekeeping/mgmt_gpio_oeb[31] = 1                          |  spare_logic_block/proxyspare_xz[8] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[32]                           |Net: dummy_3003                                               
  housekeeping/mgmt_gpio_oeb[32] = 1                          |  spare_logic_block/proxyspare_xz[3] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[33]                           |Net: dummy_3044                                               
  housekeeping/mgmt_gpio_oeb[33] = 1                          |  spare_logic_block/proxyspare_xz[3] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[34]                           |Net: dummy_3085                                               
  housekeeping/mgmt_gpio_oeb[34] = 1                          |  spare_logic_block/proxyspare_xz[3] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[3]                            |Net: dummy_3048                                               
  housekeeping/mgmt_gpio_oeb[3] = 1                           |  spare_logic_block/proxyspare_xz[7] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[4]                            |Net: dummy_3004                                               
  housekeeping/mgmt_gpio_oeb[4] = 1                           |  spare_logic_block/proxyspare_xz[4] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[5]                            |Net: dummy_3045                                               
  housekeeping/mgmt_gpio_oeb[5] = 1                           |  spare_logic_block/proxyspare_xz[4] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[6]                            |Net: dummy_3086                                               
  housekeeping/mgmt_gpio_oeb[6] = 1                           |  spare_logic_block/proxyspare_xz[4] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[7]                            |Net: dummy_3050                                               
  housekeeping/mgmt_gpio_oeb[7] = 1                           |  spare_logic_block/proxyspare_xz[9] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[8]                            |Net: dummy_3005                                               
  housekeeping/mgmt_gpio_oeb[8] = 1                           |  spare_logic_block/proxyspare_xz[5] = 1                      
                                                              |                                                              
Net: housekeeping/mgmt_gpio_oeb[9]                            |Net: dummy_3046                                               
  housekeeping/mgmt_gpio_oeb[9] = 1                           |  spare_logic_block/proxyspare_xz[5] = 1                      
                                                              |                                                              
Net: housekeeping/pwr_ctrl_out[0]                             |Net: dummy_3087                                               
  housekeeping/pwr_ctrl_out[0] = 1                            |  spare_logic_block/proxyspare_xz[5] = 1                      
                                                              |                                                              
Net: housekeeping/pwr_ctrl_out[1]                             |Net: dummy_3144                                               
  housekeeping/pwr_ctrl_out[1] = 1                            |  mgmt_protect/proxyinput500/VPWR = 1                         
                                                              |                                                              
Net: housekeeping/pwr_ctrl_out[2]                             |Net: dummy_3006                                               
  housekeeping/pwr_ctrl_out[2] = 1                            |  spare_logic_block/proxyspare_xz[6] = 1                      
                                                              |                                                              
Net: housekeeping/pwr_ctrl_out[3]                             |Net: dummy_3047                                               
  housekeeping/pwr_ctrl_out[3] = 1                            |  spare_logic_block/proxyspare_xz[6] = 1                      
                                                              |                                                              
Net: dummy_3115                                               |Net: dummy_3115                                               
  spare_logic_block/proxyspare_xz = 1                         |  spare_logic_block/proxyspare_xz[18] = 1                     
                                                              |                                                              
Net: dummy_3122                                               |Net: dummy_3122                                               
  spare_logic_block/proxyspare_xz = 1                         |  spare_logic_block/proxyspare_xz[24] = 1                     
                                                              |                                                              
Net: dummy_3129                                               |Net: dummy_3129                                               
  spare_logic_block/proxyspare_xz = 1                         |  spare_logic_block/proxyspare_xz[6] = 1                      
                                                              |                                                              
Net: dummy_3136                                               |Net: dummy_3136                                               
  spare_logic_block/proxyspare_xz = 1                         |  mgmt_protect/proxyFILLER_1_1168/VGND = 1                    
                                                              |                                                              
Net: dummy_3116                                               |Net: dummy_3116                                               
  spare_logic_block/proxyspare_xi = 1                         |  spare_logic_block/proxyspare_xz[19] = 1                     
                                                              |                                                              
Net: dummy_3123                                               |Net: dummy_3123                                               
  spare_logic_block/proxyspare_xi = 1                         |  spare_logic_block/proxyspare_xz[25] = 1                     
                                                              |                                                              
Net: dummy_3130                                               |Net: dummy_3130                                               
  spare_logic_block/proxyspare_xi = 1                         |  spare_logic_block/proxyspare_xz[7] = 1                      
                                                              |                                                              
Net: dummy_3137                                               |Net: dummy_3137                                               
  spare_logic_block/proxyspare_xi = 1                         |  mgmt_protect/proxyFILLER_1_2164/VGND = 1                    
                                                              |                                                              
Net: dummy_3117                                               |Net: dummy_3117                                               
  spare_logic_block/proxyspare_xna = 1                        |  spare_logic_block/proxyspare_xz[1] = 1                      
                                                              |                                                              
Net: dummy_3124                                               |Net: dummy_3124                                               
  spare_logic_block/proxyspare_xna = 1                        |  spare_logic_block/proxyspare_xz[26] = 1                     
                                                              |                                                              
Net: dummy_3131                                               |Net: dummy_3131                                               
  spare_logic_block/proxyspare_xna = 1                        |  spare_logic_block/proxyspare_xz[8] = 1                      
                                                              |                                                              
Net: dummy_3138                                               |Net: dummy_3138                                               
  spare_logic_block/proxyspare_xna = 1                        |  mgmt_protect/proxyFILLER_5_1165/VGND = 1                    
                                                              |                                                              
Net: dummy_3118                                               |Net: dummy_3118                                               
  spare_logic_block/proxyspare_xno = 1                        |  spare_logic_block/proxyspare_xz[20] = 1                     
                                                              |                                                              
Net: dummy_3125                                               |Net: dummy_3125                                               
  spare_logic_block/proxyspare_xno = 1                        |  spare_logic_block/proxyspare_xz[2] = 1                      
                                                              |                                                              
Net: dummy_3132                                               |Net: dummy_3132                                               
  spare_logic_block/proxyspare_xno = 1                        |  spare_logic_block/proxyspare_xz[9] = 1                      
                                                              |                                                              
Net: dummy_3139                                               |Net: dummy_3139                                               
  spare_logic_block/proxyspare_xno = 1                        |  mgmt_protect/proxyuser_to_mprj_in_buffers\[56\]/VGND = 1    
                                                              |                                                              
Net: dummy_3119                                               |Net: dummy_3119                                               
  spare_logic_block/proxyspare_xmx = 1                        |  spare_logic_block/proxyspare_xz[21] = 1                     
                                                              |                                                              
Net: dummy_3126                                               |Net: dummy_3126                                               
  spare_logic_block/proxyspare_xmx = 1                        |  spare_logic_block/proxyspare_xz[3] = 1                      
                                                              |                                                              
Net: dummy_3133                                               |Net: dummy_3133                                               
  spare_logic_block/proxyspare_xmx = 1                        |  mgmt_protect/proxyFILLER_1_25/VPWR = 1                      
                                                              |                                                              
Net: dummy_3140                                               |Net: dummy_3140                                               
  spare_logic_block/proxyspare_xmx = 1                        |  mgmt_protect/proxyANTENNA_input255_A/VGND = 1               
                                                              |                                                              
Net: dummy_3120                                               |Net: dummy_3120                                               
  spare_logic_block/proxyspare_xfq = 1                        |  spare_logic_block/proxyspare_xz[22] = 1                     
                                                              |                                                              
Net: dummy_3127                                               |Net: dummy_3127                                               
  spare_logic_block/proxyspare_xfq = 1                        |  spare_logic_block/proxyspare_xz[4] = 1                      
                                                              |                                                              
Net: dummy_3134                                               |Net: dummy_3134                                               
  spare_logic_block/proxyspare_xfq = 1                        |  mgmt_protect/proxyANTENNA_input210_A/VGND = 1               
                                                              |                                                              
Net: dummy_3141                                               |Net: dummy_3141                                               
  spare_logic_block/proxyspare_xfq = 1                        |  mgmt_protect/proxyANTENNA_input209_A/VGND = 1               
                                                              |                                                              
Net: dummy_3121                                               |Net: dummy_3121                                               
  spare_logic_block/proxyspare_xfqn = 1                       |  spare_logic_block/proxyspare_xz[23] = 1                     
                                                              |                                                              
Net: dummy_3128                                               |Net: dummy_3128                                               
  spare_logic_block/proxyspare_xfqn = 1                       |  spare_logic_block/proxyspare_xz[5] = 1                      
                                                              |                                                              
Net: dummy_3135                                               |Net: dummy_3135                                               
  spare_logic_block/proxyspare_xfqn = 1                       |  mgmt_protect/proxyFILLER_1_1826/VGND = 1                    
                                                              |                                                              
Net: dummy_3142                                               |Net: dummy_3142                                               
  spare_logic_block/proxyspare_xfqn = 1                       |  mgmt_protect/proxyTAP_210/VPWR = 1                          
                                                              |                                                              
Net: dummy_3143                                               |Net: dummy_3143                                               
  housekeeping/proxypwr_ctrl_out = 1                          |  mgmt_protect/proxyFILLER_1_2307/VPWR = 1                    
                                                              |                                                              
Net: VSUBS                                                    |Net: dummy_3148                                               
  gpio_control_block/vssd = 38                                |  mgmt_protect/proxydw_201986_9164# = 1                       
  gpio_defaults_block/VGND = 33                               |                                                              
  digital_pll/VGND = 1                                        |                                                              
  chip_io/vssd = 1                                            |                                                              
  spare_logic_block/vssd = 4                                  |                                                              
  mgmt_core_wrapper/VGND = 1                                  |                                                              
  simple_por/vss1v8 = 1                                       |                                                              
  caravel_clocking/VGND = 1                                   |                                                              
  gpio_defaults_block_1803/VGND = 2                           |                                                              
  user_id_programming/VGND = 1                                |                                                              
  gpio_defaults_block_0403/VGND = 3                           |                                                              
  mgmt_protect/ANTENNA_input210_A/VGND = 1                    |                                                              
  mgmt_protect/FILLER_1_1826/VGND = 1                         |                                                              
  mgmt_protect/FILLER_1_1168/VGND = 1                         |                                                              
  mgmt_protect/FILLER_1_2164/VGND = 1                         |                                                              
  mgmt_protect/FILLER_5_1165/VGND = 1                         |                                                              
  mgmt_protect/user_to_mprj_in_buffers\[56\]/VGND = 1         |                                                              
  mgmt_protect/ANTENNA_input255_A/VGND = 1                    |                                                              
  mgmt_protect/ANTENNA_input209_A/VGND = 1                    |                                                              
  mgmt_protect/ANTENNA__554__A/VGND = 1                       |                                                              
  mgmt_protect/FILLER_5_2158/VGND = 1                         |                                                              
  mgmt_protect/input519/VGND = 1                              |                                                              
  mgmt_protect/ANTENNA__572__A/VGND = 1                       |                                                              
  mgmt_protect/FILLER_5_1817/VGND = 1                         |                                                              
  mgmt_protect/FILLER_5_197/VGND = 1                          |                                                              
  mgmt_protect/FILLER_5_517/VGND = 1                          |                                                              
  mgmt_protect/input384/VGND = 1                              |                                                              
  mgmt_protect/FILLER_5_2142/VGND = 1                         |                                                              
  mgmt_protect/input442/VGND = 1                              |                                                              
  mgmt_protect/FILLER_3_831/VGND = 1                          |                                                              
  mgmt_protect/ANTENNA_output728_A/VGND = 1                   |                                                              
  mgmt_protect/output659/VGND = 1                             |                                                              
  mgmt_protect/FILLER_3_193/VGND = 1                          |                                                              
  mgmt_protect/FILLER_5_849/VGND = 1                          |                                                              
  mgmt_protect/FILLER_3_2141/VGND = 1                         |                                                              
  mgmt_protect/FILLER_5_833/VGND = 1                          |                                                              
  mgmt_protect/user_to_mprj_in_buffers\[99\]/VGND = 1         |                                                              
  mgmt_protect/FILLER_5_185/VGND = 1                          |                                                              
  mgmt_protect/FILLER_3_517/VGND = 1                          |                                                              
  mgmt_protect/FILLER_3_1817/VGND = 1                         |                                                              
  mgmt_protect/FILLER_3_181/VGND = 1                          |                                                              
  mgmt_protect/ANTENNA_user_to_mprj_in_gates\[94\]_A/VGND = 1 |                                                              
  mgmt_protect/user_to_mprj_in_ena_buf\[96\]/VGND = 1         |                                                              
  mgmt_protect/FILLER_1_180/VGND = 1                          |                                                              
  xres_buf/LVGND = 1                                          |                                                              
  housekeeping/VGND = 1                                       |                                                              
                                                              |                                                              
Net: vccd_core                                                |Net: dummy_3149                                               
  gpio_control_block/vccd = 38                                |  mgmt_protect/proxyw_71130_9070# = 1                         
  gpio_defaults_block/VPWR = 33                               |                                                              
  digital_pll/VPWR = 1                                        |                                                              
  chip_io/vccd = 1                                            |                                                              
  spare_logic_block/vccd = 4                                  |                                                              
  mgmt_core_wrapper/VPWR = 1                                  |                                                              
  simple_por/vdd1v8 = 1                                       |                                                              
  caravel_clocking/VPWR = 1                                   |                                                              
  gpio_defaults_block_1803/VPWR = 2                           |                                                              
  user_id_programming/VPWR = 1                                |                                                              
  gpio_defaults_block_0403/VPWR = 3                           |                                                              
  mgmt_protect/FILLER_1_25/VPWR = 1                           |                                                              
  mgmt_protect/TAP_210/VPWR = 1                               |                                                              
  mgmt_protect/FILLER_1_2307/VPWR = 1                         |                                                              
  mgmt_protect/input500/VPWR = 1                              |                                                              
  mgmt_protect/FILLER_1_1013/VPWR = 1                         |                                                              
  mgmt_protect/input141/VPWR = 1                              |                                                              
  mgmt_protect/FILLER_1_1978/VPWR = 1                         |                                                              
  mgmt_protect/input171/VPWR = 1                              |                                                              
  mgmt_protect/input198/VPWR = 1                              |                                                              
  mgmt_protect/FILLER_1_345/VPWR = 1                          |                                                              
  mgmt_protect/input431/VPWR = 1                              |                                                              
  mgmt_protect/output775/VPWR = 1                             |                                                              
  mgmt_protect/FILLER_1_664/VPWR = 1                          |                                                              
  mgmt_protect/output739/VPWR = 1                             |                                                              
  mgmt_protect/FILLER_0_1659/VPWR = 1                         |                                                              
  mgmt_protect/output716/VPWR = 1                             |                                                              
  xres_buf/LVPWR = 1                                          |                                                              
  housekeeping/VPWR = 1                                       |                                                              
                                                              |                                                              
Net: pll/osc                                                  |Net: dummy_3150                                               
  digital_pll/osc = 1                                         |  mgmt_protect/proxyFILLER_1_1013/VPWR = 1                    
  chip_io/clock_core = 1                                      |                                                              
  caravel_clocking/ext_clk = 1                                |                                                              
                                                              |                                                              
Net: pll/resetb                                               |Net: dummy_3151                                               
  digital_pll/resetb = 1                                      |  mgmt_protect/proxyANTENNA__572__A/VGND = 1                  
  caravel_clocking/resetb = 1                                 |                                                              
  xres_buf/X = 1                                              |                                                              
                                                              |                                                              
Net: vdda1_core                                               |Net: vdda1_core                                               
  mgmt_protect/vdda1 = 1                                      |  mgmt_protect/vdda1 = 1                                      
  user_project_wrapper/vdda1 = 1                              |  user_project_wrapper/vdda1 = 1                              
  chip_io/vdda1 = 1                                           |  chip_io/vdda1 = 1                                           
                                                              |                                                              
Net: vdda2_core                                               |Net: vdda2_core                                               
  mgmt_protect/vdda2 = 1                                      |  mgmt_protect/vdda2 = 1                                      
  user_project_wrapper/vdda2 = 1                              |  user_project_wrapper/vdda2 = 1                              
  chip_io/vdda2 = 1                                           |  chip_io/vdda2 = 1                                           
                                                              |                                                              
Net: por/vdd3v3                                               |Net: dummy_3154                                               
  chip_io/vddio = 1                                           |  mgmt_protect/proxyFILLER_5_517/VGND = 1                     
  simple_por/vdd3v3 = 1                                       |                                                              
  xres_buf/VPWR = 1                                           |                                                              
                                                              |                                                              
Net: vssd2_core                                               |Net: vssd2_core                                               
  mgmt_protect/vssd2 = 1                                      |  mgmt_protect/vssd2 = 1                                      
  user_project_wrapper/vssd2 = 1                              |  user_project_wrapper/vssd2 = 1                              
  chip_io/vssd2 = 1                                           |  chip_io/vssd2 = 1                                           
                                                              |                                                              
Net: vssa2_core                                               |Net: vssa2_core                                               
  mgmt_protect/vssa2 = 1                                      |  mgmt_protect/vssa2 = 1                                      
  user_project_wrapper/vssa2 = 1                              |  user_project_wrapper/vssa2 = 1                              
  chip_io/vssa2 = 1                                           |  chip_io/vssa2 = 1                                           
                                                              |                                                              
Net: por/vss3v3                                               |Net: dummy_3157                                               
  chip_io/vssio = 1                                           |  mgmt_protect/proxymprj2_logic_high_inst/vccd2 = 1           
  simple_por/vss3v3 = 1                                       |                                                              
  xres_buf/VGND = 1                                           |                                                              
                                                              |                                                              
Net: vssa1_core                                               |Net: vssa1_core                                               
  mgmt_protect/vssa1 = 1                                      |  mgmt_protect/vssa1 = 1                                      
  user_project_wrapper/vssa1 = 1                              |  user_project_wrapper/vssa1 = 1                              
  chip_io/vssa1 = 1                                           |  chip_io/vssa1 = 1                                           
                                                              |                                                              
Net: soc/mprj_adr_o[0]                                        |Net: dummy_3159                                               
  mgmt_core_wrapper/mprj_adr_o[0] = 1                         |  mgmt_protect/proxyinput141/VPWR = 1                         
  mgmt_protect/mprj_adr_o_core[0] = 1                         |                                                              
  housekeeping/wb_adr_i[0] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[10]                                       |Net: dummy_3160                                               
  mgmt_core_wrapper/mprj_adr_o[10] = 1                        |  mgmt_protect/proxyinput442/VGND = 1                         
  mgmt_protect/mprj_adr_o_core[10] = 1                        |                                                              
  housekeeping/wb_adr_i[10] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[11]                                       |Net: dummy_3161                                               
  mgmt_core_wrapper/mprj_adr_o[11] = 1                        |  mgmt_protect/proxyFILLER_3_831/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[11] = 1                        |                                                              
  housekeeping/wb_adr_i[11] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[12]                                       |Net: dummy_3162                                               
  mgmt_core_wrapper/mprj_adr_o[12] = 1                        |  mgmt_protect/proxyANTENNA_output728_A/VGND = 1              
  mgmt_protect/mprj_adr_o_core[12] = 1                        |                                                              
  housekeeping/wb_adr_i[12] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[13]                                       |Net: dummy_3163                                               
  mgmt_core_wrapper/mprj_adr_o[13] = 1                        |  mgmt_protect/proxydw_194404_9184# = 1                       
  mgmt_protect/mprj_adr_o_core[13] = 1                        |                                                              
  housekeeping/wb_adr_i[13] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[14]                                       |Net: dummy_3164                                               
  mgmt_core_wrapper/mprj_adr_o[14] = 1                        |  mgmt_protect/proxyFILLER_1_1978/VPWR = 1                    
  mgmt_protect/mprj_adr_o_core[14] = 1                        |                                                              
  housekeeping/wb_adr_i[14] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[15]                                       |Net: dummy_3165                                               
  mgmt_core_wrapper/mprj_adr_o[15] = 1                        |  mgmt_protect/proxyoutput659/VGND = 1                        
  mgmt_protect/mprj_adr_o_core[15] = 1                        |                                                              
  housekeeping/wb_adr_i[15] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[16]                                       |Net: dummy_3166                                               
  mgmt_core_wrapper/mprj_adr_o[16] = 1                        |  mgmt_protect/proxyw_194404_9184# = 1                        
  mgmt_protect/mprj_adr_o_core[16] = 1                        |                                                              
  housekeeping/wb_adr_i[16] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[17]                                       |Net: dummy_3167                                               
  mgmt_core_wrapper/mprj_adr_o[17] = 1                        |  mgmt_protect/proxyFILLER_3_193/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[17] = 1                        |                                                              
  housekeeping/wb_adr_i[17] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[18]                                       |Net: dummy_3168                                               
  mgmt_core_wrapper/mprj_adr_o[18] = 1                        |  mgmt_protect/proxyinput171/VPWR = 1                         
  mgmt_protect/mprj_adr_o_core[18] = 1                        |                                                              
  housekeeping/wb_adr_i[18] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[19]                                       |Net: dummy_3169                                               
  mgmt_core_wrapper/mprj_adr_o[19] = 1                        |  mgmt_protect/proxyFILLER_5_849/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[19] = 1                        |                                                              
  housekeeping/wb_adr_i[19] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[1]                                        |Net: dummy_3170                                               
  mgmt_core_wrapper/mprj_adr_o[1] = 1                         |  mgmt_protect/proxyFILLER_3_2141/VGND = 1                    
  mgmt_protect/mprj_adr_o_core[1] = 1                         |                                                              
  housekeeping/wb_adr_i[1] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[20]                                       |Net: dummy_3171                                               
  mgmt_core_wrapper/mprj_adr_o[20] = 1                        |  mgmt_protect/proxyFILLER_5_833/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[20] = 1                        |                                                              
  housekeeping/wb_adr_i[20] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[21]                                       |Net: dummy_3172                                               
  mgmt_core_wrapper/mprj_adr_o[21] = 1                        |  mgmt_protect/proxyuser_to_mprj_in_buffers\[99\]/VGND = 1    
  mgmt_protect/mprj_adr_o_core[21] = 1                        |                                                              
  housekeeping/wb_adr_i[21] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[22]                                       |Net: dummy_3173                                               
  mgmt_core_wrapper/mprj_adr_o[22] = 1                        |  mgmt_protect/proxyFILLER_5_185/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[22] = 1                        |                                                              
  housekeeping/wb_adr_i[22] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[23]                                       |Net: dummy_3174                                               
  mgmt_core_wrapper/mprj_adr_o[23] = 1                        |  mgmt_protect/proxypowergood_check/vssa2 = 1                 
  mgmt_protect/mprj_adr_o_core[23] = 1                        |                                                              
  housekeeping/wb_adr_i[23] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[24]                                       |Net: dummy_3175                                               
  mgmt_core_wrapper/mprj_adr_o[24] = 1                        |  mgmt_protect/proxyinput198/VPWR = 1                         
  mgmt_protect/mprj_adr_o_core[24] = 1                        |                                                              
  housekeeping/wb_adr_i[24] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[25]                                       |Net: dummy_3176                                               
  mgmt_core_wrapper/mprj_adr_o[25] = 1                        |  mgmt_protect/proxyFILLER_3_517/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[25] = 1                        |                                                              
  housekeeping/wb_adr_i[25] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[26]                                       |Net: dummy_3177                                               
  mgmt_core_wrapper/mprj_adr_o[26] = 1                        |  mgmt_protect/proxyFILLER_1_345/VPWR = 1                     
  mgmt_protect/mprj_adr_o_core[26] = 1                        |                                                              
  housekeeping/wb_adr_i[26] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[27]                                       |Net: dummy_3178                                               
  mgmt_core_wrapper/mprj_adr_o[27] = 1                        |  mgmt_protect/proxyinput431/VPWR = 1                         
  mgmt_protect/mprj_adr_o_core[27] = 1                        |                                                              
  housekeeping/wb_adr_i[27] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[28]                                       |Net: dummy_3179                                               
  mgmt_core_wrapper/mprj_adr_o[28] = 1                        |  mgmt_protect/proxyFILLER_3_1817/VGND = 1                    
  mgmt_protect/mprj_adr_o_core[28] = 1                        |                                                              
  housekeeping/wb_adr_i[28] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[29]                                       |Net: dummy_3180                                               
  mgmt_core_wrapper/mprj_adr_o[29] = 1                        |  mgmt_protect/proxyFILLER_3_181/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[29] = 1                        |                                                              
  housekeeping/wb_adr_i[29] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[2]                                        |Net: dummy_3181                                               
  mgmt_core_wrapper/mprj_adr_o[2] = 1                         |  mgmt_protect/proxyANTENNA_user_to_mprj_in_gates\[94\]_A/VGN 
  mgmt_protect/mprj_adr_o_core[2] = 1                         |                                                              
  housekeeping/wb_adr_i[2] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[30]                                       |Net: dummy_3182                                               
  mgmt_core_wrapper/mprj_adr_o[30] = 1                        |  mgmt_protect/proxyoutput775/VPWR = 1                        
  mgmt_protect/mprj_adr_o_core[30] = 1                        |                                                              
  housekeeping/wb_adr_i[30] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[31]                                       |Net: dummy_3183                                               
  mgmt_core_wrapper/mprj_adr_o[31] = 1                        |  mgmt_protect/proxyuser_to_mprj_in_ena_buf\[96\]/VGND = 1    
  mgmt_protect/mprj_adr_o_core[31] = 1                        |                                                              
  housekeeping/wb_adr_i[31] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[3]                                        |Net: dummy_3184                                               
  mgmt_core_wrapper/mprj_adr_o[3] = 1                         |  mgmt_protect/proxymprj2_logic_high_inst/vssd2 = 1           
  mgmt_protect/mprj_adr_o_core[3] = 1                         |                                                              
  housekeeping/wb_adr_i[3] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[4]                                        |Net: dummy_3185                                               
  mgmt_core_wrapper/mprj_adr_o[4] = 1                         |  mgmt_protect/proxypowergood_check/vssa1 = 1                 
  mgmt_protect/mprj_adr_o_core[4] = 1                         |                                                              
  housekeeping/wb_adr_i[4] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[5]                                        |Net: dummy_3186                                               
  mgmt_core_wrapper/mprj_adr_o[5] = 1                         |  mgmt_protect/proxydw_1776_7190# = 1                         
  mgmt_protect/mprj_adr_o_core[5] = 1                         |                                                              
  housekeeping/wb_adr_i[5] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[6]                                        |Net: dummy_3187                                               
  mgmt_core_wrapper/mprj_adr_o[6] = 1                         |  mgmt_protect/proxyFILLER_1_180/VGND = 1                     
  mgmt_protect/mprj_adr_o_core[6] = 1                         |                                                              
  housekeeping/wb_adr_i[6] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[7]                                        |Net: dummy_3188                                               
  mgmt_core_wrapper/mprj_adr_o[7] = 1                         |  mgmt_protect/proxydw_71130_9070# = 1                        
  mgmt_protect/mprj_adr_o_core[7] = 1                         |                                                              
  housekeeping/wb_adr_i[7] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[8]                                        |Net: dummy_3189                                               
  mgmt_core_wrapper/mprj_adr_o[8] = 1                         |  mgmt_protect/proxyFILLER_1_664/VPWR = 1                     
  mgmt_protect/mprj_adr_o_core[8] = 1                         |                                                              
  housekeeping/wb_adr_i[8] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_adr_o[9]                                        |Net: dummy_3190                                               
  mgmt_core_wrapper/mprj_adr_o[9] = 1                         |  mgmt_protect/proxyoutput739/VPWR = 1                        
  mgmt_protect/mprj_adr_o_core[9] = 1                         |                                                              
  housekeeping/wb_adr_i[9] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[0]                                        |Net: dummy_3191                                               
  mgmt_core_wrapper/mprj_dat_o[0] = 1                         |  mgmt_protect/proxyFILLER_0_1659/VPWR = 1                    
  mgmt_protect/mprj_dat_o_core[0] = 1                         |                                                              
  housekeeping/wb_dat_i[0] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[10]                                       |Net: dummy_3192                                               
  mgmt_core_wrapper/mprj_dat_o[10] = 1                        |  mgmt_protect/proxyoutput716/VPWR = 1                        
  mgmt_protect/mprj_dat_o_core[10] = 1                        |                                                              
  housekeeping/wb_dat_i[10] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[11]                                       |Net: dummy_3193                                               
  mgmt_core_wrapper/mprj_dat_o[11] = 1                        |  mgmt_protect/proxymprj_logic_high_inst/vssd1 = 1            
  mgmt_protect/mprj_dat_o_core[11] = 1                        |                                                              
  housekeeping/wb_dat_i[11] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[12]                                       |Net: dummy_3194                                               
  mgmt_core_wrapper/mprj_dat_o[12] = 1                        |  housekeeping/proxypwr_ctrl_out[0] = 1                       
  mgmt_protect/mprj_dat_o_core[12] = 1                        |                                                              
  housekeeping/wb_dat_i[12] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[13]                                       |Net: dummy_3195                                               
  mgmt_core_wrapper/mprj_dat_o[13] = 1                        |  housekeeping/proxypwr_ctrl_out[1] = 1                       
  mgmt_protect/mprj_dat_o_core[13] = 1                        |                                                              
  housekeeping/wb_dat_i[13] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[14]                                       |Net: dummy_3196                                               
  mgmt_core_wrapper/mprj_dat_o[14] = 1                        |  housekeeping/proxypwr_ctrl_out[2] = 1                       
  mgmt_protect/mprj_dat_o_core[14] = 1                        |                                                              
  housekeeping/wb_dat_i[14] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[15]                                       |Net: dummy_3197                                               
  mgmt_core_wrapper/mprj_dat_o[15] = 1                        |  housekeeping/proxypwr_ctrl_out[3] = 1                       
  mgmt_protect/mprj_dat_o_core[15] = 1                        |                                                              
  housekeeping/wb_dat_i[15] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[16]                                       |Net: clock_core                                               
  mgmt_core_wrapper/mprj_dat_o[16] = 1                        |  caravel_clocking/ext_clk = 1                                
  mgmt_protect/mprj_dat_o_core[16] = 1                        |  chip_io/clock_core = 1                                      
  housekeeping/wb_dat_i[16] = 1                               |  digital_pll/osc = 1                                         
                                                              |                                                              
Net: soc/mprj_dat_o[17]                                       |Net: rstb_l                                                   
  mgmt_core_wrapper/mprj_dat_o[17] = 1                        |  caravel_clocking/resetb = 1                                 
  mgmt_protect/mprj_dat_o_core[17] = 1                        |  digital_pll/resetb = 1                                      
  housekeeping/wb_dat_i[17] = 1                               |  xres_buf/X = 1                                              
                                                              |                                                              
Net: soc/mprj_dat_o[18]                                       |Net: caravel_clk2                                             
  mgmt_core_wrapper/mprj_dat_o[18] = 1                        |  caravel_clocking/user_clk = 1                               
  mgmt_protect/mprj_dat_o_core[18] = 1                        |  housekeeping/user_clock = 1                                 
  housekeeping/wb_dat_i[18] = 1                               |  mgmt_protect/caravel_clk2 = 1                               
                                                              |                                                              
Net: soc/mprj_dat_o[19]                                       |Net: \gpio_resetn_1_shifted[0]                                
  mgmt_core_wrapper/mprj_dat_o[19] = 1                        |  gpio_control_block/resetn = 2                               
  mgmt_protect/mprj_dat_o_core[19] = 1                        |  housekeeping/serial_resetn = 1                              
  housekeeping/wb_dat_i[19] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[1]                                        |Net: \gpio_clock_1_shifted[0]                                 
  mgmt_core_wrapper/mprj_dat_o[1] = 1                         |  gpio_control_block/serial_clock = 2                         
  mgmt_protect/mprj_dat_o_core[1] = 1                         |  housekeeping/serial_clock = 1                               
  housekeeping/wb_dat_i[1] = 1                                |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[20]                                       |Net: \gpio_load_1_shifted[0]                                  
  mgmt_core_wrapper/mprj_dat_o[20] = 1                        |  gpio_control_block/serial_load = 2                          
  mgmt_protect/mprj_dat_o_core[20] = 1                        |  housekeeping/serial_load = 1                                
  housekeeping/wb_dat_i[20] = 1                               |                                                              
                                                              |                                                              
Net: soc/mprj_dat_o[21]                                       |Net: \mprj_adr_o_core[31]                                     
  mgmt_core_wrapper/mprj_dat_o[21] = 1                        |  housekeeping/wb_adr_i[31] = 1                               
  mgmt_protect/mprj_dat_o_core[21] = 1                        |  mgmt_protect/mprj_adr_o_core[31] = 1                        
  housekeeping/wb_dat_i[21] = 1                               |  mgmt_core_wrapper/mprj_adr_o[31] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[22]                                       |Net: \mprj_adr_o_core[30]                                     
  mgmt_core_wrapper/mprj_dat_o[22] = 1                        |  housekeeping/wb_adr_i[30] = 1                               
  mgmt_protect/mprj_dat_o_core[22] = 1                        |  mgmt_protect/mprj_adr_o_core[30] = 1                        
  housekeeping/wb_dat_i[22] = 1                               |  mgmt_core_wrapper/mprj_adr_o[30] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[23]                                       |Net: \mprj_adr_o_core[29]                                     
  mgmt_core_wrapper/mprj_dat_o[23] = 1                        |  housekeeping/wb_adr_i[29] = 1                               
  mgmt_protect/mprj_dat_o_core[23] = 1                        |  mgmt_protect/mprj_adr_o_core[29] = 1                        
  housekeeping/wb_dat_i[23] = 1                               |  mgmt_core_wrapper/mprj_adr_o[29] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[24]                                       |Net: \mprj_adr_o_core[28]                                     
  mgmt_core_wrapper/mprj_dat_o[24] = 1                        |  housekeeping/wb_adr_i[28] = 1                               
  mgmt_protect/mprj_dat_o_core[24] = 1                        |  mgmt_protect/mprj_adr_o_core[28] = 1                        
  housekeeping/wb_dat_i[24] = 1                               |  mgmt_core_wrapper/mprj_adr_o[28] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[25]                                       |Net: \mprj_adr_o_core[27]                                     
  mgmt_core_wrapper/mprj_dat_o[25] = 1                        |  housekeeping/wb_adr_i[27] = 1                               
  mgmt_protect/mprj_dat_o_core[25] = 1                        |  mgmt_protect/mprj_adr_o_core[27] = 1                        
  housekeeping/wb_dat_i[25] = 1                               |  mgmt_core_wrapper/mprj_adr_o[27] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[26]                                       |Net: \mprj_adr_o_core[26]                                     
  mgmt_core_wrapper/mprj_dat_o[26] = 1                        |  housekeeping/wb_adr_i[26] = 1                               
  mgmt_protect/mprj_dat_o_core[26] = 1                        |  mgmt_protect/mprj_adr_o_core[26] = 1                        
  housekeeping/wb_dat_i[26] = 1                               |  mgmt_core_wrapper/mprj_adr_o[26] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[27]                                       |Net: \mprj_adr_o_core[25]                                     
  mgmt_core_wrapper/mprj_dat_o[27] = 1                        |  housekeeping/wb_adr_i[25] = 1                               
  mgmt_protect/mprj_dat_o_core[27] = 1                        |  mgmt_protect/mprj_adr_o_core[25] = 1                        
  housekeeping/wb_dat_i[27] = 1                               |  mgmt_core_wrapper/mprj_adr_o[25] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[28]                                       |Net: \mprj_adr_o_core[24]                                     
  mgmt_core_wrapper/mprj_dat_o[28] = 1                        |  housekeeping/wb_adr_i[24] = 1                               
  mgmt_protect/mprj_dat_o_core[28] = 1                        |  mgmt_protect/mprj_adr_o_core[24] = 1                        
  housekeeping/wb_dat_i[28] = 1                               |  mgmt_core_wrapper/mprj_adr_o[24] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[29]                                       |Net: \mprj_adr_o_core[23]                                     
  mgmt_core_wrapper/mprj_dat_o[29] = 1                        |  housekeeping/wb_adr_i[23] = 1                               
  mgmt_protect/mprj_dat_o_core[29] = 1                        |  mgmt_protect/mprj_adr_o_core[23] = 1                        
  housekeeping/wb_dat_i[29] = 1                               |  mgmt_core_wrapper/mprj_adr_o[23] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[2]                                        |Net: \mprj_adr_o_core[22]                                     
  mgmt_core_wrapper/mprj_dat_o[2] = 1                         |  housekeeping/wb_adr_i[22] = 1                               
  mgmt_protect/mprj_dat_o_core[2] = 1                         |  mgmt_protect/mprj_adr_o_core[22] = 1                        
  housekeeping/wb_dat_i[2] = 1                                |  mgmt_core_wrapper/mprj_adr_o[22] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[30]                                       |Net: \mprj_adr_o_core[21]                                     
  mgmt_core_wrapper/mprj_dat_o[30] = 1                        |  housekeeping/wb_adr_i[21] = 1                               
  mgmt_protect/mprj_dat_o_core[30] = 1                        |  mgmt_protect/mprj_adr_o_core[21] = 1                        
  housekeeping/wb_dat_i[30] = 1                               |  mgmt_core_wrapper/mprj_adr_o[21] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[31]                                       |Net: \mprj_adr_o_core[20]                                     
  mgmt_core_wrapper/mprj_dat_o[31] = 1                        |  housekeeping/wb_adr_i[20] = 1                               
  mgmt_protect/mprj_dat_o_core[31] = 1                        |  mgmt_protect/mprj_adr_o_core[20] = 1                        
  housekeeping/wb_dat_i[31] = 1                               |  mgmt_core_wrapper/mprj_adr_o[20] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[3]                                        |Net: \mprj_adr_o_core[19]                                     
  mgmt_core_wrapper/mprj_dat_o[3] = 1                         |  housekeeping/wb_adr_i[19] = 1                               
  mgmt_protect/mprj_dat_o_core[3] = 1                         |  mgmt_protect/mprj_adr_o_core[19] = 1                        
  housekeeping/wb_dat_i[3] = 1                                |  mgmt_core_wrapper/mprj_adr_o[19] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[4]                                        |Net: \mprj_adr_o_core[18]                                     
  mgmt_core_wrapper/mprj_dat_o[4] = 1                         |  housekeeping/wb_adr_i[18] = 1                               
  mgmt_protect/mprj_dat_o_core[4] = 1                         |  mgmt_protect/mprj_adr_o_core[18] = 1                        
  housekeeping/wb_dat_i[4] = 1                                |  mgmt_core_wrapper/mprj_adr_o[18] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[5]                                        |Net: \mprj_adr_o_core[17]                                     
  mgmt_core_wrapper/mprj_dat_o[5] = 1                         |  housekeeping/wb_adr_i[17] = 1                               
  mgmt_protect/mprj_dat_o_core[5] = 1                         |  mgmt_protect/mprj_adr_o_core[17] = 1                        
  housekeeping/wb_dat_i[5] = 1                                |  mgmt_core_wrapper/mprj_adr_o[17] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[6]                                        |Net: \mprj_adr_o_core[16]                                     
  mgmt_core_wrapper/mprj_dat_o[6] = 1                         |  housekeeping/wb_adr_i[16] = 1                               
  mgmt_protect/mprj_dat_o_core[6] = 1                         |  mgmt_protect/mprj_adr_o_core[16] = 1                        
  housekeeping/wb_dat_i[6] = 1                                |  mgmt_core_wrapper/mprj_adr_o[16] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[7]                                        |Net: \mprj_adr_o_core[15]                                     
  mgmt_core_wrapper/mprj_dat_o[7] = 1                         |  housekeeping/wb_adr_i[15] = 1                               
  mgmt_protect/mprj_dat_o_core[7] = 1                         |  mgmt_protect/mprj_adr_o_core[15] = 1                        
  housekeeping/wb_dat_i[7] = 1                                |  mgmt_core_wrapper/mprj_adr_o[15] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[8]                                        |Net: \mprj_adr_o_core[14]                                     
  mgmt_core_wrapper/mprj_dat_o[8] = 1                         |  housekeeping/wb_adr_i[14] = 1                               
  mgmt_protect/mprj_dat_o_core[8] = 1                         |  mgmt_protect/mprj_adr_o_core[14] = 1                        
  housekeeping/wb_dat_i[8] = 1                                |  mgmt_core_wrapper/mprj_adr_o[14] = 1                        
                                                              |                                                              
Net: soc/mprj_dat_o[9]                                        |Net: \mprj_adr_o_core[13]                                     
  mgmt_core_wrapper/mprj_dat_o[9] = 1                         |  housekeeping/wb_adr_i[13] = 1                               
  mgmt_protect/mprj_dat_o_core[9] = 1                         |  mgmt_protect/mprj_adr_o_core[13] = 1                        
  housekeeping/wb_dat_i[9] = 1                                |  mgmt_core_wrapper/mprj_adr_o[13] = 1                        
                                                              |                                                              
Net: soc/mprj_sel_o[0]                                        |Net: \mprj_adr_o_core[12]                                     
  mgmt_core_wrapper/mprj_sel_o[0] = 1                         |  housekeeping/wb_adr_i[12] = 1                               
  mgmt_protect/mprj_sel_o_core[0] = 1                         |  mgmt_protect/mprj_adr_o_core[12] = 1                        
  housekeeping/wb_sel_i[0] = 1                                |  mgmt_core_wrapper/mprj_adr_o[12] = 1                        
                                                              |                                                              
Net: soc/mprj_sel_o[1]                                        |Net: \mprj_adr_o_core[11]                                     
  mgmt_core_wrapper/mprj_sel_o[1] = 1                         |  housekeeping/wb_adr_i[11] = 1                               
  mgmt_protect/mprj_sel_o_core[1] = 1                         |  mgmt_protect/mprj_adr_o_core[11] = 1                        
  housekeeping/wb_sel_i[1] = 1                                |  mgmt_core_wrapper/mprj_adr_o[11] = 1                        
                                                              |                                                              
Net: soc/mprj_sel_o[2]                                        |Net: \mprj_adr_o_core[10]                                     
  mgmt_core_wrapper/mprj_sel_o[2] = 1                         |  housekeeping/wb_adr_i[10] = 1                               
  mgmt_protect/mprj_sel_o_core[2] = 1                         |  mgmt_protect/mprj_adr_o_core[10] = 1                        
  housekeeping/wb_sel_i[2] = 1                                |  mgmt_core_wrapper/mprj_adr_o[10] = 1                        
                                                              |                                                              
Net: soc/mprj_sel_o[3]                                        |Net: \mprj_adr_o_core[9]                                      
  mgmt_core_wrapper/mprj_sel_o[3] = 1                         |  housekeeping/wb_adr_i[9] = 1                                
  mgmt_protect/mprj_sel_o_core[3] = 1                         |  mgmt_protect/mprj_adr_o_core[9] = 1                         
  housekeeping/wb_sel_i[3] = 1                                |  mgmt_core_wrapper/mprj_adr_o[9] = 1                         
                                                              |                                                              
Net: soc/mprj_we_o                                            |Net: \mprj_adr_o_core[8]                                      
  mgmt_core_wrapper/mprj_we_o = 1                             |  housekeeping/wb_adr_i[8] = 1                                
  mgmt_protect/mprj_we_o_core = 1                             |  mgmt_protect/mprj_adr_o_core[8] = 1                         
  housekeeping/wb_we_i = 1                                    |  mgmt_core_wrapper/mprj_adr_o[8] = 1                         
                                                              |                                                              
Net: clocking/user_clk                                        |Net: \mprj_adr_o_core[7]                                      
  caravel_clocking/user_clk = 1                               |  housekeeping/wb_adr_i[7] = 1                                
  mgmt_protect/caravel_clk2 = 1                               |  mgmt_protect/mprj_adr_o_core[7] = 1                         
  housekeeping/user_clock = 1                                 |  mgmt_core_wrapper/mprj_adr_o[7] = 1                         
                                                              |                                                              
Net: housekeeping/serial_resetn                               |Net: \mprj_adr_o_core[6]                                      
  gpio_control_block/resetn = 2                               |  housekeeping/wb_adr_i[6] = 1                                
  housekeeping/serial_resetn = 1                              |  mgmt_protect/mprj_adr_o_core[6] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[6] = 1                         
                                                              |                                                              
Net: housekeeping/serial_clock                                |Net: \mprj_adr_o_core[5]                                      
  gpio_control_block/serial_clock = 2                         |  housekeeping/wb_adr_i[5] = 1                                
  housekeeping/serial_clock = 1                               |  mgmt_protect/mprj_adr_o_core[5] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[5] = 1                         
                                                              |                                                              
Net: housekeeping/serial_load                                 |Net: \mprj_adr_o_core[4]                                      
  gpio_control_block/serial_load = 2                          |  housekeeping/wb_adr_i[4] = 1                                
  housekeeping/serial_load = 1                                |  mgmt_protect/mprj_adr_o_core[4] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[4] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_adr_o_core[3]                                      
                                                              |  housekeeping/wb_adr_i[3] = 1                                
                                                              |  mgmt_protect/mprj_adr_o_core[3] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[3] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_adr_o_core[2]                                      
                                                              |  housekeeping/wb_adr_i[2] = 1                                
                                                              |  mgmt_protect/mprj_adr_o_core[2] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[2] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_adr_o_core[1]                                      
                                                              |  housekeeping/wb_adr_i[1] = 1                                
                                                              |  mgmt_protect/mprj_adr_o_core[1] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[1] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_adr_o_core[0]                                      
                                                              |  housekeeping/wb_adr_i[0] = 1                                
                                                              |  mgmt_protect/mprj_adr_o_core[0] = 1                         
                                                              |  mgmt_core_wrapper/mprj_adr_o[0] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[31]                                     
                                                              |  housekeeping/wb_dat_i[31] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[31] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[31] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[30]                                     
                                                              |  housekeeping/wb_dat_i[30] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[30] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[30] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[29]                                     
                                                              |  housekeeping/wb_dat_i[29] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[29] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[29] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[28]                                     
                                                              |  housekeeping/wb_dat_i[28] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[28] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[28] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[27]                                     
                                                              |  housekeeping/wb_dat_i[27] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[27] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[27] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[26]                                     
                                                              |  housekeeping/wb_dat_i[26] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[26] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[26] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[25]                                     
                                                              |  housekeeping/wb_dat_i[25] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[25] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[25] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[24]                                     
                                                              |  housekeeping/wb_dat_i[24] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[24] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[24] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[23]                                     
                                                              |  housekeeping/wb_dat_i[23] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[23] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[23] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[22]                                     
                                                              |  housekeeping/wb_dat_i[22] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[22] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[22] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[21]                                     
                                                              |  housekeeping/wb_dat_i[21] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[21] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[21] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[20]                                     
                                                              |  housekeeping/wb_dat_i[20] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[20] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[20] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[19]                                     
                                                              |  housekeeping/wb_dat_i[19] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[19] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[19] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[18]                                     
                                                              |  housekeeping/wb_dat_i[18] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[18] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[18] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[17]                                     
                                                              |  housekeeping/wb_dat_i[17] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[17] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[17] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[16]                                     
                                                              |  housekeeping/wb_dat_i[16] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[16] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[16] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[15]                                     
                                                              |  housekeeping/wb_dat_i[15] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[15] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[15] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[14]                                     
                                                              |  housekeeping/wb_dat_i[14] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[14] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[14] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[13]                                     
                                                              |  housekeeping/wb_dat_i[13] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[13] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[13] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[12]                                     
                                                              |  housekeeping/wb_dat_i[12] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[12] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[12] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[11]                                     
                                                              |  housekeeping/wb_dat_i[11] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[11] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[11] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[10]                                     
                                                              |  housekeeping/wb_dat_i[10] = 1                               
                                                              |  mgmt_protect/mprj_dat_o_core[10] = 1                        
                                                              |  mgmt_core_wrapper/mprj_dat_o[10] = 1                        
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[9]                                      
                                                              |  housekeeping/wb_dat_i[9] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[9] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[9] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[8]                                      
                                                              |  housekeeping/wb_dat_i[8] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[8] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[8] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[7]                                      
                                                              |  housekeeping/wb_dat_i[7] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[7] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[7] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[6]                                      
                                                              |  housekeeping/wb_dat_i[6] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[6] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[6] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[5]                                      
                                                              |  housekeeping/wb_dat_i[5] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[5] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[5] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[4]                                      
                                                              |  housekeeping/wb_dat_i[4] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[4] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[4] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[3]                                      
                                                              |  housekeeping/wb_dat_i[3] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[3] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[3] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[2]                                      
                                                              |  housekeeping/wb_dat_i[2] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[2] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[2] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[1]                                      
                                                              |  housekeeping/wb_dat_i[1] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[1] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[1] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_dat_o_core[0]                                      
                                                              |  housekeeping/wb_dat_i[0] = 1                                
                                                              |  mgmt_protect/mprj_dat_o_core[0] = 1                         
                                                              |  mgmt_core_wrapper/mprj_dat_o[0] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_sel_o_core[3]                                      
                                                              |  housekeeping/wb_sel_i[3] = 1                                
                                                              |  mgmt_protect/mprj_sel_o_core[3] = 1                         
                                                              |  mgmt_core_wrapper/mprj_sel_o[3] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_sel_o_core[2]                                      
                                                              |  housekeeping/wb_sel_i[2] = 1                                
                                                              |  mgmt_protect/mprj_sel_o_core[2] = 1                         
                                                              |  mgmt_core_wrapper/mprj_sel_o[2] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_sel_o_core[1]                                      
                                                              |  housekeeping/wb_sel_i[1] = 1                                
                                                              |  mgmt_protect/mprj_sel_o_core[1] = 1                         
                                                              |  mgmt_core_wrapper/mprj_sel_o[1] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: \mprj_sel_o_core[0]                                      
                                                              |  housekeeping/wb_sel_i[0] = 1                                
                                                              |  mgmt_protect/mprj_sel_o_core[0] = 1                         
                                                              |  mgmt_core_wrapper/mprj_sel_o[0] = 1                         
                                                              |                                                              
(no matching net)                                             |Net: mprj_we_o_core                                           
                                                              |  housekeeping/wb_we_i = 1                                    
                                                              |  mgmt_protect/mprj_we_o_core = 1                             
                                                              |  mgmt_core_wrapper/mprj_we_o = 1                             
                                                              |                                                              
(no matching net)                                             |Net: \mgmt_io_in[10]                                          
                                                              |  gpio_control_block/mgmt_gpio_in = 1                         
                                                              |  gpio_control_block/mgmt_gpio_out = 1                        
                                                              |  housekeeping/mgmt_gpio_in[10] = 1                           
                                                              |  housekeeping/mgmt_gpio_out[10] = 1                          
                                                              |                                                              
(no matching net)                                             |Net: dummy_3152                                               
                                                              |  mgmt_protect/proxyFILLER_5_1817/VGND = 1                    
                                                              |                                                              
(no matching net)                                             |Net: dummy_3153                                               
                                                              |  mgmt_protect/proxyFILLER_5_197/VGND = 1                     
                                                              |                                                              
(no matching net)                                             |Net: dummy_3158                                               
                                                              |  mgmt_protect/proxyFILLER_5_2142/VGND = 1                    
                                                              |                                                              
(no matching net)                                             |Net: dummy_3156                                               
                                                              |  mgmt_protect/proxyinput384/VGND = 1                         
                                                              |                                                              
(no matching net)                                             |Net: dummy_3155                                               
                                                              |  mgmt_protect/proxyw_201986_9164# = 1                        
                                                              |                                                              
(no matching net)                                             |Net: vddio_core                                               
                                                              |  chip_io/vddio = 1                                           
                                                              |  simple_por/vdd3v3 = 1                                       
                                                              |  xres_buf/VPWR = 1                                           
                                                              |                                                              
(no matching net)                                             |Net: vssio_core                                               
                                                              |  chip_io/vssio = 1                                           
                                                              |  simple_por/vss3v3 = 1                                       
                                                              |  xres_buf/VGND = 1                                           
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_load_2[14]                                         
                                                              |  gpio_control_block/serial_load = 1                          
                                                              |  gpio_control_block/serial_load_out = 1                      
                                                              |                                                              
(no matching net)                                             |Net: \gpio_load_1[4]                                          
                                                              |  gpio_control_block/serial_load_out = 1                      
                                                              |  gpio_control_block/serial_load = 1                          
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_serial_link_2[14]                                  
                                                              |  gpio_control_block/serial_data_in = 1                       
                                                              |  gpio_control_block/serial_data_out = 1                      
                                                              |                                                              
(no matching net)                                             |Net: \gpio_serial_link_1[4]                                   
                                                              |  gpio_control_block/serial_data_out = 1                      
                                                              |  gpio_control_block/serial_data_in = 1                       
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_clock_2[14]                                        
                                                              |  gpio_control_block/serial_clock = 1                         
                                                              |  gpio_control_block/serial_clock_out = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_clock_1[4]                                         
                                                              |  gpio_control_block/serial_clock_out = 1                     
                                                              |  gpio_control_block/serial_clock = 1                         
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_resetn_2[14]                                       
                                                              |  gpio_control_block/resetn = 1                               
                                                              |  gpio_control_block/resetn_out = 1                           
                                                              |                                                              
(no matching net)                                             |Net: \gpio_resetn_1[4]                                        
                                                              |  gpio_control_block/resetn_out = 1                           
                                                              |  gpio_control_block/resetn = 1                               
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[442]                                      
                                                              |  gpio_defaults_block/gpio_defaults[0] = 1                    
                                                              |  gpio_control_block/gpio_defaults[0] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[429]                                      
                                                              |  gpio_defaults_block/gpio_defaults[0] = 1                    
                                                              |  gpio_control_block/gpio_defaults[0] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[443]                                      
                                                              |  gpio_defaults_block/gpio_defaults[1] = 1                    
                                                              |  gpio_control_block/gpio_defaults[1] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[430]                                      
                                                              |  gpio_defaults_block/gpio_defaults[1] = 1                    
                                                              |  gpio_control_block/gpio_defaults[1] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[444]                                      
                                                              |  gpio_defaults_block/gpio_defaults[2] = 1                    
                                                              |  gpio_control_block/gpio_defaults[2] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[431]                                      
                                                              |  gpio_defaults_block/gpio_defaults[2] = 1                    
                                                              |  gpio_control_block/gpio_defaults[2] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[445]                                      
                                                              |  gpio_defaults_block/gpio_defaults[3] = 1                    
                                                              |  gpio_control_block/gpio_defaults[3] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[432]                                      
                                                              |  gpio_defaults_block/gpio_defaults[3] = 1                    
                                                              |  gpio_control_block/gpio_defaults[3] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[446]                                      
                                                              |  gpio_defaults_block/gpio_defaults[4] = 1                    
                                                              |  gpio_control_block/gpio_defaults[4] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[433]                                      
                                                              |  gpio_defaults_block/gpio_defaults[4] = 1                    
                                                              |  gpio_control_block/gpio_defaults[4] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[447]                                      
                                                              |  gpio_defaults_block/gpio_defaults[5] = 1                    
                                                              |  gpio_control_block/gpio_defaults[5] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[434]                                      
                                                              |  gpio_defaults_block/gpio_defaults[5] = 1                    
                                                              |  gpio_control_block/gpio_defaults[5] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[448]                                      
                                                              |  gpio_defaults_block/gpio_defaults[6] = 1                    
                                                              |  gpio_control_block/gpio_defaults[6] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[435]                                      
                                                              |  gpio_defaults_block/gpio_defaults[6] = 1                    
                                                              |  gpio_control_block/gpio_defaults[6] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[449]                                      
                                                              |  gpio_defaults_block/gpio_defaults[7] = 1                    
                                                              |  gpio_control_block/gpio_defaults[7] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[436]                                      
                                                              |  gpio_defaults_block/gpio_defaults[7] = 1                    
                                                              |  gpio_control_block/gpio_defaults[7] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[450]                                      
                                                              |  gpio_defaults_block/gpio_defaults[8] = 1                    
                                                              |  gpio_control_block/gpio_defaults[8] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[437]                                      
                                                              |  gpio_defaults_block/gpio_defaults[8] = 1                    
                                                              |  gpio_control_block/gpio_defaults[8] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[451]                                      
                                                              |  gpio_defaults_block/gpio_defaults[9] = 1                    
                                                              |  gpio_control_block/gpio_defaults[9] = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[438]                                      
                                                              |  gpio_defaults_block/gpio_defaults[9] = 1                    
                                                              |  gpio_control_block/gpio_defaults[9] = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[452]                                      
                                                              |  gpio_defaults_block/gpio_defaults[10] = 1                   
                                                              |  gpio_control_block/gpio_defaults[10] = 1                    
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[439]                                      
                                                              |  gpio_defaults_block/gpio_defaults[10] = 1                   
                                                              |  gpio_control_block/gpio_defaults[10] = 1                    
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[453]                                      
                                                              |  gpio_defaults_block/gpio_defaults[11] = 1                   
                                                              |  gpio_control_block/gpio_defaults[11] = 1                    
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[440]                                      
                                                              |  gpio_defaults_block/gpio_defaults[11] = 1                   
                                                              |  gpio_control_block/gpio_defaults[11] = 1                    
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_defaults[454]                                      
                                                              |  gpio_defaults_block/gpio_defaults[12] = 1                   
                                                              |  gpio_control_block/gpio_defaults[12] = 1                    
                                                              |                                                              
(no matching net)                                             |Net: \gpio_defaults[441]                                      
                                                              |  gpio_defaults_block/gpio_defaults[12] = 1                   
                                                              |  gpio_control_block/gpio_defaults[12] = 1                    
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[13\]/serial_load                      |(no matching net)                                             
  gpio_control_block/serial_load_out = 1                      |                                                              
  gpio_control_block/serial_load = 1                          |                                                              
                                                              |                                                              
Net: gpio_control_in_1a\[3\]/serial_load                      |(no matching net)                                             
  gpio_control_block/serial_load = 1                          |                                                              
  gpio_control_block/serial_load_out = 1                      |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[13\]/serial_data_in                   |(no matching net)                                             
  gpio_control_block/serial_data_out = 1                      |                                                              
  gpio_control_block/serial_data_in = 1                       |                                                              
                                                              |                                                              
Net: gpio_control_in_1a\[3\]/serial_data_in                   |(no matching net)                                             
  gpio_control_block/serial_data_in = 1                       |                                                              
  gpio_control_block/serial_data_out = 1                      |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[13\]/serial_clock                     |(no matching net)                                             
  gpio_control_block/serial_clock_out = 1                     |                                                              
  gpio_control_block/serial_clock = 1                         |                                                              
                                                              |                                                              
Net: gpio_control_in_1a\[3\]/serial_clock                     |(no matching net)                                             
  gpio_control_block/serial_clock = 1                         |                                                              
  gpio_control_block/serial_clock_out = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[13\]/resetn                           |(no matching net)                                             
  gpio_control_block/resetn_out = 1                           |                                                              
  gpio_control_block/resetn = 1                               |                                                              
                                                              |                                                              
Net: gpio_control_in_1a\[3\]/resetn                           |(no matching net)                                             
  gpio_control_block/resetn = 1                               |                                                              
  gpio_control_block/resetn_out = 1                           |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[9]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[9] = 1                    |                                                              
  gpio_control_block/gpio_defaults[9] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[9]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[9] = 1                    |                                                              
  gpio_control_block/gpio_defaults[9] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[8]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[8] = 1                    |                                                              
  gpio_control_block/gpio_defaults[8] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[8]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[8] = 1                    |                                                              
  gpio_control_block/gpio_defaults[8] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[7]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[7] = 1                    |                                                              
  gpio_control_block/gpio_defaults[7] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[7]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[7] = 1                    |                                                              
  gpio_control_block/gpio_defaults[7] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[6]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[6] = 1                    |                                                              
  gpio_control_block/gpio_defaults[6] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[6]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[6] = 1                    |                                                              
  gpio_control_block/gpio_defaults[6] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[5]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[5] = 1                    |                                                              
  gpio_control_block/gpio_defaults[5] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[5]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[5] = 1                    |                                                              
  gpio_control_block/gpio_defaults[5] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[4]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[4] = 1                    |                                                              
  gpio_control_block/gpio_defaults[4] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[4]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[4] = 1                    |                                                              
  gpio_control_block/gpio_defaults[4] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[3]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[3] = 1                    |                                                              
  gpio_control_block/gpio_defaults[3] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[3]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[3] = 1                    |                                                              
  gpio_control_block/gpio_defaults[3] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[2]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[2] = 1                    |                                                              
  gpio_control_block/gpio_defaults[2] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[2]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[2] = 1                    |                                                              
  gpio_control_block/gpio_defaults[2] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[1]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[1] = 1                    |                                                              
  gpio_control_block/gpio_defaults[1] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[1]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[1] = 1                    |                                                              
  gpio_control_block/gpio_defaults[1] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[12]                |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[12] = 1                   |                                                              
  gpio_control_block/gpio_defaults[12] = 1                    |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[12]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[12] = 1                   |                                                              
  gpio_control_block/gpio_defaults[12] = 1                    |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[11]                |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[11] = 1                   |                                                              
  gpio_control_block/gpio_defaults[11] = 1                    |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[11]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[11] = 1                   |                                                              
  gpio_control_block/gpio_defaults[11] = 1                    |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[10]                |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[10] = 1                   |                                                              
  gpio_control_block/gpio_defaults[10] = 1                    |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[10]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[10] = 1                   |                                                              
  gpio_control_block/gpio_defaults[10] = 1                    |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_2\[15\]/gpio_defaults[0]                 |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[0] = 1                    |                                                              
  gpio_control_block/gpio_defaults[0] = 1                     |                                                              
                                                              |                                                              
Net: gpio_defaults_block_33/gpio_defaults[0]                  |(no matching net)                                             
  gpio_defaults_block/gpio_defaults[0] = 1                    |                                                              
  gpio_control_block/gpio_defaults[0] = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_load_2[18]                                         
                                                              |  gpio_control_block/serial_load = 1                          
                                                              |  gpio_control_block/serial_load_out = 1                      
                                                              |                                                              
(no matching net)                                             |Net: \gpio_load_2[17]                                         
                                                              |  gpio_control_block/serial_load = 1                          
                                                              |  gpio_control_block/serial_load_out = 1                      
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_serial_link_2[18]                                  
                                                              |  gpio_control_block/serial_data_in = 1                       
                                                              |  gpio_control_block/serial_data_out = 1                      
                                                              |                                                              
(no matching net)                                             |Net: \gpio_serial_link_2[17]                                  
                                                              |  gpio_control_block/serial_data_in = 1                       
                                                              |  gpio_control_block/serial_data_out = 1                      
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_clock_2[18]                                        
                                                              |  gpio_control_block/serial_clock = 1                         
                                                              |  gpio_control_block/serial_clock_out = 1                     
                                                              |                                                              
(no matching net)                                             |Net: \gpio_clock_2[17]                                        
                                                              |  gpio_control_block/serial_clock = 1                         
                                                              |  gpio_control_block/serial_clock_out = 1                     
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: \gpio_resetn_2[18]                                       
                                                              |  gpio_control_block/resetn = 1                               
                                                              |  gpio_control_block/resetn_out = 1                           
                                                              |                                                              
(no matching net)                                             |Net: \gpio_resetn_2[17]                                       
                                                              |  gpio_control_block/resetn = 1                               
                                                              |  gpio_control_block/resetn_out = 1                           
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_bidir_2\[1\]/serial_load                    |(no matching net)                                             
  gpio_control_block/serial_load = 1                          |                                                              
  gpio_control_block/serial_load_out = 1                      |                                                              
                                                              |                                                              
Net: gpio_control_bidir_2\[0\]/serial_load                    |(no matching net)                                             
  gpio_control_block/serial_load = 1                          |                                                              
  gpio_control_block/serial_load_out = 1                      |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_bidir_2\[1\]/serial_data_in                 |(no matching net)                                             
  gpio_control_block/serial_data_in = 1                       |                                                              
  gpio_control_block/serial_data_out = 1                      |                                                              
                                                              |                                                              
Net: gpio_control_bidir_2\[0\]/serial_data_in                 |(no matching net)                                             
  gpio_control_block/serial_data_in = 1                       |                                                              
  gpio_control_block/serial_data_out = 1                      |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_bidir_2\[1\]/serial_clock                   |(no matching net)                                             
  gpio_control_block/serial_clock = 1                         |                                                              
  gpio_control_block/serial_clock_out = 1                     |                                                              
                                                              |                                                              
Net: gpio_control_bidir_2\[0\]/serial_clock                   |(no matching net)                                             
  gpio_control_block/serial_clock = 1                         |                                                              
  gpio_control_block/serial_clock_out = 1                     |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_bidir_2\[1\]/resetn                         |(no matching net)                                             
  gpio_control_block/resetn = 1                               |                                                              
  gpio_control_block/resetn_out = 1                           |                                                              
                                                              |                                                              
Net: gpio_control_bidir_2\[0\]/resetn                         |(no matching net)                                             
  gpio_control_block/resetn = 1                               |                                                              
  gpio_control_block/resetn_out = 1                           |                                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: gpio_control_in_1a\[2\]/one                              |Net: \one_loop2[15]                                           
  gpio_control_block/mgmt_gpio_oeb = 1                        |  gpio_control_block/mgmt_gpio_oeb = 1                        
  gpio_control_block/one = 1                                  |  gpio_control_block/one = 1                                  
                                                              |                                                              
Net: gpio_control_in_2\[15\]/one                              |Net: \one_loop2[14]                                           
  gpio_control_block/mgmt_gpio_oeb = 1                        |  gpio_control_block/mgmt_gpio_oeb = 1                        
  gpio_control_block/one = 1                                  |  gpio_control_block/one = 1                                  
                                                              |                                                              
Net: gpio_control_in_2\[14\]/one                              |Net: \one_loop1[4]                                            
  gpio_control_block/mgmt_gpio_oeb = 1                        |  gpio_control_block/mgmt_gpio_oeb = 1                        
  gpio_control_block/one = 1                                  |  gpio_control_block/one = 1                                  
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
(no matching net)                                             |Net: vccd_core                                                
                                                              |  caravel_clocking/VPWR = 1                                   
                                                              |  gpio_defaults_block_1803/VPWR = 2                           
                                                              |  gpio_defaults_block/VPWR = 33                               
                                                              |  gpio_defaults_block_0403/VPWR = 3                           
                                                              |  gpio_control_block/vccd = 38                                
                                                              |  housekeeping/VPWR = 1                                       
                                                              |  mgmt_protect/vccd = 1                                       
                                                              |  chip_io/vccd = 1                                            
                                                              |  digital_pll/VPWR = 1                                        
                                                              |  simple_por/vdd1v8 = 1                                       
                                                              |  xres_buf/LVPWR = 1                                          
                                                              |  mgmt_core_wrapper/VPWR = 1                                  
                                                              |  user_id_programming/VPWR = 1                                
                                                              |  spare_logic_block/vccd = 4                                  
                                                              |                                                              
(no matching net)                                             |Net: vssd_core                                                
                                                              |  caravel_clocking/VGND = 1                                   
                                                              |  gpio_defaults_block_1803/VGND = 2                           
                                                              |  gpio_defaults_block/VGND = 33                               
                                                              |  gpio_defaults_block_0403/VGND = 3                           
                                                              |  gpio_control_block/vssd = 38                                
                                                              |  housekeeping/VGND = 1                                       
                                                              |  mgmt_protect/vssd = 1                                       
                                                              |  chip_io/vssd = 1                                            
                                                              |  digital_pll/VGND = 1                                        
                                                              |  simple_por/vss1v8 = 1                                       
                                                              |  xres_buf/LVGND = 1                                          
                                                              |  mgmt_core_wrapper/VGND = 1                                  
                                                              |  user_id_programming/VGND = 1                                
                                                              |  spare_logic_block/vssd = 4                                  
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Net: vssd1_core                                               |Net: vssd1_core                                               
  gpio_control_block/vssd1 = 38                               |  gpio_control_block/vssd1 = 38                               
  chip_io/vssd1 = 1                                           |  mgmt_protect/vssd1 = 1                                      
  mgmt_protect/vssd1 = 1                                      |  user_project_wrapper/vssd1 = 1                              
  user_project_wrapper/vssd1 = 1                              |  chip_io/vssd1 = 1                                           
                                                              |                                                              
Net: vccd1_core                                               |Net: vccd1_core                                               
  gpio_control_block/vccd1 = 38                               |  gpio_control_block/vccd1 = 38                               
  chip_io/vccd1 = 1                                           |  mgmt_protect/vccd1 = 1                                      
  mgmt_protect/vccd1 = 1                                      |  user_project_wrapper/vccd1 = 1                              
  user_project_wrapper/vccd1 = 1                              |  chip_io/vccd1 = 1                                           
-----------------------------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: caravel                                            |Circuit 2: caravel                                            

-----------------------------------------------------------------------------------------------------------------------------
Instance: housekeeping                                        |Instance: housekeeping                                        
  debug_in = 2                                                |  debug_in = 2                                                
  debug_mode = 2                                              |  debug_mode = 2                                              
  debug_oeb = 2                                               |  debug_oeb = 2                                               
  debug_out = 2                                               |  debug_out = 2                                               
  irq[0] = 2                                                  |  irq[0] = 2                                                  
  irq[1] = 2                                                  |  irq[1] = 2                                                  
  irq[2] = 2                                                  |  irq[2] = 2                                                  
  mask_rev_in[0] = 2                                          |  mask_rev_in[0] = 2                                          
  mask_rev_in[10] = 2                                         |  mask_rev_in[10] = 2                                         
  mask_rev_in[11] = 2                                         |  mask_rev_in[11] = 2                                         
  mask_rev_in[12] = 2                                         |  mask_rev_in[12] = 2                                         
  mask_rev_in[13] = 2                                         |  mask_rev_in[13] = 2                                         
  mask_rev_in[14] = 2                                         |  mask_rev_in[14] = 2                                         
  mask_rev_in[15] = 2                                         |  mask_rev_in[15] = 2                                         
  mask_rev_in[16] = 2                                         |  mask_rev_in[16] = 2                                         
  mask_rev_in[17] = 2                                         |  mask_rev_in[17] = 2                                         
  mask_rev_in[18] = 2                                         |  mask_rev_in[18] = 2                                         
  mask_rev_in[19] = 2                                         |  mask_rev_in[19] = 2                                         
  mask_rev_in[1] = 2                                          |  mask_rev_in[1] = 2                                          
  mask_rev_in[20] = 2                                         |  mask_rev_in[20] = 2                                         
  mask_rev_in[21] = 2                                         |  mask_rev_in[21] = 2                                         
  mask_rev_in[22] = 2                                         |  mask_rev_in[22] = 2                                         
  mask_rev_in[23] = 2                                         |  mask_rev_in[23] = 2                                         
  mask_rev_in[24] = 2                                         |  mask_rev_in[24] = 2                                         
  mask_rev_in[25] = 2                                         |  mask_rev_in[25] = 2                                         
  mask_rev_in[26] = 2                                         |  mask_rev_in[26] = 2                                         
  mask_rev_in[27] = 2                                         |  mask_rev_in[27] = 2                                         
  mask_rev_in[28] = 2                                         |  mask_rev_in[28] = 2                                         
  mask_rev_in[29] = 2                                         |  mask_rev_in[29] = 2                                         
  mask_rev_in[2] = 2                                          |  mask_rev_in[2] = 2                                          
  mask_rev_in[30] = 2                                         |  mask_rev_in[30] = 2                                         
  mask_rev_in[31] = 2                                         |  mask_rev_in[31] = 2                                         
  mask_rev_in[3] = 2                                          |  mask_rev_in[3] = 2                                          
  mask_rev_in[4] = 2                                          |  mask_rev_in[4] = 2                                          
  mask_rev_in[5] = 2                                          |  mask_rev_in[5] = 2                                          
  mask_rev_in[6] = 2                                          |  mask_rev_in[6] = 2                                          
  mask_rev_in[7] = 2                                          |  mask_rev_in[7] = 2                                          
  mask_rev_in[8] = 2                                          |  mask_rev_in[8] = 2                                          
  mask_rev_in[9] = 2                                          |  mask_rev_in[9] = 2                                          
  mgmt_gpio_in[0] = 2                                         |  mgmt_gpio_in[0] = 2                                         
  mgmt_gpio_in[10] = 4                                        |  mgmt_gpio_in[10] = 4                                        
  mgmt_gpio_in[11] = 4                                        |  mgmt_gpio_in[11] = 4                                        
  mgmt_gpio_in[12] = 4                                        |  mgmt_gpio_in[12] = 4                                        
  mgmt_gpio_in[13] = 4                                        |  mgmt_gpio_in[13] = 4                                        
  mgmt_gpio_in[14] = 4                                        |  mgmt_gpio_in[14] = 4                                        
  mgmt_gpio_in[15] = 4                                        |  mgmt_gpio_in[15] = 4                                        
  mgmt_gpio_in[16] = 4                                        |  mgmt_gpio_in[16] = 4                                        
  mgmt_gpio_in[17] = 4                                        |  mgmt_gpio_in[17] = 4                                        
  mgmt_gpio_in[18] = 4                                        |  mgmt_gpio_in[18] = 4                                        
  mgmt_gpio_in[19] = 4                                        |  mgmt_gpio_in[19] = 4                                        
  mgmt_gpio_in[1] = 2                                         |  mgmt_gpio_in[1] = 2                                         
  mgmt_gpio_in[20] = 4                                        |  mgmt_gpio_in[20] = 4                                        
  mgmt_gpio_in[21] = 4                                        |  mgmt_gpio_in[21] = 4                                        
  mgmt_gpio_in[22] = 4                                        |  mgmt_gpio_in[22] = 4                                        
  mgmt_gpio_in[23] = 4                                        |  mgmt_gpio_in[23] = 4                                        
  mgmt_gpio_in[24] = 4                                        |  mgmt_gpio_in[24] = 4                                        
  mgmt_gpio_in[25] = 4                                        |  mgmt_gpio_in[25] = 4                                        
  mgmt_gpio_in[26] = 4                                        |  mgmt_gpio_in[26] = 4                                        
  mgmt_gpio_in[27] = 4                                        |  mgmt_gpio_in[27] = 4                                        
  mgmt_gpio_in[28] = 4                                        |  mgmt_gpio_in[28] = 4                                        
  mgmt_gpio_in[29] = 4                                        |  mgmt_gpio_in[29] = 4                                        
  mgmt_gpio_in[2] = 4                                         |  mgmt_gpio_in[2] = 4                                         
  mgmt_gpio_in[30] = 4                                        |  mgmt_gpio_in[30] = 4                                        
  mgmt_gpio_in[31] = 4                                        |  mgmt_gpio_in[31] = 4                                        
  mgmt_gpio_in[32] = 4                                        |  mgmt_gpio_in[32] = 4                                        
  mgmt_gpio_in[33] = 4                                        |  mgmt_gpio_in[33] = 4                                        
  mgmt_gpio_in[34] = 4                                        |  mgmt_gpio_in[34] = 4                                        
  mgmt_gpio_in[35] = 2                                        |  mgmt_gpio_in[35] = 2                                        
  mgmt_gpio_in[36] = 2                                        |  mgmt_gpio_in[36] = 2                                        
  mgmt_gpio_in[37] = 2                                        |  mgmt_gpio_in[37] = 2                                        
  mgmt_gpio_in[3] = 4                                         |  mgmt_gpio_in[3] = 4                                         
  mgmt_gpio_in[4] = 4                                         |  mgmt_gpio_in[4] = 4                                         
  mgmt_gpio_in[5] = 4                                         |  mgmt_gpio_in[5] = 4                                         
  mgmt_gpio_in[6] = 4                                         |  mgmt_gpio_in[6] = 4                                         
  mgmt_gpio_in[7] = 4                                         |  mgmt_gpio_in[7] = 4                                         
  mgmt_gpio_in[8] = 4                                         |  mgmt_gpio_in[8] = 4                                         
  mgmt_gpio_in[9] = 4                                         |  mgmt_gpio_in[9] = 4                                         
  mgmt_gpio_oeb[0] = 2                                        |  mgmt_gpio_oeb[0] = 2                                        
  mgmt_gpio_oeb[10] = 1                                       |  mgmt_gpio_oeb[10] = 1                                       
  mgmt_gpio_oeb[11] = 1                                       |  mgmt_gpio_oeb[11] = 1                                       
  mgmt_gpio_oeb[12] = 1                                       |  mgmt_gpio_oeb[12] = 1                                       
  mgmt_gpio_oeb[13] = 1                                       |  mgmt_gpio_oeb[13] = 1                                       
  mgmt_gpio_oeb[14] = 1                                       |  mgmt_gpio_oeb[14] = 1                                       
  mgmt_gpio_oeb[15] = 1                                       |  mgmt_gpio_oeb[15] = 1                                       
  mgmt_gpio_oeb[16] = 1                                       |  mgmt_gpio_oeb[16] = 1                                       
  mgmt_gpio_oeb[17] = 1                                       |  mgmt_gpio_oeb[17] = 1                                       
  mgmt_gpio_oeb[18] = 1                                       |  mgmt_gpio_oeb[18] = 1                                       
  mgmt_gpio_oeb[19] = 1                                       |  mgmt_gpio_oeb[19] = 1                                       
  mgmt_gpio_oeb[1] = 2                                        |  mgmt_gpio_oeb[1] = 2                                        
  mgmt_gpio_oeb[20] = 1                                       |  mgmt_gpio_oeb[20] = 1                                       
  mgmt_gpio_oeb[21] = 1                                       |  mgmt_gpio_oeb[21] = 1                                       
  mgmt_gpio_oeb[22] = 1                                       |  mgmt_gpio_oeb[22] = 1                                       
  mgmt_gpio_oeb[23] = 1                                       |  mgmt_gpio_oeb[23] = 1                                       
  mgmt_gpio_oeb[24] = 1                                       |  mgmt_gpio_oeb[24] = 1                                       
  mgmt_gpio_oeb[25] = 1                                       |  mgmt_gpio_oeb[25] = 1                                       
  mgmt_gpio_oeb[26] = 1                                       |  mgmt_gpio_oeb[26] = 1                                       
  mgmt_gpio_oeb[27] = 1                                       |  mgmt_gpio_oeb[27] = 1                                       
  mgmt_gpio_oeb[28] = 1                                       |  mgmt_gpio_oeb[28] = 1                                       
  mgmt_gpio_oeb[29] = 1                                       |  mgmt_gpio_oeb[29] = 1                                       
  mgmt_gpio_oeb[2] = 1                                        |  mgmt_gpio_oeb[2] = 1                                        
  mgmt_gpio_oeb[30] = 1                                       |  mgmt_gpio_oeb[30] = 1                                       
  mgmt_gpio_oeb[31] = 1                                       |  mgmt_gpio_oeb[31] = 1                                       
  mgmt_gpio_oeb[32] = 1                                       |  mgmt_gpio_oeb[32] = 1                                       
  mgmt_gpio_oeb[33] = 1                                       |  mgmt_gpio_oeb[33] = 1                                       
  mgmt_gpio_oeb[34] = 1                                       |  mgmt_gpio_oeb[34] = 1                                       
  mgmt_gpio_oeb[35] = 2                                       |  mgmt_gpio_oeb[35] = 2                                       
  mgmt_gpio_oeb[36] = 2                                       |  mgmt_gpio_oeb[36] = 2                                       
  mgmt_gpio_oeb[37] = 2                                       |  mgmt_gpio_oeb[37] = 2                                       
  mgmt_gpio_oeb[3] = 1                                        |  mgmt_gpio_oeb[3] = 1                                        
  mgmt_gpio_oeb[4] = 1                                        |  mgmt_gpio_oeb[4] = 1                                        
  mgmt_gpio_oeb[5] = 1                                        |  mgmt_gpio_oeb[5] = 1                                        
  mgmt_gpio_oeb[6] = 1                                        |  mgmt_gpio_oeb[6] = 1                                        
  mgmt_gpio_oeb[7] = 1                                        |  mgmt_gpio_oeb[7] = 1                                        
  mgmt_gpio_oeb[8] = 1                                        |  mgmt_gpio_oeb[8] = 1                                        
  mgmt_gpio_oeb[9] = 1                                        |  mgmt_gpio_oeb[9] = 1                                        
  mgmt_gpio_out[0] = 2                                        |  mgmt_gpio_out[0] = 2                                        
  mgmt_gpio_out[10] = 4                                       |  mgmt_gpio_out[10] = 4                                       
  mgmt_gpio_out[11] = 4                                       |  mgmt_gpio_out[11] = 4                                       
  mgmt_gpio_out[12] = 4                                       |  mgmt_gpio_out[12] = 4                                       
  mgmt_gpio_out[13] = 4                                       |  mgmt_gpio_out[13] = 4                                       
  mgmt_gpio_out[14] = 4                                       |  mgmt_gpio_out[14] = 4                                       
  mgmt_gpio_out[15] = 4                                       |  mgmt_gpio_out[15] = 4                                       
  mgmt_gpio_out[16] = 4                                       |  mgmt_gpio_out[16] = 4                                       
  mgmt_gpio_out[17] = 4                                       |  mgmt_gpio_out[17] = 4                                       
  mgmt_gpio_out[18] = 4                                       |  mgmt_gpio_out[18] = 4                                       
  mgmt_gpio_out[19] = 4                                       |  mgmt_gpio_out[19] = 4                                       
  mgmt_gpio_out[1] = 2                                        |  mgmt_gpio_out[1] = 2                                        
  mgmt_gpio_out[20] = 4                                       |  mgmt_gpio_out[20] = 4                                       
  mgmt_gpio_out[21] = 4                                       |  mgmt_gpio_out[21] = 4                                       
  mgmt_gpio_out[22] = 4                                       |  mgmt_gpio_out[22] = 4                                       
  mgmt_gpio_out[23] = 4                                       |  mgmt_gpio_out[23] = 4                                       
  mgmt_gpio_out[24] = 4                                       |  mgmt_gpio_out[24] = 4                                       
  mgmt_gpio_out[25] = 4                                       |  mgmt_gpio_out[25] = 4                                       
  mgmt_gpio_out[26] = 4                                       |  mgmt_gpio_out[26] = 4                                       
  mgmt_gpio_out[27] = 4                                       |  mgmt_gpio_out[27] = 4                                       
  mgmt_gpio_out[28] = 4                                       |  mgmt_gpio_out[28] = 4                                       
  mgmt_gpio_out[29] = 4                                       |  mgmt_gpio_out[29] = 4                                       
  mgmt_gpio_out[2] = 4                                        |  mgmt_gpio_out[2] = 4                                        
  mgmt_gpio_out[30] = 4                                       |  mgmt_gpio_out[30] = 4                                       
  mgmt_gpio_out[31] = 4                                       |  mgmt_gpio_out[31] = 4                                       
  mgmt_gpio_out[32] = 4                                       |  mgmt_gpio_out[32] = 4                                       
  mgmt_gpio_out[33] = 4                                       |  mgmt_gpio_out[33] = 4                                       
  mgmt_gpio_out[34] = 4                                       |  mgmt_gpio_out[34] = 4                                       
  mgmt_gpio_out[35] = 2                                       |  mgmt_gpio_out[35] = 2                                       
  mgmt_gpio_out[36] = 2                                       |  mgmt_gpio_out[36] = 2                                       
  mgmt_gpio_out[37] = 2                                       |  mgmt_gpio_out[37] = 2                                       
  mgmt_gpio_out[3] = 4                                        |  mgmt_gpio_out[3] = 4                                        
  mgmt_gpio_out[4] = 4                                        |  mgmt_gpio_out[4] = 4                                        
  mgmt_gpio_out[5] = 4                                        |  mgmt_gpio_out[5] = 4                                        
  mgmt_gpio_out[6] = 4                                        |  mgmt_gpio_out[6] = 4                                        
  mgmt_gpio_out[7] = 4                                        |  mgmt_gpio_out[7] = 4                                        
  mgmt_gpio_out[8] = 4                                        |  mgmt_gpio_out[8] = 4                                        
  mgmt_gpio_out[9] = 4                                        |  mgmt_gpio_out[9] = 4                                        
  pad_flash_clk = 2                                           |  pad_flash_clk = 2                                           
  pad_flash_clk_oeb = 2                                       |  pad_flash_clk_oeb = 2                                       
  pad_flash_csb = 2                                           |  pad_flash_csb = 2                                           
  pad_flash_csb_oeb = 2                                       |  pad_flash_csb_oeb = 2                                       
  pad_flash_io0_di = 2                                        |  pad_flash_io0_di = 2                                        
  pad_flash_io0_do = 2                                        |  pad_flash_io0_do = 2                                        
  pad_flash_io0_ieb = 2                                       |  pad_flash_io0_ieb = 2                                       
  pad_flash_io0_oeb = 2                                       |  pad_flash_io0_oeb = 2                                       
  pad_flash_io1_di = 2                                        |  pad_flash_io1_di = 2                                        
  pad_flash_io1_do = 2                                        |  pad_flash_io1_do = 2                                        
  pad_flash_io1_ieb = 2                                       |  pad_flash_io1_ieb = 2                                       
  pad_flash_io1_oeb = 2                                       |  pad_flash_io1_oeb = 2                                       
  pll90_sel[0] = 2                                            |  pll90_sel[0] = 2                                            
  pll90_sel[1] = 2                                            |  pll90_sel[1] = 2                                            
  pll90_sel[2] = 2                                            |  pll90_sel[2] = 2                                            
  pll_bypass = 2                                              |  pll_bypass = 2                                              
  pll_dco_ena = 2                                             |  pll_dco_ena = 2                                             
  pll_div[0] = 2                                              |  pll_div[0] = 2                                              
  pll_div[1] = 2                                              |  pll_div[1] = 2                                              
  pll_div[2] = 2                                              |  pll_div[2] = 2                                              
  pll_div[3] = 2                                              |  pll_div[3] = 2                                              
  pll_div[4] = 2                                              |  pll_div[4] = 2                                              
  pll_ena = 2                                                 |  pll_ena = 2                                                 
  pll_sel[0] = 2                                              |  pll_sel[0] = 2                                              
  pll_sel[1] = 2                                              |  pll_sel[1] = 2                                              
  pll_sel[2] = 2                                              |  pll_sel[2] = 2                                              
  pll_trim[0] = 2                                             |  pll_trim[0] = 2                                             
  pll_trim[10] = 2                                            |  pll_trim[10] = 2                                            
  pll_trim[11] = 2                                            |  pll_trim[11] = 2                                            
  pll_trim[12] = 2                                            |  pll_trim[12] = 2                                            
  pll_trim[13] = 2                                            |  pll_trim[13] = 2                                            
  pll_trim[14] = 2                                            |  pll_trim[14] = 2                                            
  pll_trim[15] = 2                                            |  pll_trim[15] = 2                                            
  pll_trim[16] = 2                                            |  pll_trim[16] = 2                                            
  pll_trim[17] = 2                                            |  pll_trim[17] = 2                                            
  pll_trim[18] = 2                                            |  pll_trim[18] = 2                                            
  pll_trim[19] = 2                                            |  pll_trim[19] = 2                                            
  pll_trim[1] = 2                                             |  pll_trim[1] = 2                                             
  pll_trim[20] = 2                                            |  pll_trim[20] = 2                                            
  pll_trim[21] = 2                                            |  pll_trim[21] = 2                                            
  pll_trim[22] = 2                                            |  pll_trim[22] = 2                                            
  pll_trim[23] = 2                                            |  pll_trim[23] = 2                                            
  pll_trim[24] = 2                                            |  pll_trim[24] = 2                                            
  pll_trim[25] = 2                                            |  pll_trim[25] = 2                                            
  pll_trim[2] = 2                                             |  pll_trim[2] = 2                                             
  pll_trim[3] = 2                                             |  pll_trim[3] = 2                                             
  pll_trim[4] = 2                                             |  pll_trim[4] = 2                                             
  pll_trim[5] = 2                                             |  pll_trim[5] = 2                                             
  pll_trim[6] = 2                                             |  pll_trim[6] = 2                                             
  pll_trim[7] = 2                                             |  pll_trim[7] = 2                                             
  pll_trim[8] = 2                                             |  pll_trim[8] = 2                                             
  pll_trim[9] = 2                                             |  pll_trim[9] = 2                                             
  porb = 2                                                    |  porb = 2                                                    
  pwr_ctrl_out[0] = 1                                         |  proxypwr_ctrl_out[0] = 1                                    
  pwr_ctrl_out[1] = 1                                         |  proxypwr_ctrl_out[1] = 1                                    
  pwr_ctrl_out[2] = 1                                         |  proxypwr_ctrl_out[2] = 1                                    
  pwr_ctrl_out[3] = 1                                         |  proxypwr_ctrl_out[3] = 1                                    
  qspi_enabled = 2                                            |  qspi_enabled = 2                                            
  reset = 2                                                   |  reset = 2                                                   
  ser_rx = 2                                                  |  ser_rx = 2                                                  
  ser_tx = 2                                                  |  ser_tx = 2                                                  
  serial_clock = 3                                            |  serial_clock = 3                                            
  serial_data_1 = 2                                           |  serial_data_1 = 2                                           
  serial_data_2 = 2                                           |  serial_data_2 = 2                                           
  serial_load = 3                                             |  serial_load = 3                                             
  serial_resetn = 3                                           |  serial_resetn = 3                                           
  spi_csb = 2                                                 |  spi_csb = 2                                                 
  spi_enabled = 2                                             |  spi_enabled = 2                                             
  spi_sck = 2                                                 |  spi_sck = 2                                                 
  spi_sdi = 2                                                 |  spi_sdi = 2                                                 
  spi_sdo = 2                                                 |  spi_sdo = 2                                                 
  spi_sdoenb = 2                                              |  spi_sdoenb = 2                                              
  spimemio_flash_clk = 2                                      |  spimemio_flash_clk = 2                                      
  spimemio_flash_csb = 2                                      |  spimemio_flash_csb = 2                                      
  spimemio_flash_io0_di = 2                                   |  spimemio_flash_io0_di = 2                                   
  spimemio_flash_io0_do = 2                                   |  spimemio_flash_io0_do = 2                                   
  spimemio_flash_io0_oeb = 2                                  |  spimemio_flash_io0_oeb = 2                                  
  spimemio_flash_io1_di = 2                                   |  spimemio_flash_io1_di = 2                                   
  spimemio_flash_io1_do = 2                                   |  spimemio_flash_io1_do = 2                                   
  spimemio_flash_io1_oeb = 2                                  |  spimemio_flash_io1_oeb = 2                                  
  spimemio_flash_io2_di = 2                                   |  spimemio_flash_io2_di = 2                                   
  spimemio_flash_io2_do = 2                                   |  spimemio_flash_io2_do = 2                                   
  spimemio_flash_io2_oeb = 2                                  |  spimemio_flash_io2_oeb = 2                                  
  spimemio_flash_io3_di = 2                                   |  spimemio_flash_io3_di = 2                                   
  spimemio_flash_io3_do = 2                                   |  spimemio_flash_io3_do = 2                                   
  spimemio_flash_io3_oeb = 2                                  |  spimemio_flash_io3_oeb = 2                                  
  sram_ro_addr[0] = 2                                         |  sram_ro_addr[0] = 2                                         
  sram_ro_addr[1] = 2                                         |  sram_ro_addr[1] = 2                                         
  sram_ro_addr[2] = 2                                         |  sram_ro_addr[2] = 2                                         
  sram_ro_addr[3] = 2                                         |  sram_ro_addr[3] = 2                                         
  sram_ro_addr[4] = 2                                         |  sram_ro_addr[4] = 2                                         
  sram_ro_addr[5] = 2                                         |  sram_ro_addr[5] = 2                                         
  sram_ro_addr[6] = 2                                         |  sram_ro_addr[6] = 2                                         
  sram_ro_addr[7] = 2                                         |  sram_ro_addr[7] = 2                                         
  sram_ro_clk = 2                                             |  sram_ro_clk = 2                                             
  sram_ro_csb = 2                                             |  sram_ro_csb = 2                                             
  sram_ro_data[0] = 2                                         |  sram_ro_data[0] = 2                                         
  sram_ro_data[10] = 2                                        |  sram_ro_data[10] = 2                                        
  sram_ro_data[11] = 2                                        |  sram_ro_data[11] = 2                                        
  sram_ro_data[12] = 2                                        |  sram_ro_data[12] = 2                                        
  sram_ro_data[13] = 2                                        |  sram_ro_data[13] = 2                                        
  sram_ro_data[14] = 2                                        |  sram_ro_data[14] = 2                                        
  sram_ro_data[15] = 2                                        |  sram_ro_data[15] = 2                                        
  sram_ro_data[16] = 2                                        |  sram_ro_data[16] = 2                                        
  sram_ro_data[17] = 2                                        |  sram_ro_data[17] = 2                                        
  sram_ro_data[18] = 2                                        |  sram_ro_data[18] = 2                                        
  sram_ro_data[19] = 2                                        |  sram_ro_data[19] = 2                                        
  sram_ro_data[1] = 2                                         |  sram_ro_data[1] = 2                                         
  sram_ro_data[20] = 2                                        |  sram_ro_data[20] = 2                                        
  sram_ro_data[21] = 2                                        |  sram_ro_data[21] = 2                                        
  sram_ro_data[22] = 2                                        |  sram_ro_data[22] = 2                                        
  sram_ro_data[23] = 2                                        |  sram_ro_data[23] = 2                                        
  sram_ro_data[24] = 2                                        |  sram_ro_data[24] = 2                                        
  sram_ro_data[25] = 2                                        |  sram_ro_data[25] = 2                                        
  sram_ro_data[26] = 2                                        |  sram_ro_data[26] = 2                                        
  sram_ro_data[27] = 2                                        |  sram_ro_data[27] = 2                                        
  sram_ro_data[28] = 2                                        |  sram_ro_data[28] = 2                                        
  sram_ro_data[29] = 2                                        |  sram_ro_data[29] = 2                                        
  sram_ro_data[2] = 2                                         |  sram_ro_data[2] = 2                                         
  sram_ro_data[30] = 2                                        |  sram_ro_data[30] = 2                                        
  sram_ro_data[31] = 2                                        |  sram_ro_data[31] = 2                                        
  sram_ro_data[3] = 2                                         |  sram_ro_data[3] = 2                                         
  sram_ro_data[4] = 2                                         |  sram_ro_data[4] = 2                                         
  sram_ro_data[5] = 2                                         |  sram_ro_data[5] = 2                                         
  sram_ro_data[6] = 2                                         |  sram_ro_data[6] = 2                                         
  sram_ro_data[7] = 2                                         |  sram_ro_data[7] = 2                                         
  sram_ro_data[8] = 2                                         |  sram_ro_data[8] = 2                                         
  sram_ro_data[9] = 2                                         |  sram_ro_data[9] = 2                                         
  trap = 2                                                    |  trap = 2                                                    
  uart_enabled = 2                                            |  uart_enabled = 2                                            
  user_clock = 3                                              |  user_clock = 3                                              
  usr1_vcc_pwrgood = 2                                        |  usr1_vcc_pwrgood = 2                                        
  usr1_vdd_pwrgood = 2                                        |  usr1_vdd_pwrgood = 2                                        
  usr2_vcc_pwrgood = 2                                        |  usr2_vcc_pwrgood = 2                                        
  usr2_vdd_pwrgood = 2                                        |  usr2_vdd_pwrgood = 2                                        
  wb_ack_o = 2                                                |  wb_ack_o = 2                                                
  wb_adr_i[0] = 3                                             |  wb_adr_i[0] = 3                                             
  wb_adr_i[10] = 3                                            |  wb_adr_i[10] = 3                                            
  wb_adr_i[11] = 3                                            |  wb_adr_i[11] = 3                                            
  wb_adr_i[12] = 3                                            |  wb_adr_i[12] = 3                                            
  wb_adr_i[13] = 3                                            |  wb_adr_i[13] = 3                                            
  wb_adr_i[14] = 3                                            |  wb_adr_i[14] = 3                                            
  wb_adr_i[15] = 3                                            |  wb_adr_i[15] = 3                                            
  wb_adr_i[16] = 3                                            |  wb_adr_i[16] = 3                                            
  wb_adr_i[17] = 3                                            |  wb_adr_i[17] = 3                                            
  wb_adr_i[18] = 3                                            |  wb_adr_i[18] = 3                                            
  wb_adr_i[19] = 3                                            |  wb_adr_i[19] = 3                                            
  wb_adr_i[1] = 3                                             |  wb_adr_i[1] = 3                                             
  wb_adr_i[20] = 3                                            |  wb_adr_i[20] = 3                                            
  wb_adr_i[21] = 3                                            |  wb_adr_i[21] = 3                                            
  wb_adr_i[22] = 3                                            |  wb_adr_i[22] = 3                                            
  wb_adr_i[23] = 3                                            |  wb_adr_i[23] = 3                                            
  wb_adr_i[24] = 3                                            |  wb_adr_i[24] = 3                                            
  wb_adr_i[25] = 3                                            |  wb_adr_i[25] = 3                                            
  wb_adr_i[26] = 3                                            |  wb_adr_i[26] = 3                                            
  wb_adr_i[27] = 3                                            |  wb_adr_i[27] = 3                                            
  wb_adr_i[28] = 3                                            |  wb_adr_i[28] = 3                                            
  wb_adr_i[29] = 3                                            |  wb_adr_i[29] = 3                                            
  wb_adr_i[2] = 3                                             |  wb_adr_i[2] = 3                                             
  wb_adr_i[30] = 3                                            |  wb_adr_i[30] = 3                                            
  wb_adr_i[31] = 3                                            |  wb_adr_i[31] = 3                                            
  wb_adr_i[3] = 3                                             |  wb_adr_i[3] = 3                                             
  wb_adr_i[4] = 3                                             |  wb_adr_i[4] = 3                                             
  wb_adr_i[5] = 3                                             |  wb_adr_i[5] = 3                                             
  wb_adr_i[6] = 3                                             |  wb_adr_i[6] = 3                                             
  wb_adr_i[7] = 3                                             |  wb_adr_i[7] = 3                                             
  wb_adr_i[8] = 3                                             |  wb_adr_i[8] = 3                                             
  wb_adr_i[9] = 3                                             |  wb_adr_i[9] = 3                                             
  wb_clk_i = 4                                                |  wb_clk_i = 4                                                
  wb_cyc_i = 2                                                |  wb_cyc_i = 2                                                
  wb_dat_i[0] = 3                                             |  wb_dat_i[0] = 3                                             
  wb_dat_i[10] = 3                                            |  wb_dat_i[10] = 3                                            
  wb_dat_i[11] = 3                                            |  wb_dat_i[11] = 3                                            
  wb_dat_i[12] = 3                                            |  wb_dat_i[12] = 3                                            
  wb_dat_i[13] = 3                                            |  wb_dat_i[13] = 3                                            
  wb_dat_i[14] = 3                                            |  wb_dat_i[14] = 3                                            
  wb_dat_i[15] = 3                                            |  wb_dat_i[15] = 3                                            
  wb_dat_i[16] = 3                                            |  wb_dat_i[16] = 3                                            
  wb_dat_i[17] = 3                                            |  wb_dat_i[17] = 3                                            
  wb_dat_i[18] = 3                                            |  wb_dat_i[18] = 3                                            
  wb_dat_i[19] = 3                                            |  wb_dat_i[19] = 3                                            
  wb_dat_i[1] = 3                                             |  wb_dat_i[1] = 3                                             
  wb_dat_i[20] = 3                                            |  wb_dat_i[20] = 3                                            
  wb_dat_i[21] = 3                                            |  wb_dat_i[21] = 3                                            
  wb_dat_i[22] = 3                                            |  wb_dat_i[22] = 3                                            
  wb_dat_i[23] = 3                                            |  wb_dat_i[23] = 3                                            
  wb_dat_i[24] = 3                                            |  wb_dat_i[24] = 3                                            
  wb_dat_i[25] = 3                                            |  wb_dat_i[25] = 3                                            
  wb_dat_i[26] = 3                                            |  wb_dat_i[26] = 3                                            
  wb_dat_i[27] = 3                                            |  wb_dat_i[27] = 3                                            
  wb_dat_i[28] = 3                                            |  wb_dat_i[28] = 3                                            
  wb_dat_i[29] = 3                                            |  wb_dat_i[29] = 3                                            
  wb_dat_i[2] = 3                                             |  wb_dat_i[2] = 3                                             
  wb_dat_i[30] = 3                                            |  wb_dat_i[30] = 3                                            
  wb_dat_i[31] = 3                                            |  wb_dat_i[31] = 3                                            
  wb_dat_i[3] = 3                                             |  wb_dat_i[3] = 3                                             
  wb_dat_i[4] = 3                                             |  wb_dat_i[4] = 3                                             
  wb_dat_i[5] = 3                                             |  wb_dat_i[5] = 3                                             
  wb_dat_i[6] = 3                                             |  wb_dat_i[6] = 3                                             
  wb_dat_i[7] = 3                                             |  wb_dat_i[7] = 3                                             
  wb_dat_i[8] = 3                                             |  wb_dat_i[8] = 3                                             
  wb_dat_i[9] = 3                                             |  wb_dat_i[9] = 3                                             
  wb_dat_o[0] = 2                                             |  wb_dat_o[0] = 2                                             
  wb_dat_o[10] = 2                                            |  wb_dat_o[10] = 2                                            
  wb_dat_o[11] = 2                                            |  wb_dat_o[11] = 2                                            
  wb_dat_o[12] = 2                                            |  wb_dat_o[12] = 2                                            
  wb_dat_o[13] = 2                                            |  wb_dat_o[13] = 2                                            
  wb_dat_o[14] = 2                                            |  wb_dat_o[14] = 2                                            
  wb_dat_o[15] = 2                                            |  wb_dat_o[15] = 2                                            
  wb_dat_o[16] = 2                                            |  wb_dat_o[16] = 2                                            
  wb_dat_o[17] = 2                                            |  wb_dat_o[17] = 2                                            
  wb_dat_o[18] = 2                                            |  wb_dat_o[18] = 2                                            
  wb_dat_o[19] = 2                                            |  wb_dat_o[19] = 2                                            
  wb_dat_o[1] = 2                                             |  wb_dat_o[1] = 2                                             
  wb_dat_o[20] = 2                                            |  wb_dat_o[20] = 2                                            
  wb_dat_o[21] = 2                                            |  wb_dat_o[21] = 2                                            
  wb_dat_o[22] = 2                                            |  wb_dat_o[22] = 2                                            
  wb_dat_o[23] = 2                                            |  wb_dat_o[23] = 2                                            
  wb_dat_o[24] = 2                                            |  wb_dat_o[24] = 2                                            
  wb_dat_o[25] = 2                                            |  wb_dat_o[25] = 2                                            
  wb_dat_o[26] = 2                                            |  wb_dat_o[26] = 2                                            
  wb_dat_o[27] = 2                                            |  wb_dat_o[27] = 2                                            
  wb_dat_o[28] = 2                                            |  wb_dat_o[28] = 2                                            
  wb_dat_o[29] = 2                                            |  wb_dat_o[29] = 2                                            
  wb_dat_o[2] = 2                                             |  wb_dat_o[2] = 2                                             
  wb_dat_o[30] = 2                                            |  wb_dat_o[30] = 2                                            
  wb_dat_o[31] = 2                                            |  wb_dat_o[31] = 2                                            
  wb_dat_o[3] = 2                                             |  wb_dat_o[3] = 2                                             
  wb_dat_o[4] = 2                                             |  wb_dat_o[4] = 2                                             
  wb_dat_o[5] = 2                                             |  wb_dat_o[5] = 2                                             
  wb_dat_o[6] = 2                                             |  wb_dat_o[6] = 2                                             
  wb_dat_o[7] = 2                                             |  wb_dat_o[7] = 2                                             
  wb_dat_o[8] = 2                                             |  wb_dat_o[8] = 2                                             
  wb_dat_o[9] = 2                                             |  wb_dat_o[9] = 2                                             
  wb_rstn_i = 4                                               |  wb_rstn_i = 4                                               
  wb_sel_i[0] = 3                                             |  wb_sel_i[0] = 3                                             
  wb_sel_i[1] = 3                                             |  wb_sel_i[1] = 3                                             
  wb_sel_i[2] = 3                                             |  wb_sel_i[2] = 3                                             
  wb_sel_i[3] = 3                                             |  wb_sel_i[3] = 3                                             
  wb_stb_i = 2                                                |  wb_stb_i = 2                                                
  wb_we_i = 3                                                 |  wb_we_i = 3                                                 
  VGND = 121                                                  |  VGND = 89                                                   
  VPWR = 104                                                  |  VPWR = 89                                                   
  proxypwr_ctrl_out = 1                                       |  pwr_ctrl_out = 1                                            
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: xres_bufrstb_level                                  |Instance: rstb_level                                          
  A = 2                                                       |  A = 2                                                       
  X = 3                                                       |  X = 3                                                       
  VPWR = 3                                                    |  VPWR = 3                                                    
  LVPWR = 104                                                 |  LVPWR = 89                                                  
  LVGND = 121                                                 |  LVGND = 89                                                  
  VGND = 3                                                    |  VGND = 3                                                    
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: mgmt_protectmgmt_buffers                            |Instance: mgmt_buffers                                        
  caravel_clk = 4                                             |  caravel_clk = 4                                             
  caravel_clk2 = 3                                            |  caravel_clk2 = 3                                            
  caravel_rstn = 4                                            |  caravel_rstn = 4                                            
  la_data_in_core[0] = 2                                      |  la_data_in_core[0] = 2                                      
  la_data_in_core[100] = 2                                    |  la_data_in_core[100] = 2                                    
  la_data_in_core[101] = 2                                    |  la_data_in_core[101] = 2                                    
  la_data_in_core[102] = 2                                    |  la_data_in_core[102] = 2                                    
  la_data_in_core[103] = 2                                    |  la_data_in_core[103] = 2                                    
  la_data_in_core[104] = 2                                    |  la_data_in_core[104] = 2                                    
  la_data_in_core[105] = 2                                    |  la_data_in_core[105] = 2                                    
  la_data_in_core[106] = 2                                    |  la_data_in_core[106] = 2                                    
  la_data_in_core[107] = 2                                    |  la_data_in_core[107] = 2                                    
  la_data_in_core[108] = 2                                    |  la_data_in_core[108] = 2                                    
  la_data_in_core[109] = 2                                    |  la_data_in_core[109] = 2                                    
  la_data_in_core[10] = 2                                     |  la_data_in_core[10] = 2                                     
  la_data_in_core[110] = 2                                    |  la_data_in_core[110] = 2                                    
  la_data_in_core[111] = 2                                    |  la_data_in_core[111] = 2                                    
  la_data_in_core[112] = 2                                    |  la_data_in_core[112] = 2                                    
  la_data_in_core[113] = 2                                    |  la_data_in_core[113] = 2                                    
  la_data_in_core[114] = 2                                    |  la_data_in_core[114] = 2                                    
  la_data_in_core[115] = 2                                    |  la_data_in_core[115] = 2                                    
  la_data_in_core[116] = 2                                    |  la_data_in_core[116] = 2                                    
  la_data_in_core[117] = 2                                    |  la_data_in_core[117] = 2                                    
  la_data_in_core[118] = 2                                    |  la_data_in_core[118] = 2                                    
  la_data_in_core[119] = 2                                    |  la_data_in_core[119] = 2                                    
  la_data_in_core[11] = 2                                     |  la_data_in_core[11] = 2                                     
  la_data_in_core[120] = 2                                    |  la_data_in_core[120] = 2                                    
  la_data_in_core[121] = 2                                    |  la_data_in_core[121] = 2                                    
  la_data_in_core[122] = 2                                    |  la_data_in_core[122] = 2                                    
  la_data_in_core[123] = 2                                    |  la_data_in_core[123] = 2                                    
  la_data_in_core[124] = 2                                    |  la_data_in_core[124] = 2                                    
  la_data_in_core[125] = 2                                    |  la_data_in_core[125] = 2                                    
  la_data_in_core[126] = 2                                    |  la_data_in_core[126] = 2                                    
  la_data_in_core[127] = 2                                    |  la_data_in_core[127] = 2                                    
  la_data_in_core[12] = 2                                     |  la_data_in_core[12] = 2                                     
  la_data_in_core[13] = 2                                     |  la_data_in_core[13] = 2                                     
  la_data_in_core[14] = 2                                     |  la_data_in_core[14] = 2                                     
  la_data_in_core[15] = 2                                     |  la_data_in_core[15] = 2                                     
  la_data_in_core[16] = 2                                     |  la_data_in_core[16] = 2                                     
  la_data_in_core[17] = 2                                     |  la_data_in_core[17] = 2                                     
  la_data_in_core[18] = 2                                     |  la_data_in_core[18] = 2                                     
  la_data_in_core[19] = 2                                     |  la_data_in_core[19] = 2                                     
  la_data_in_core[1] = 2                                      |  la_data_in_core[1] = 2                                      
  la_data_in_core[20] = 2                                     |  la_data_in_core[20] = 2                                     
  la_data_in_core[21] = 2                                     |  la_data_in_core[21] = 2                                     
  la_data_in_core[22] = 2                                     |  la_data_in_core[22] = 2                                     
  la_data_in_core[23] = 2                                     |  la_data_in_core[23] = 2                                     
  la_data_in_core[24] = 2                                     |  la_data_in_core[24] = 2                                     
  la_data_in_core[25] = 2                                     |  la_data_in_core[25] = 2                                     
  la_data_in_core[26] = 2                                     |  la_data_in_core[26] = 2                                     
  la_data_in_core[27] = 2                                     |  la_data_in_core[27] = 2                                     
  la_data_in_core[28] = 2                                     |  la_data_in_core[28] = 2                                     
  la_data_in_core[29] = 2                                     |  la_data_in_core[29] = 2                                     
  la_data_in_core[2] = 2                                      |  la_data_in_core[2] = 2                                      
  la_data_in_core[30] = 2                                     |  la_data_in_core[30] = 2                                     
  la_data_in_core[31] = 2                                     |  la_data_in_core[31] = 2                                     
  la_data_in_core[32] = 2                                     |  la_data_in_core[32] = 2                                     
  la_data_in_core[33] = 2                                     |  la_data_in_core[33] = 2                                     
  la_data_in_core[34] = 2                                     |  la_data_in_core[34] = 2                                     
  la_data_in_core[35] = 2                                     |  la_data_in_core[35] = 2                                     
  la_data_in_core[36] = 2                                     |  la_data_in_core[36] = 2                                     
  la_data_in_core[37] = 2                                     |  la_data_in_core[37] = 2                                     
  la_data_in_core[38] = 2                                     |  la_data_in_core[38] = 2                                     
  la_data_in_core[39] = 2                                     |  la_data_in_core[39] = 2                                     
  la_data_in_core[3] = 2                                      |  la_data_in_core[3] = 2                                      
  la_data_in_core[40] = 2                                     |  la_data_in_core[40] = 2                                     
  la_data_in_core[41] = 2                                     |  la_data_in_core[41] = 2                                     
  la_data_in_core[42] = 2                                     |  la_data_in_core[42] = 2                                     
  la_data_in_core[43] = 2                                     |  la_data_in_core[43] = 2                                     
  la_data_in_core[44] = 2                                     |  la_data_in_core[44] = 2                                     
  la_data_in_core[45] = 2                                     |  la_data_in_core[45] = 2                                     
  la_data_in_core[46] = 2                                     |  la_data_in_core[46] = 2                                     
  la_data_in_core[47] = 2                                     |  la_data_in_core[47] = 2                                     
  la_data_in_core[48] = 2                                     |  la_data_in_core[48] = 2                                     
  la_data_in_core[49] = 2                                     |  la_data_in_core[49] = 2                                     
  la_data_in_core[4] = 2                                      |  la_data_in_core[4] = 2                                      
  la_data_in_core[50] = 2                                     |  la_data_in_core[50] = 2                                     
  la_data_in_core[51] = 2                                     |  la_data_in_core[51] = 2                                     
  la_data_in_core[52] = 2                                     |  la_data_in_core[52] = 2                                     
  la_data_in_core[53] = 2                                     |  la_data_in_core[53] = 2                                     
  la_data_in_core[54] = 2                                     |  la_data_in_core[54] = 2                                     
  la_data_in_core[55] = 2                                     |  la_data_in_core[55] = 2                                     
  la_data_in_core[56] = 2                                     |  la_data_in_core[56] = 2                                     
  la_data_in_core[57] = 2                                     |  la_data_in_core[57] = 2                                     
  la_data_in_core[58] = 2                                     |  la_data_in_core[58] = 2                                     
  la_data_in_core[59] = 2                                     |  la_data_in_core[59] = 2                                     
  la_data_in_core[5] = 2                                      |  la_data_in_core[5] = 2                                      
  la_data_in_core[60] = 2                                     |  la_data_in_core[60] = 2                                     
  la_data_in_core[61] = 2                                     |  la_data_in_core[61] = 2                                     
  la_data_in_core[62] = 2                                     |  la_data_in_core[62] = 2                                     
  la_data_in_core[63] = 2                                     |  la_data_in_core[63] = 2                                     
  la_data_in_core[64] = 2                                     |  la_data_in_core[64] = 2                                     
  la_data_in_core[65] = 2                                     |  la_data_in_core[65] = 2                                     
  la_data_in_core[66] = 2                                     |  la_data_in_core[66] = 2                                     
  la_data_in_core[67] = 2                                     |  la_data_in_core[67] = 2                                     
  la_data_in_core[68] = 2                                     |  la_data_in_core[68] = 2                                     
  la_data_in_core[69] = 2                                     |  la_data_in_core[69] = 2                                     
  la_data_in_core[6] = 2                                      |  la_data_in_core[6] = 2                                      
  la_data_in_core[70] = 2                                     |  la_data_in_core[70] = 2                                     
  la_data_in_core[71] = 2                                     |  la_data_in_core[71] = 2                                     
  la_data_in_core[72] = 2                                     |  la_data_in_core[72] = 2                                     
  la_data_in_core[73] = 2                                     |  la_data_in_core[73] = 2                                     
  la_data_in_core[74] = 2                                     |  la_data_in_core[74] = 2                                     
  la_data_in_core[75] = 2                                     |  la_data_in_core[75] = 2                                     
  la_data_in_core[76] = 2                                     |  la_data_in_core[76] = 2                                     
  la_data_in_core[77] = 2                                     |  la_data_in_core[77] = 2                                     
  la_data_in_core[78] = 2                                     |  la_data_in_core[78] = 2                                     
  la_data_in_core[79] = 2                                     |  la_data_in_core[79] = 2                                     
  la_data_in_core[7] = 2                                      |  la_data_in_core[7] = 2                                      
  la_data_in_core[80] = 2                                     |  la_data_in_core[80] = 2                                     
  la_data_in_core[81] = 2                                     |  la_data_in_core[81] = 2                                     
  la_data_in_core[82] = 2                                     |  la_data_in_core[82] = 2                                     
  la_data_in_core[83] = 2                                     |  la_data_in_core[83] = 2                                     
  la_data_in_core[84] = 2                                     |  la_data_in_core[84] = 2                                     
  la_data_in_core[85] = 2                                     |  la_data_in_core[85] = 2                                     
  la_data_in_core[86] = 2                                     |  la_data_in_core[86] = 2                                     
  la_data_in_core[87] = 2                                     |  la_data_in_core[87] = 2                                     
  la_data_in_core[88] = 2                                     |  la_data_in_core[88] = 2                                     
  la_data_in_core[89] = 2                                     |  la_data_in_core[89] = 2                                     
  la_data_in_core[8] = 2                                      |  la_data_in_core[8] = 2                                      
  la_data_in_core[90] = 2                                     |  la_data_in_core[90] = 2                                     
  la_data_in_core[91] = 2                                     |  la_data_in_core[91] = 2                                     
  la_data_in_core[92] = 2                                     |  la_data_in_core[92] = 2                                     
  la_data_in_core[93] = 2                                     |  la_data_in_core[93] = 2                                     
  la_data_in_core[94] = 2                                     |  la_data_in_core[94] = 2                                     
  la_data_in_core[95] = 2                                     |  la_data_in_core[95] = 2                                     
  la_data_in_core[96] = 2                                     |  la_data_in_core[96] = 2                                     
  la_data_in_core[97] = 2                                     |  la_data_in_core[97] = 2                                     
  la_data_in_core[98] = 2                                     |  la_data_in_core[98] = 2                                     
  la_data_in_core[99] = 2                                     |  la_data_in_core[99] = 2                                     
  la_data_in_core[9] = 2                                      |  la_data_in_core[9] = 2                                      
  la_data_in_mprj[0] = 2                                      |  la_data_in_mprj[0] = 2                                      
  la_data_in_mprj[100] = 2                                    |  la_data_in_mprj[100] = 2                                    
  la_data_in_mprj[101] = 2                                    |  la_data_in_mprj[101] = 2                                    
  la_data_in_mprj[102] = 2                                    |  la_data_in_mprj[102] = 2                                    
  la_data_in_mprj[103] = 2                                    |  la_data_in_mprj[103] = 2                                    
  la_data_in_mprj[104] = 2                                    |  la_data_in_mprj[104] = 2                                    
  la_data_in_mprj[105] = 2                                    |  la_data_in_mprj[105] = 2                                    
  la_data_in_mprj[106] = 2                                    |  la_data_in_mprj[106] = 2                                    
  la_data_in_mprj[107] = 2                                    |  la_data_in_mprj[107] = 2                                    
  la_data_in_mprj[108] = 2                                    |  la_data_in_mprj[108] = 2                                    
  la_data_in_mprj[109] = 2                                    |  la_data_in_mprj[109] = 2                                    
  la_data_in_mprj[10] = 2                                     |  la_data_in_mprj[10] = 2                                     
  la_data_in_mprj[110] = 2                                    |  la_data_in_mprj[110] = 2                                    
  la_data_in_mprj[111] = 2                                    |  la_data_in_mprj[111] = 2                                    
  la_data_in_mprj[112] = 2                                    |  la_data_in_mprj[112] = 2                                    
  la_data_in_mprj[113] = 2                                    |  la_data_in_mprj[113] = 2                                    
  la_data_in_mprj[114] = 2                                    |  la_data_in_mprj[114] = 2                                    
  la_data_in_mprj[115] = 2                                    |  la_data_in_mprj[115] = 2                                    
  la_data_in_mprj[116] = 2                                    |  la_data_in_mprj[116] = 2                                    
  la_data_in_mprj[117] = 2                                    |  la_data_in_mprj[117] = 2                                    
  la_data_in_mprj[118] = 2                                    |  la_data_in_mprj[118] = 2                                    
  la_data_in_mprj[119] = 2                                    |  la_data_in_mprj[119] = 2                                    
  la_data_in_mprj[11] = 2                                     |  la_data_in_mprj[11] = 2                                     
  la_data_in_mprj[120] = 2                                    |  la_data_in_mprj[120] = 2                                    
  la_data_in_mprj[121] = 2                                    |  la_data_in_mprj[121] = 2                                    
  la_data_in_mprj[122] = 2                                    |  la_data_in_mprj[122] = 2                                    
  la_data_in_mprj[123] = 2                                    |  la_data_in_mprj[123] = 2                                    
  la_data_in_mprj[124] = 2                                    |  la_data_in_mprj[124] = 2                                    
  la_data_in_mprj[125] = 2                                    |  la_data_in_mprj[125] = 2                                    
  la_data_in_mprj[126] = 2                                    |  la_data_in_mprj[126] = 2                                    
  la_data_in_mprj[127] = 2                                    |  la_data_in_mprj[127] = 2                                    
  la_data_in_mprj[12] = 2                                     |  la_data_in_mprj[12] = 2                                     
  la_data_in_mprj[13] = 2                                     |  la_data_in_mprj[13] = 2                                     
  la_data_in_mprj[14] = 2                                     |  la_data_in_mprj[14] = 2                                     
  la_data_in_mprj[15] = 2                                     |  la_data_in_mprj[15] = 2                                     
  la_data_in_mprj[16] = 2                                     |  la_data_in_mprj[16] = 2                                     
  la_data_in_mprj[17] = 2                                     |  la_data_in_mprj[17] = 2                                     
  la_data_in_mprj[18] = 2                                     |  la_data_in_mprj[18] = 2                                     
  la_data_in_mprj[19] = 2                                     |  la_data_in_mprj[19] = 2                                     
  la_data_in_mprj[1] = 2                                      |  la_data_in_mprj[1] = 2                                      
  la_data_in_mprj[20] = 2                                     |  la_data_in_mprj[20] = 2                                     
  la_data_in_mprj[21] = 2                                     |  la_data_in_mprj[21] = 2                                     
  la_data_in_mprj[22] = 2                                     |  la_data_in_mprj[22] = 2                                     
  la_data_in_mprj[23] = 2                                     |  la_data_in_mprj[23] = 2                                     
  la_data_in_mprj[24] = 2                                     |  la_data_in_mprj[24] = 2                                     
  la_data_in_mprj[25] = 2                                     |  la_data_in_mprj[25] = 2                                     
  la_data_in_mprj[26] = 2                                     |  la_data_in_mprj[26] = 2                                     
  la_data_in_mprj[27] = 2                                     |  la_data_in_mprj[27] = 2                                     
  la_data_in_mprj[28] = 2                                     |  la_data_in_mprj[28] = 2                                     
  la_data_in_mprj[29] = 2                                     |  la_data_in_mprj[29] = 2                                     
  la_data_in_mprj[2] = 2                                      |  la_data_in_mprj[2] = 2                                      
  la_data_in_mprj[30] = 2                                     |  la_data_in_mprj[30] = 2                                     
  la_data_in_mprj[31] = 2                                     |  la_data_in_mprj[31] = 2                                     
  la_data_in_mprj[32] = 2                                     |  la_data_in_mprj[32] = 2                                     
  la_data_in_mprj[33] = 2                                     |  la_data_in_mprj[33] = 2                                     
  la_data_in_mprj[34] = 2                                     |  la_data_in_mprj[34] = 2                                     
  la_data_in_mprj[35] = 2                                     |  la_data_in_mprj[35] = 2                                     
  la_data_in_mprj[36] = 2                                     |  la_data_in_mprj[36] = 2                                     
  la_data_in_mprj[37] = 2                                     |  la_data_in_mprj[37] = 2                                     
  la_data_in_mprj[38] = 2                                     |  la_data_in_mprj[38] = 2                                     
  la_data_in_mprj[39] = 2                                     |  la_data_in_mprj[39] = 2                                     
  la_data_in_mprj[3] = 2                                      |  la_data_in_mprj[3] = 2                                      
  la_data_in_mprj[40] = 2                                     |  la_data_in_mprj[40] = 2                                     
  la_data_in_mprj[41] = 2                                     |  la_data_in_mprj[41] = 2                                     
  la_data_in_mprj[42] = 2                                     |  la_data_in_mprj[42] = 2                                     
  la_data_in_mprj[43] = 2                                     |  la_data_in_mprj[43] = 2                                     
  la_data_in_mprj[44] = 2                                     |  la_data_in_mprj[44] = 2                                     
  la_data_in_mprj[45] = 2                                     |  la_data_in_mprj[45] = 2                                     
  la_data_in_mprj[46] = 2                                     |  la_data_in_mprj[46] = 2                                     
  la_data_in_mprj[47] = 2                                     |  la_data_in_mprj[47] = 2                                     
  la_data_in_mprj[48] = 2                                     |  la_data_in_mprj[48] = 2                                     
  la_data_in_mprj[49] = 2                                     |  la_data_in_mprj[49] = 2                                     
  la_data_in_mprj[4] = 2                                      |  la_data_in_mprj[4] = 2                                      
  la_data_in_mprj[50] = 2                                     |  la_data_in_mprj[50] = 2                                     
  la_data_in_mprj[51] = 2                                     |  la_data_in_mprj[51] = 2                                     
  la_data_in_mprj[52] = 2                                     |  la_data_in_mprj[52] = 2                                     
  la_data_in_mprj[53] = 2                                     |  la_data_in_mprj[53] = 2                                     
  la_data_in_mprj[54] = 2                                     |  la_data_in_mprj[54] = 2                                     
  la_data_in_mprj[55] = 2                                     |  la_data_in_mprj[55] = 2                                     
  la_data_in_mprj[56] = 2                                     |  la_data_in_mprj[56] = 2                                     
  la_data_in_mprj[57] = 2                                     |  la_data_in_mprj[57] = 2                                     
  la_data_in_mprj[58] = 2                                     |  la_data_in_mprj[58] = 2                                     
  la_data_in_mprj[59] = 2                                     |  la_data_in_mprj[59] = 2                                     
  la_data_in_mprj[5] = 2                                      |  la_data_in_mprj[5] = 2                                      
  la_data_in_mprj[60] = 2                                     |  la_data_in_mprj[60] = 2                                     
  la_data_in_mprj[61] = 2                                     |  la_data_in_mprj[61] = 2                                     
  la_data_in_mprj[62] = 2                                     |  la_data_in_mprj[62] = 2                                     
  la_data_in_mprj[63] = 2                                     |  la_data_in_mprj[63] = 2                                     
  la_data_in_mprj[64] = 2                                     |  la_data_in_mprj[64] = 2                                     
  la_data_in_mprj[65] = 2                                     |  la_data_in_mprj[65] = 2                                     
  la_data_in_mprj[66] = 2                                     |  la_data_in_mprj[66] = 2                                     
  la_data_in_mprj[67] = 2                                     |  la_data_in_mprj[67] = 2                                     
  la_data_in_mprj[68] = 2                                     |  la_data_in_mprj[68] = 2                                     
  la_data_in_mprj[69] = 2                                     |  la_data_in_mprj[69] = 2                                     
  la_data_in_mprj[6] = 2                                      |  la_data_in_mprj[6] = 2                                      
  la_data_in_mprj[70] = 2                                     |  la_data_in_mprj[70] = 2                                     
  la_data_in_mprj[71] = 2                                     |  la_data_in_mprj[71] = 2                                     
  la_data_in_mprj[72] = 2                                     |  la_data_in_mprj[72] = 2                                     
  la_data_in_mprj[73] = 2                                     |  la_data_in_mprj[73] = 2                                     
  la_data_in_mprj[74] = 2                                     |  la_data_in_mprj[74] = 2                                     
  la_data_in_mprj[75] = 2                                     |  la_data_in_mprj[75] = 2                                     
  la_data_in_mprj[76] = 2                                     |  la_data_in_mprj[76] = 2                                     
  la_data_in_mprj[77] = 2                                     |  la_data_in_mprj[77] = 2                                     
  la_data_in_mprj[78] = 2                                     |  la_data_in_mprj[78] = 2                                     
  la_data_in_mprj[79] = 2                                     |  la_data_in_mprj[79] = 2                                     
  la_data_in_mprj[7] = 2                                      |  la_data_in_mprj[7] = 2                                      
  la_data_in_mprj[80] = 2                                     |  la_data_in_mprj[80] = 2                                     
  la_data_in_mprj[81] = 2                                     |  la_data_in_mprj[81] = 2                                     
  la_data_in_mprj[82] = 2                                     |  la_data_in_mprj[82] = 2                                     
  la_data_in_mprj[83] = 2                                     |  la_data_in_mprj[83] = 2                                     
  la_data_in_mprj[84] = 2                                     |  la_data_in_mprj[84] = 2                                     
  la_data_in_mprj[85] = 2                                     |  la_data_in_mprj[85] = 2                                     
  la_data_in_mprj[86] = 2                                     |  la_data_in_mprj[86] = 2                                     
  la_data_in_mprj[87] = 2                                     |  la_data_in_mprj[87] = 2                                     
  la_data_in_mprj[88] = 2                                     |  la_data_in_mprj[88] = 2                                     
  la_data_in_mprj[89] = 2                                     |  la_data_in_mprj[89] = 2                                     
  la_data_in_mprj[8] = 2                                      |  la_data_in_mprj[8] = 2                                      
  la_data_in_mprj[90] = 2                                     |  la_data_in_mprj[90] = 2                                     
  la_data_in_mprj[91] = 2                                     |  la_data_in_mprj[91] = 2                                     
  la_data_in_mprj[92] = 2                                     |  la_data_in_mprj[92] = 2                                     
  la_data_in_mprj[93] = 2                                     |  la_data_in_mprj[93] = 2                                     
  la_data_in_mprj[94] = 2                                     |  la_data_in_mprj[94] = 2                                     
  la_data_in_mprj[95] = 2                                     |  la_data_in_mprj[95] = 2                                     
  la_data_in_mprj[96] = 2                                     |  la_data_in_mprj[96] = 2                                     
  la_data_in_mprj[97] = 2                                     |  la_data_in_mprj[97] = 2                                     
  la_data_in_mprj[98] = 2                                     |  la_data_in_mprj[98] = 2                                     
  la_data_in_mprj[99] = 2                                     |  la_data_in_mprj[99] = 2                                     
  la_data_in_mprj[9] = 2                                      |  la_data_in_mprj[9] = 2                                      
  la_data_out_core[0] = 2                                     |  la_data_out_core[0] = 2                                     
  la_data_out_core[100] = 2                                   |  la_data_out_core[100] = 2                                   
  la_data_out_core[101] = 2                                   |  la_data_out_core[101] = 2                                   
  la_data_out_core[102] = 2                                   |  la_data_out_core[102] = 2                                   
  la_data_out_core[103] = 2                                   |  la_data_out_core[103] = 2                                   
  la_data_out_core[104] = 2                                   |  la_data_out_core[104] = 2                                   
  la_data_out_core[105] = 2                                   |  la_data_out_core[105] = 2                                   
  la_data_out_core[106] = 2                                   |  la_data_out_core[106] = 2                                   
  la_data_out_core[107] = 2                                   |  la_data_out_core[107] = 2                                   
  la_data_out_core[108] = 2                                   |  la_data_out_core[108] = 2                                   
  la_data_out_core[109] = 2                                   |  la_data_out_core[109] = 2                                   
  la_data_out_core[10] = 2                                    |  la_data_out_core[10] = 2                                    
  la_data_out_core[110] = 2                                   |  la_data_out_core[110] = 2                                   
  la_data_out_core[111] = 2                                   |  la_data_out_core[111] = 2                                   
  la_data_out_core[112] = 2                                   |  la_data_out_core[112] = 2                                   
  la_data_out_core[113] = 2                                   |  la_data_out_core[113] = 2                                   
  la_data_out_core[114] = 2                                   |  la_data_out_core[114] = 2                                   
  la_data_out_core[115] = 2                                   |  la_data_out_core[115] = 2                                   
  la_data_out_core[116] = 2                                   |  la_data_out_core[116] = 2                                   
  la_data_out_core[117] = 2                                   |  la_data_out_core[117] = 2                                   
  la_data_out_core[118] = 2                                   |  la_data_out_core[118] = 2                                   
  la_data_out_core[119] = 2                                   |  la_data_out_core[119] = 2                                   
  la_data_out_core[11] = 2                                    |  la_data_out_core[11] = 2                                    
  la_data_out_core[120] = 2                                   |  la_data_out_core[120] = 2                                   
  la_data_out_core[121] = 2                                   |  la_data_out_core[121] = 2                                   
  la_data_out_core[122] = 2                                   |  la_data_out_core[122] = 2                                   
  la_data_out_core[123] = 2                                   |  la_data_out_core[123] = 2                                   
  la_data_out_core[124] = 2                                   |  la_data_out_core[124] = 2                                   
  la_data_out_core[125] = 2                                   |  la_data_out_core[125] = 2                                   
  la_data_out_core[126] = 2                                   |  la_data_out_core[126] = 2                                   
  la_data_out_core[127] = 2                                   |  la_data_out_core[127] = 2                                   
  la_data_out_core[12] = 2                                    |  la_data_out_core[12] = 2                                    
  la_data_out_core[13] = 2                                    |  la_data_out_core[13] = 2                                    
  la_data_out_core[14] = 2                                    |  la_data_out_core[14] = 2                                    
  la_data_out_core[15] = 2                                    |  la_data_out_core[15] = 2                                    
  la_data_out_core[16] = 2                                    |  la_data_out_core[16] = 2                                    
  la_data_out_core[17] = 2                                    |  la_data_out_core[17] = 2                                    
  la_data_out_core[18] = 2                                    |  la_data_out_core[18] = 2                                    
  la_data_out_core[19] = 2                                    |  la_data_out_core[19] = 2                                    
  la_data_out_core[1] = 2                                     |  la_data_out_core[1] = 2                                     
  la_data_out_core[20] = 2                                    |  la_data_out_core[20] = 2                                    
  la_data_out_core[21] = 2                                    |  la_data_out_core[21] = 2                                    
  la_data_out_core[22] = 2                                    |  la_data_out_core[22] = 2                                    
  la_data_out_core[23] = 2                                    |  la_data_out_core[23] = 2                                    
  la_data_out_core[24] = 2                                    |  la_data_out_core[24] = 2                                    
  la_data_out_core[25] = 2                                    |  la_data_out_core[25] = 2                                    
  la_data_out_core[26] = 2                                    |  la_data_out_core[26] = 2                                    
  la_data_out_core[27] = 2                                    |  la_data_out_core[27] = 2                                    
  la_data_out_core[28] = 2                                    |  la_data_out_core[28] = 2                                    
  la_data_out_core[29] = 2                                    |  la_data_out_core[29] = 2                                    
  la_data_out_core[2] = 2                                     |  la_data_out_core[2] = 2                                     
  la_data_out_core[30] = 2                                    |  la_data_out_core[30] = 2                                    
  la_data_out_core[31] = 2                                    |  la_data_out_core[31] = 2                                    
  la_data_out_core[32] = 2                                    |  la_data_out_core[32] = 2                                    
  la_data_out_core[33] = 2                                    |  la_data_out_core[33] = 2                                    
  la_data_out_core[34] = 2                                    |  la_data_out_core[34] = 2                                    
  la_data_out_core[35] = 2                                    |  la_data_out_core[35] = 2                                    
  la_data_out_core[36] = 2                                    |  la_data_out_core[36] = 2                                    
  la_data_out_core[37] = 2                                    |  la_data_out_core[37] = 2                                    
  la_data_out_core[38] = 2                                    |  la_data_out_core[38] = 2                                    
  la_data_out_core[39] = 2                                    |  la_data_out_core[39] = 2                                    
  la_data_out_core[3] = 2                                     |  la_data_out_core[3] = 2                                     
  la_data_out_core[40] = 2                                    |  la_data_out_core[40] = 2                                    
  la_data_out_core[41] = 2                                    |  la_data_out_core[41] = 2                                    
  la_data_out_core[42] = 2                                    |  la_data_out_core[42] = 2                                    
  la_data_out_core[43] = 2                                    |  la_data_out_core[43] = 2                                    
  la_data_out_core[44] = 2                                    |  la_data_out_core[44] = 2                                    
  la_data_out_core[45] = 2                                    |  la_data_out_core[45] = 2                                    
  la_data_out_core[46] = 2                                    |  la_data_out_core[46] = 2                                    
  la_data_out_core[47] = 2                                    |  la_data_out_core[47] = 2                                    
  la_data_out_core[48] = 2                                    |  la_data_out_core[48] = 2                                    
  la_data_out_core[49] = 2                                    |  la_data_out_core[49] = 2                                    
  la_data_out_core[4] = 2                                     |  la_data_out_core[4] = 2                                     
  la_data_out_core[50] = 2                                    |  la_data_out_core[50] = 2                                    
  la_data_out_core[51] = 2                                    |  la_data_out_core[51] = 2                                    
  la_data_out_core[52] = 2                                    |  la_data_out_core[52] = 2                                    
  la_data_out_core[53] = 2                                    |  la_data_out_core[53] = 2                                    
  la_data_out_core[54] = 2                                    |  la_data_out_core[54] = 2                                    
  la_data_out_core[55] = 2                                    |  la_data_out_core[55] = 2                                    
  la_data_out_core[56] = 2                                    |  la_data_out_core[56] = 2                                    
  la_data_out_core[57] = 2                                    |  la_data_out_core[57] = 2                                    
  la_data_out_core[58] = 2                                    |  la_data_out_core[58] = 2                                    
  la_data_out_core[59] = 2                                    |  la_data_out_core[59] = 2                                    
  la_data_out_core[5] = 2                                     |  la_data_out_core[5] = 2                                     
  la_data_out_core[60] = 2                                    |  la_data_out_core[60] = 2                                    
  la_data_out_core[61] = 2                                    |  la_data_out_core[61] = 2                                    
  la_data_out_core[62] = 2                                    |  la_data_out_core[62] = 2                                    
  la_data_out_core[63] = 2                                    |  la_data_out_core[63] = 2                                    
  la_data_out_core[64] = 2                                    |  la_data_out_core[64] = 2                                    
  la_data_out_core[65] = 2                                    |  la_data_out_core[65] = 2                                    
  la_data_out_core[66] = 2                                    |  la_data_out_core[66] = 2                                    
  la_data_out_core[67] = 2                                    |  la_data_out_core[67] = 2                                    
  la_data_out_core[68] = 2                                    |  la_data_out_core[68] = 2                                    
  la_data_out_core[69] = 2                                    |  la_data_out_core[69] = 2                                    
  la_data_out_core[6] = 2                                     |  la_data_out_core[6] = 2                                     
  la_data_out_core[70] = 2                                    |  la_data_out_core[70] = 2                                    
  la_data_out_core[71] = 2                                    |  la_data_out_core[71] = 2                                    
  la_data_out_core[72] = 2                                    |  la_data_out_core[72] = 2                                    
  la_data_out_core[73] = 2                                    |  la_data_out_core[73] = 2                                    
  la_data_out_core[74] = 2                                    |  la_data_out_core[74] = 2                                    
  la_data_out_core[75] = 2                                    |  la_data_out_core[75] = 2                                    
  la_data_out_core[76] = 2                                    |  la_data_out_core[76] = 2                                    
  la_data_out_core[77] = 2                                    |  la_data_out_core[77] = 2                                    
  la_data_out_core[78] = 2                                    |  la_data_out_core[78] = 2                                    
  la_data_out_core[79] = 2                                    |  la_data_out_core[79] = 2                                    
  la_data_out_core[7] = 2                                     |  la_data_out_core[7] = 2                                     
  la_data_out_core[80] = 2                                    |  la_data_out_core[80] = 2                                    
  la_data_out_core[81] = 2                                    |  la_data_out_core[81] = 2                                    
  la_data_out_core[82] = 2                                    |  la_data_out_core[82] = 2                                    
  la_data_out_core[83] = 2                                    |  la_data_out_core[83] = 2                                    
  la_data_out_core[84] = 2                                    |  la_data_out_core[84] = 2                                    
  la_data_out_core[85] = 2                                    |  la_data_out_core[85] = 2                                    
  la_data_out_core[86] = 2                                    |  la_data_out_core[86] = 2                                    
  la_data_out_core[87] = 2                                    |  la_data_out_core[87] = 2                                    
  la_data_out_core[88] = 2                                    |  la_data_out_core[88] = 2                                    
  la_data_out_core[89] = 2                                    |  la_data_out_core[89] = 2                                    
  la_data_out_core[8] = 2                                     |  la_data_out_core[8] = 2                                     
  la_data_out_core[90] = 2                                    |  la_data_out_core[90] = 2                                    
  la_data_out_core[91] = 2                                    |  la_data_out_core[91] = 2                                    
  la_data_out_core[92] = 2                                    |  la_data_out_core[92] = 2                                    
  la_data_out_core[93] = 2                                    |  la_data_out_core[93] = 2                                    
  la_data_out_core[94] = 2                                    |  la_data_out_core[94] = 2                                    
  la_data_out_core[95] = 2                                    |  la_data_out_core[95] = 2                                    
  la_data_out_core[96] = 2                                    |  la_data_out_core[96] = 2                                    
  la_data_out_core[97] = 2                                    |  la_data_out_core[97] = 2                                    
  la_data_out_core[98] = 2                                    |  la_data_out_core[98] = 2                                    
  la_data_out_core[99] = 2                                    |  la_data_out_core[99] = 2                                    
  la_data_out_core[9] = 2                                     |  la_data_out_core[9] = 2                                     
  la_data_out_mprj[0] = 2                                     |  la_data_out_mprj[0] = 2                                     
  la_data_out_mprj[100] = 2                                   |  la_data_out_mprj[100] = 2                                   
  la_data_out_mprj[101] = 2                                   |  la_data_out_mprj[101] = 2                                   
  la_data_out_mprj[102] = 2                                   |  la_data_out_mprj[102] = 2                                   
  la_data_out_mprj[103] = 2                                   |  la_data_out_mprj[103] = 2                                   
  la_data_out_mprj[104] = 2                                   |  la_data_out_mprj[104] = 2                                   
  la_data_out_mprj[105] = 2                                   |  la_data_out_mprj[105] = 2                                   
  la_data_out_mprj[106] = 2                                   |  la_data_out_mprj[106] = 2                                   
  la_data_out_mprj[107] = 2                                   |  la_data_out_mprj[107] = 2                                   
  la_data_out_mprj[108] = 2                                   |  la_data_out_mprj[108] = 2                                   
  la_data_out_mprj[109] = 2                                   |  la_data_out_mprj[109] = 2                                   
  la_data_out_mprj[10] = 2                                    |  la_data_out_mprj[10] = 2                                    
  la_data_out_mprj[110] = 2                                   |  la_data_out_mprj[110] = 2                                   
  la_data_out_mprj[111] = 2                                   |  la_data_out_mprj[111] = 2                                   
  la_data_out_mprj[112] = 2                                   |  la_data_out_mprj[112] = 2                                   
  la_data_out_mprj[113] = 2                                   |  la_data_out_mprj[113] = 2                                   
  la_data_out_mprj[114] = 2                                   |  la_data_out_mprj[114] = 2                                   
  la_data_out_mprj[115] = 2                                   |  la_data_out_mprj[115] = 2                                   
  la_data_out_mprj[116] = 2                                   |  la_data_out_mprj[116] = 2                                   
  la_data_out_mprj[117] = 2                                   |  la_data_out_mprj[117] = 2                                   
  la_data_out_mprj[118] = 2                                   |  la_data_out_mprj[118] = 2                                   
  la_data_out_mprj[119] = 2                                   |  la_data_out_mprj[119] = 2                                   
  la_data_out_mprj[11] = 2                                    |  la_data_out_mprj[11] = 2                                    
  la_data_out_mprj[120] = 2                                   |  la_data_out_mprj[120] = 2                                   
  la_data_out_mprj[121] = 2                                   |  la_data_out_mprj[121] = 2                                   
  la_data_out_mprj[122] = 2                                   |  la_data_out_mprj[122] = 2                                   
  la_data_out_mprj[123] = 2                                   |  la_data_out_mprj[123] = 2                                   
  la_data_out_mprj[124] = 2                                   |  la_data_out_mprj[124] = 2                                   
  la_data_out_mprj[125] = 2                                   |  la_data_out_mprj[125] = 2                                   
  la_data_out_mprj[126] = 2                                   |  la_data_out_mprj[126] = 2                                   
  la_data_out_mprj[127] = 2                                   |  la_data_out_mprj[127] = 2                                   
  la_data_out_mprj[12] = 2                                    |  la_data_out_mprj[12] = 2                                    
  la_data_out_mprj[13] = 2                                    |  la_data_out_mprj[13] = 2                                    
  la_data_out_mprj[14] = 2                                    |  la_data_out_mprj[14] = 2                                    
  la_data_out_mprj[15] = 2                                    |  la_data_out_mprj[15] = 2                                    
  la_data_out_mprj[16] = 2                                    |  la_data_out_mprj[16] = 2                                    
  la_data_out_mprj[17] = 2                                    |  la_data_out_mprj[17] = 2                                    
  la_data_out_mprj[18] = 2                                    |  la_data_out_mprj[18] = 2                                    
  la_data_out_mprj[19] = 2                                    |  la_data_out_mprj[19] = 2                                    
  la_data_out_mprj[1] = 2                                     |  la_data_out_mprj[1] = 2                                     
  la_data_out_mprj[20] = 2                                    |  la_data_out_mprj[20] = 2                                    
  la_data_out_mprj[21] = 2                                    |  la_data_out_mprj[21] = 2                                    
  la_data_out_mprj[22] = 2                                    |  la_data_out_mprj[22] = 2                                    
  la_data_out_mprj[23] = 2                                    |  la_data_out_mprj[23] = 2                                    
  la_data_out_mprj[24] = 2                                    |  la_data_out_mprj[24] = 2                                    
  la_data_out_mprj[25] = 2                                    |  la_data_out_mprj[25] = 2                                    
  la_data_out_mprj[26] = 2                                    |  la_data_out_mprj[26] = 2                                    
  la_data_out_mprj[27] = 2                                    |  la_data_out_mprj[27] = 2                                    
  la_data_out_mprj[28] = 2                                    |  la_data_out_mprj[28] = 2                                    
  la_data_out_mprj[29] = 2                                    |  la_data_out_mprj[29] = 2                                    
  la_data_out_mprj[2] = 2                                     |  la_data_out_mprj[2] = 2                                     
  la_data_out_mprj[30] = 2                                    |  la_data_out_mprj[30] = 2                                    
  la_data_out_mprj[31] = 2                                    |  la_data_out_mprj[31] = 2                                    
  la_data_out_mprj[32] = 2                                    |  la_data_out_mprj[32] = 2                                    
  la_data_out_mprj[33] = 2                                    |  la_data_out_mprj[33] = 2                                    
  la_data_out_mprj[34] = 2                                    |  la_data_out_mprj[34] = 2                                    
  la_data_out_mprj[35] = 2                                    |  la_data_out_mprj[35] = 2                                    
  la_data_out_mprj[36] = 2                                    |  la_data_out_mprj[36] = 2                                    
  la_data_out_mprj[37] = 2                                    |  la_data_out_mprj[37] = 2                                    
  la_data_out_mprj[38] = 2                                    |  la_data_out_mprj[38] = 2                                    
  la_data_out_mprj[39] = 2                                    |  la_data_out_mprj[39] = 2                                    
  la_data_out_mprj[3] = 2                                     |  la_data_out_mprj[3] = 2                                     
  la_data_out_mprj[40] = 2                                    |  la_data_out_mprj[40] = 2                                    
  la_data_out_mprj[41] = 2                                    |  la_data_out_mprj[41] = 2                                    
  la_data_out_mprj[42] = 2                                    |  la_data_out_mprj[42] = 2                                    
  la_data_out_mprj[43] = 2                                    |  la_data_out_mprj[43] = 2                                    
  la_data_out_mprj[44] = 2                                    |  la_data_out_mprj[44] = 2                                    
  la_data_out_mprj[45] = 2                                    |  la_data_out_mprj[45] = 2                                    
  la_data_out_mprj[46] = 2                                    |  la_data_out_mprj[46] = 2                                    
  la_data_out_mprj[47] = 2                                    |  la_data_out_mprj[47] = 2                                    
  la_data_out_mprj[48] = 2                                    |  la_data_out_mprj[48] = 2                                    
  la_data_out_mprj[49] = 2                                    |  la_data_out_mprj[49] = 2                                    
  la_data_out_mprj[4] = 2                                     |  la_data_out_mprj[4] = 2                                     
  la_data_out_mprj[50] = 2                                    |  la_data_out_mprj[50] = 2                                    
  la_data_out_mprj[51] = 2                                    |  la_data_out_mprj[51] = 2                                    
  la_data_out_mprj[52] = 2                                    |  la_data_out_mprj[52] = 2                                    
  la_data_out_mprj[53] = 2                                    |  la_data_out_mprj[53] = 2                                    
  la_data_out_mprj[54] = 2                                    |  la_data_out_mprj[54] = 2                                    
  la_data_out_mprj[55] = 2                                    |  la_data_out_mprj[55] = 2                                    
  la_data_out_mprj[56] = 2                                    |  la_data_out_mprj[56] = 2                                    
  la_data_out_mprj[57] = 2                                    |  la_data_out_mprj[57] = 2                                    
  la_data_out_mprj[58] = 2                                    |  la_data_out_mprj[58] = 2                                    
  la_data_out_mprj[59] = 2                                    |  la_data_out_mprj[59] = 2                                    
  la_data_out_mprj[5] = 2                                     |  la_data_out_mprj[5] = 2                                     
  la_data_out_mprj[60] = 2                                    |  la_data_out_mprj[60] = 2                                    
  la_data_out_mprj[61] = 2                                    |  la_data_out_mprj[61] = 2                                    
  la_data_out_mprj[62] = 2                                    |  la_data_out_mprj[62] = 2                                    
  la_data_out_mprj[63] = 2                                    |  la_data_out_mprj[63] = 2                                    
  la_data_out_mprj[64] = 2                                    |  la_data_out_mprj[64] = 2                                    
  la_data_out_mprj[65] = 2                                    |  la_data_out_mprj[65] = 2                                    
  la_data_out_mprj[66] = 2                                    |  la_data_out_mprj[66] = 2                                    
  la_data_out_mprj[67] = 2                                    |  la_data_out_mprj[67] = 2                                    
  la_data_out_mprj[68] = 2                                    |  la_data_out_mprj[68] = 2                                    
  la_data_out_mprj[69] = 2                                    |  la_data_out_mprj[69] = 2                                    
  la_data_out_mprj[6] = 2                                     |  la_data_out_mprj[6] = 2                                     
  la_data_out_mprj[70] = 2                                    |  la_data_out_mprj[70] = 2                                    
  la_data_out_mprj[71] = 2                                    |  la_data_out_mprj[71] = 2                                    
  la_data_out_mprj[72] = 2                                    |  la_data_out_mprj[72] = 2                                    
  la_data_out_mprj[73] = 2                                    |  la_data_out_mprj[73] = 2                                    
  la_data_out_mprj[74] = 2                                    |  la_data_out_mprj[74] = 2                                    
  la_data_out_mprj[75] = 2                                    |  la_data_out_mprj[75] = 2                                    
  la_data_out_mprj[76] = 2                                    |  la_data_out_mprj[76] = 2                                    
  la_data_out_mprj[77] = 2                                    |  la_data_out_mprj[77] = 2                                    
  la_data_out_mprj[78] = 2                                    |  la_data_out_mprj[78] = 2                                    
  la_data_out_mprj[79] = 2                                    |  la_data_out_mprj[79] = 2                                    
  la_data_out_mprj[7] = 2                                     |  la_data_out_mprj[7] = 2                                     
  la_data_out_mprj[80] = 2                                    |  la_data_out_mprj[80] = 2                                    
  la_data_out_mprj[81] = 2                                    |  la_data_out_mprj[81] = 2                                    
  la_data_out_mprj[82] = 2                                    |  la_data_out_mprj[82] = 2                                    
  la_data_out_mprj[83] = 2                                    |  la_data_out_mprj[83] = 2                                    
  la_data_out_mprj[84] = 2                                    |  la_data_out_mprj[84] = 2                                    
  la_data_out_mprj[85] = 2                                    |  la_data_out_mprj[85] = 2                                    
  la_data_out_mprj[86] = 2                                    |  la_data_out_mprj[86] = 2                                    
  la_data_out_mprj[87] = 2                                    |  la_data_out_mprj[87] = 2                                    
  la_data_out_mprj[88] = 2                                    |  la_data_out_mprj[88] = 2                                    
  la_data_out_mprj[89] = 2                                    |  la_data_out_mprj[89] = 2                                    
  la_data_out_mprj[8] = 2                                     |  la_data_out_mprj[8] = 2                                     
  la_data_out_mprj[90] = 2                                    |  la_data_out_mprj[90] = 2                                    
  la_data_out_mprj[91] = 2                                    |  la_data_out_mprj[91] = 2                                    
  la_data_out_mprj[92] = 2                                    |  la_data_out_mprj[92] = 2                                    
  la_data_out_mprj[93] = 2                                    |  la_data_out_mprj[93] = 2                                    
  la_data_out_mprj[94] = 2                                    |  la_data_out_mprj[94] = 2                                    
  la_data_out_mprj[95] = 2                                    |  la_data_out_mprj[95] = 2                                    
  la_data_out_mprj[96] = 2                                    |  la_data_out_mprj[96] = 2                                    
  la_data_out_mprj[97] = 2                                    |  la_data_out_mprj[97] = 2                                    
  la_data_out_mprj[98] = 2                                    |  la_data_out_mprj[98] = 2                                    
  la_data_out_mprj[99] = 2                                    |  la_data_out_mprj[99] = 2                                    
  la_data_out_mprj[9] = 2                                     |  la_data_out_mprj[9] = 2                                     
  la_iena_mprj[0] = 2                                         |  la_iena_mprj[0] = 2                                         
  la_iena_mprj[100] = 2                                       |  la_iena_mprj[100] = 2                                       
  la_iena_mprj[101] = 2                                       |  la_iena_mprj[101] = 2                                       
  la_iena_mprj[102] = 2                                       |  la_iena_mprj[102] = 2                                       
  la_iena_mprj[103] = 2                                       |  la_iena_mprj[103] = 2                                       
  la_iena_mprj[104] = 2                                       |  la_iena_mprj[104] = 2                                       
  la_iena_mprj[105] = 2                                       |  la_iena_mprj[105] = 2                                       
  la_iena_mprj[106] = 2                                       |  la_iena_mprj[106] = 2                                       
  la_iena_mprj[107] = 2                                       |  la_iena_mprj[107] = 2                                       
  la_iena_mprj[108] = 2                                       |  la_iena_mprj[108] = 2                                       
  la_iena_mprj[109] = 2                                       |  la_iena_mprj[109] = 2                                       
  la_iena_mprj[10] = 2                                        |  la_iena_mprj[10] = 2                                        
  la_iena_mprj[110] = 2                                       |  la_iena_mprj[110] = 2                                       
  la_iena_mprj[111] = 2                                       |  la_iena_mprj[111] = 2                                       
  la_iena_mprj[112] = 2                                       |  la_iena_mprj[112] = 2                                       
  la_iena_mprj[113] = 2                                       |  la_iena_mprj[113] = 2                                       
  la_iena_mprj[114] = 2                                       |  la_iena_mprj[114] = 2                                       
  la_iena_mprj[115] = 2                                       |  la_iena_mprj[115] = 2                                       
  la_iena_mprj[116] = 2                                       |  la_iena_mprj[116] = 2                                       
  la_iena_mprj[117] = 2                                       |  la_iena_mprj[117] = 2                                       
  la_iena_mprj[118] = 2                                       |  la_iena_mprj[118] = 2                                       
  la_iena_mprj[119] = 2                                       |  la_iena_mprj[119] = 2                                       
  la_iena_mprj[11] = 2                                        |  la_iena_mprj[11] = 2                                        
  la_iena_mprj[120] = 2                                       |  la_iena_mprj[120] = 2                                       
  la_iena_mprj[121] = 2                                       |  la_iena_mprj[121] = 2                                       
  la_iena_mprj[122] = 2                                       |  la_iena_mprj[122] = 2                                       
  la_iena_mprj[123] = 2                                       |  la_iena_mprj[123] = 2                                       
  la_iena_mprj[124] = 2                                       |  la_iena_mprj[124] = 2                                       
  la_iena_mprj[125] = 2                                       |  la_iena_mprj[125] = 2                                       
  la_iena_mprj[126] = 2                                       |  la_iena_mprj[126] = 2                                       
  la_iena_mprj[127] = 2                                       |  la_iena_mprj[127] = 2                                       
  la_iena_mprj[12] = 2                                        |  la_iena_mprj[12] = 2                                        
  la_iena_mprj[13] = 2                                        |  la_iena_mprj[13] = 2                                        
  la_iena_mprj[14] = 2                                        |  la_iena_mprj[14] = 2                                        
  la_iena_mprj[15] = 2                                        |  la_iena_mprj[15] = 2                                        
  la_iena_mprj[16] = 2                                        |  la_iena_mprj[16] = 2                                        
  la_iena_mprj[17] = 2                                        |  la_iena_mprj[17] = 2                                        
  la_iena_mprj[18] = 2                                        |  la_iena_mprj[18] = 2                                        
  la_iena_mprj[19] = 2                                        |  la_iena_mprj[19] = 2                                        
  la_iena_mprj[1] = 2                                         |  la_iena_mprj[1] = 2                                         
  la_iena_mprj[20] = 2                                        |  la_iena_mprj[20] = 2                                        
  la_iena_mprj[21] = 2                                        |  la_iena_mprj[21] = 2                                        
  la_iena_mprj[22] = 2                                        |  la_iena_mprj[22] = 2                                        
  la_iena_mprj[23] = 2                                        |  la_iena_mprj[23] = 2                                        
  la_iena_mprj[24] = 2                                        |  la_iena_mprj[24] = 2                                        
  la_iena_mprj[25] = 2                                        |  la_iena_mprj[25] = 2                                        
  la_iena_mprj[26] = 2                                        |  la_iena_mprj[26] = 2                                        
  la_iena_mprj[27] = 2                                        |  la_iena_mprj[27] = 2                                        
  la_iena_mprj[28] = 2                                        |  la_iena_mprj[28] = 2                                        
  la_iena_mprj[29] = 2                                        |  la_iena_mprj[29] = 2                                        
  la_iena_mprj[2] = 2                                         |  la_iena_mprj[2] = 2                                         
  la_iena_mprj[30] = 2                                        |  la_iena_mprj[30] = 2                                        
  la_iena_mprj[31] = 2                                        |  la_iena_mprj[31] = 2                                        
  la_iena_mprj[32] = 2                                        |  la_iena_mprj[32] = 2                                        
  la_iena_mprj[33] = 2                                        |  la_iena_mprj[33] = 2                                        
  la_iena_mprj[34] = 2                                        |  la_iena_mprj[34] = 2                                        
  la_iena_mprj[35] = 2                                        |  la_iena_mprj[35] = 2                                        
  la_iena_mprj[36] = 2                                        |  la_iena_mprj[36] = 2                                        
  la_iena_mprj[37] = 2                                        |  la_iena_mprj[37] = 2                                        
  la_iena_mprj[38] = 2                                        |  la_iena_mprj[38] = 2                                        
  la_iena_mprj[39] = 2                                        |  la_iena_mprj[39] = 2                                        
  la_iena_mprj[3] = 2                                         |  la_iena_mprj[3] = 2                                         
  la_iena_mprj[40] = 2                                        |  la_iena_mprj[40] = 2                                        
  la_iena_mprj[41] = 2                                        |  la_iena_mprj[41] = 2                                        
  la_iena_mprj[42] = 2                                        |  la_iena_mprj[42] = 2                                        
  la_iena_mprj[43] = 2                                        |  la_iena_mprj[43] = 2                                        
  la_iena_mprj[44] = 2                                        |  la_iena_mprj[44] = 2                                        
  la_iena_mprj[45] = 2                                        |  la_iena_mprj[45] = 2                                        
  la_iena_mprj[46] = 2                                        |  la_iena_mprj[46] = 2                                        
  la_iena_mprj[47] = 2                                        |  la_iena_mprj[47] = 2                                        
  la_iena_mprj[48] = 2                                        |  la_iena_mprj[48] = 2                                        
  la_iena_mprj[49] = 2                                        |  la_iena_mprj[49] = 2                                        
  la_iena_mprj[4] = 2                                         |  la_iena_mprj[4] = 2                                         
  la_iena_mprj[50] = 2                                        |  la_iena_mprj[50] = 2                                        
  la_iena_mprj[51] = 2                                        |  la_iena_mprj[51] = 2                                        
  la_iena_mprj[52] = 2                                        |  la_iena_mprj[52] = 2                                        
  la_iena_mprj[53] = 2                                        |  la_iena_mprj[53] = 2                                        
  la_iena_mprj[54] = 2                                        |  la_iena_mprj[54] = 2                                        
  la_iena_mprj[55] = 2                                        |  la_iena_mprj[55] = 2                                        
  la_iena_mprj[56] = 2                                        |  la_iena_mprj[56] = 2                                        
  la_iena_mprj[57] = 2                                        |  la_iena_mprj[57] = 2                                        
  la_iena_mprj[58] = 2                                        |  la_iena_mprj[58] = 2                                        
  la_iena_mprj[59] = 2                                        |  la_iena_mprj[59] = 2                                        
  la_iena_mprj[5] = 2                                         |  la_iena_mprj[5] = 2                                         
  la_iena_mprj[60] = 2                                        |  la_iena_mprj[60] = 2                                        
  la_iena_mprj[61] = 2                                        |  la_iena_mprj[61] = 2                                        
  la_iena_mprj[62] = 2                                        |  la_iena_mprj[62] = 2                                        
  la_iena_mprj[63] = 2                                        |  la_iena_mprj[63] = 2                                        
  la_iena_mprj[64] = 2                                        |  la_iena_mprj[64] = 2                                        
  la_iena_mprj[65] = 2                                        |  la_iena_mprj[65] = 2                                        
  la_iena_mprj[66] = 2                                        |  la_iena_mprj[66] = 2                                        
  la_iena_mprj[67] = 2                                        |  la_iena_mprj[67] = 2                                        
  la_iena_mprj[68] = 2                                        |  la_iena_mprj[68] = 2                                        
  la_iena_mprj[69] = 2                                        |  la_iena_mprj[69] = 2                                        
  la_iena_mprj[6] = 2                                         |  la_iena_mprj[6] = 2                                         
  la_iena_mprj[70] = 2                                        |  la_iena_mprj[70] = 2                                        
  la_iena_mprj[71] = 2                                        |  la_iena_mprj[71] = 2                                        
  la_iena_mprj[72] = 2                                        |  la_iena_mprj[72] = 2                                        
  la_iena_mprj[73] = 2                                        |  la_iena_mprj[73] = 2                                        
  la_iena_mprj[74] = 2                                        |  la_iena_mprj[74] = 2                                        
  la_iena_mprj[75] = 2                                        |  la_iena_mprj[75] = 2                                        
  la_iena_mprj[76] = 2                                        |  la_iena_mprj[76] = 2                                        
  la_iena_mprj[77] = 2                                        |  la_iena_mprj[77] = 2                                        
  la_iena_mprj[78] = 2                                        |  la_iena_mprj[78] = 2                                        
  la_iena_mprj[79] = 2                                        |  la_iena_mprj[79] = 2                                        
  la_iena_mprj[7] = 2                                         |  la_iena_mprj[7] = 2                                         
  la_iena_mprj[80] = 2                                        |  la_iena_mprj[80] = 2                                        
  la_iena_mprj[81] = 2                                        |  la_iena_mprj[81] = 2                                        
  la_iena_mprj[82] = 2                                        |  la_iena_mprj[82] = 2                                        
  la_iena_mprj[83] = 2                                        |  la_iena_mprj[83] = 2                                        
  la_iena_mprj[84] = 2                                        |  la_iena_mprj[84] = 2                                        
  la_iena_mprj[85] = 2                                        |  la_iena_mprj[85] = 2                                        
  la_iena_mprj[86] = 2                                        |  la_iena_mprj[86] = 2                                        
  la_iena_mprj[87] = 2                                        |  la_iena_mprj[87] = 2                                        
  la_iena_mprj[88] = 2                                        |  la_iena_mprj[88] = 2                                        
  la_iena_mprj[89] = 2                                        |  la_iena_mprj[89] = 2                                        
  la_iena_mprj[8] = 2                                         |  la_iena_mprj[8] = 2                                         
  la_iena_mprj[90] = 2                                        |  la_iena_mprj[90] = 2                                        
  la_iena_mprj[91] = 2                                        |  la_iena_mprj[91] = 2                                        
  la_iena_mprj[92] = 2                                        |  la_iena_mprj[92] = 2                                        
  la_iena_mprj[93] = 2                                        |  la_iena_mprj[93] = 2                                        
  la_iena_mprj[94] = 2                                        |  la_iena_mprj[94] = 2                                        
  la_iena_mprj[95] = 2                                        |  la_iena_mprj[95] = 2                                        
  la_iena_mprj[96] = 2                                        |  la_iena_mprj[96] = 2                                        
  la_iena_mprj[97] = 2                                        |  la_iena_mprj[97] = 2                                        
  la_iena_mprj[98] = 2                                        |  la_iena_mprj[98] = 2                                        
  la_iena_mprj[99] = 2                                        |  la_iena_mprj[99] = 2                                        
  la_iena_mprj[9] = 2                                         |  la_iena_mprj[9] = 2                                         
  la_oenb_core[0] = 2                                         |  la_oenb_core[0] = 2                                         
  la_oenb_core[100] = 2                                       |  la_oenb_core[100] = 2                                       
  la_oenb_core[101] = 2                                       |  la_oenb_core[101] = 2                                       
  la_oenb_core[102] = 2                                       |  la_oenb_core[102] = 2                                       
  la_oenb_core[103] = 2                                       |  la_oenb_core[103] = 2                                       
  la_oenb_core[104] = 2                                       |  la_oenb_core[104] = 2                                       
  la_oenb_core[105] = 2                                       |  la_oenb_core[105] = 2                                       
  la_oenb_core[106] = 2                                       |  la_oenb_core[106] = 2                                       
  la_oenb_core[107] = 2                                       |  la_oenb_core[107] = 2                                       
  la_oenb_core[108] = 2                                       |  la_oenb_core[108] = 2                                       
  la_oenb_core[109] = 2                                       |  la_oenb_core[109] = 2                                       
  la_oenb_core[10] = 2                                        |  la_oenb_core[10] = 2                                        
  la_oenb_core[110] = 2                                       |  la_oenb_core[110] = 2                                       
  la_oenb_core[111] = 2                                       |  la_oenb_core[111] = 2                                       
  la_oenb_core[112] = 2                                       |  la_oenb_core[112] = 2                                       
  la_oenb_core[113] = 2                                       |  la_oenb_core[113] = 2                                       
  la_oenb_core[114] = 2                                       |  la_oenb_core[114] = 2                                       
  la_oenb_core[115] = 2                                       |  la_oenb_core[115] = 2                                       
  la_oenb_core[116] = 2                                       |  la_oenb_core[116] = 2                                       
  la_oenb_core[117] = 2                                       |  la_oenb_core[117] = 2                                       
  la_oenb_core[118] = 2                                       |  la_oenb_core[118] = 2                                       
  la_oenb_core[119] = 2                                       |  la_oenb_core[119] = 2                                       
  la_oenb_core[11] = 2                                        |  la_oenb_core[11] = 2                                        
  la_oenb_core[120] = 2                                       |  la_oenb_core[120] = 2                                       
  la_oenb_core[121] = 2                                       |  la_oenb_core[121] = 2                                       
  la_oenb_core[122] = 2                                       |  la_oenb_core[122] = 2                                       
  la_oenb_core[123] = 2                                       |  la_oenb_core[123] = 2                                       
  la_oenb_core[124] = 2                                       |  la_oenb_core[124] = 2                                       
  la_oenb_core[125] = 2                                       |  la_oenb_core[125] = 2                                       
  la_oenb_core[126] = 2                                       |  la_oenb_core[126] = 2                                       
  la_oenb_core[127] = 2                                       |  la_oenb_core[127] = 2                                       
  la_oenb_core[12] = 2                                        |  la_oenb_core[12] = 2                                        
  la_oenb_core[13] = 2                                        |  la_oenb_core[13] = 2                                        
  la_oenb_core[14] = 2                                        |  la_oenb_core[14] = 2                                        
  la_oenb_core[15] = 2                                        |  la_oenb_core[15] = 2                                        
  la_oenb_core[16] = 2                                        |  la_oenb_core[16] = 2                                        
  la_oenb_core[17] = 2                                        |  la_oenb_core[17] = 2                                        
  la_oenb_core[18] = 2                                        |  la_oenb_core[18] = 2                                        
  la_oenb_core[19] = 2                                        |  la_oenb_core[19] = 2                                        
  la_oenb_core[1] = 2                                         |  la_oenb_core[1] = 2                                         
  la_oenb_core[20] = 2                                        |  la_oenb_core[20] = 2                                        
  la_oenb_core[21] = 2                                        |  la_oenb_core[21] = 2                                        
  la_oenb_core[22] = 2                                        |  la_oenb_core[22] = 2                                        
  la_oenb_core[23] = 2                                        |  la_oenb_core[23] = 2                                        
  la_oenb_core[24] = 2                                        |  la_oenb_core[24] = 2                                        
  la_oenb_core[25] = 2                                        |  la_oenb_core[25] = 2                                        
  la_oenb_core[26] = 2                                        |  la_oenb_core[26] = 2                                        
  la_oenb_core[27] = 2                                        |  la_oenb_core[27] = 2                                        
  la_oenb_core[28] = 2                                        |  la_oenb_core[28] = 2                                        
  la_oenb_core[29] = 2                                        |  la_oenb_core[29] = 2                                        
  la_oenb_core[2] = 2                                         |  la_oenb_core[2] = 2                                         
  la_oenb_core[30] = 2                                        |  la_oenb_core[30] = 2                                        
  la_oenb_core[31] = 2                                        |  la_oenb_core[31] = 2                                        
  la_oenb_core[32] = 2                                        |  la_oenb_core[32] = 2                                        
  la_oenb_core[33] = 2                                        |  la_oenb_core[33] = 2                                        
  la_oenb_core[34] = 2                                        |  la_oenb_core[34] = 2                                        
  la_oenb_core[35] = 2                                        |  la_oenb_core[35] = 2                                        
  la_oenb_core[36] = 2                                        |  la_oenb_core[36] = 2                                        
  la_oenb_core[37] = 2                                        |  la_oenb_core[37] = 2                                        
  la_oenb_core[38] = 2                                        |  la_oenb_core[38] = 2                                        
  la_oenb_core[39] = 2                                        |  la_oenb_core[39] = 2                                        
  la_oenb_core[3] = 2                                         |  la_oenb_core[3] = 2                                         
  la_oenb_core[40] = 2                                        |  la_oenb_core[40] = 2                                        
  la_oenb_core[41] = 2                                        |  la_oenb_core[41] = 2                                        
  la_oenb_core[42] = 2                                        |  la_oenb_core[42] = 2                                        
  la_oenb_core[43] = 2                                        |  la_oenb_core[43] = 2                                        
  la_oenb_core[44] = 2                                        |  la_oenb_core[44] = 2                                        
  la_oenb_core[45] = 2                                        |  la_oenb_core[45] = 2                                        
  la_oenb_core[46] = 2                                        |  la_oenb_core[46] = 2                                        
  la_oenb_core[47] = 2                                        |  la_oenb_core[47] = 2                                        
  la_oenb_core[48] = 2                                        |  la_oenb_core[48] = 2                                        
  la_oenb_core[49] = 2                                        |  la_oenb_core[49] = 2                                        
  la_oenb_core[4] = 2                                         |  la_oenb_core[4] = 2                                         
  la_oenb_core[50] = 2                                        |  la_oenb_core[50] = 2                                        
  la_oenb_core[51] = 2                                        |  la_oenb_core[51] = 2                                        
  la_oenb_core[52] = 2                                        |  la_oenb_core[52] = 2                                        
  la_oenb_core[53] = 2                                        |  la_oenb_core[53] = 2                                        
  la_oenb_core[54] = 2                                        |  la_oenb_core[54] = 2                                        
  la_oenb_core[55] = 2                                        |  la_oenb_core[55] = 2                                        
  la_oenb_core[56] = 2                                        |  la_oenb_core[56] = 2                                        
  la_oenb_core[57] = 2                                        |  la_oenb_core[57] = 2                                        
  la_oenb_core[58] = 2                                        |  la_oenb_core[58] = 2                                        
  la_oenb_core[59] = 2                                        |  la_oenb_core[59] = 2                                        
  la_oenb_core[5] = 2                                         |  la_oenb_core[5] = 2                                         
  la_oenb_core[60] = 2                                        |  la_oenb_core[60] = 2                                        
  la_oenb_core[61] = 2                                        |  la_oenb_core[61] = 2                                        
  la_oenb_core[62] = 2                                        |  la_oenb_core[62] = 2                                        
  la_oenb_core[63] = 2                                        |  la_oenb_core[63] = 2                                        
  la_oenb_core[64] = 2                                        |  la_oenb_core[64] = 2                                        
  la_oenb_core[65] = 2                                        |  la_oenb_core[65] = 2                                        
  la_oenb_core[66] = 2                                        |  la_oenb_core[66] = 2                                        
  la_oenb_core[67] = 2                                        |  la_oenb_core[67] = 2                                        
  la_oenb_core[68] = 2                                        |  la_oenb_core[68] = 2                                        
  la_oenb_core[69] = 2                                        |  la_oenb_core[69] = 2                                        
  la_oenb_core[6] = 2                                         |  la_oenb_core[6] = 2                                         
  la_oenb_core[70] = 2                                        |  la_oenb_core[70] = 2                                        
  la_oenb_core[71] = 2                                        |  la_oenb_core[71] = 2                                        
  la_oenb_core[72] = 2                                        |  la_oenb_core[72] = 2                                        
  la_oenb_core[73] = 2                                        |  la_oenb_core[73] = 2                                        
  la_oenb_core[74] = 2                                        |  la_oenb_core[74] = 2                                        
  la_oenb_core[75] = 2                                        |  la_oenb_core[75] = 2                                        
  la_oenb_core[76] = 2                                        |  la_oenb_core[76] = 2                                        
  la_oenb_core[77] = 2                                        |  la_oenb_core[77] = 2                                        
  la_oenb_core[78] = 2                                        |  la_oenb_core[78] = 2                                        
  la_oenb_core[79] = 2                                        |  la_oenb_core[79] = 2                                        
  la_oenb_core[7] = 2                                         |  la_oenb_core[7] = 2                                         
  la_oenb_core[80] = 2                                        |  la_oenb_core[80] = 2                                        
  la_oenb_core[81] = 2                                        |  la_oenb_core[81] = 2                                        
  la_oenb_core[82] = 2                                        |  la_oenb_core[82] = 2                                        
  la_oenb_core[83] = 2                                        |  la_oenb_core[83] = 2                                        
  la_oenb_core[84] = 2                                        |  la_oenb_core[84] = 2                                        
  la_oenb_core[85] = 2                                        |  la_oenb_core[85] = 2                                        
  la_oenb_core[86] = 2                                        |  la_oenb_core[86] = 2                                        
  la_oenb_core[87] = 2                                        |  la_oenb_core[87] = 2                                        
  la_oenb_core[88] = 2                                        |  la_oenb_core[88] = 2                                        
  la_oenb_core[89] = 2                                        |  la_oenb_core[89] = 2                                        
  la_oenb_core[8] = 2                                         |  la_oenb_core[8] = 2                                         
  la_oenb_core[90] = 2                                        |  la_oenb_core[90] = 2                                        
  la_oenb_core[91] = 2                                        |  la_oenb_core[91] = 2                                        
  la_oenb_core[92] = 2                                        |  la_oenb_core[92] = 2                                        
  la_oenb_core[93] = 2                                        |  la_oenb_core[93] = 2                                        
  la_oenb_core[94] = 2                                        |  la_oenb_core[94] = 2                                        
  la_oenb_core[95] = 2                                        |  la_oenb_core[95] = 2                                        
  la_oenb_core[96] = 2                                        |  la_oenb_core[96] = 2                                        
  la_oenb_core[97] = 2                                        |  la_oenb_core[97] = 2                                        
  la_oenb_core[98] = 2                                        |  la_oenb_core[98] = 2                                        
  la_oenb_core[99] = 2                                        |  la_oenb_core[99] = 2                                        
  la_oenb_core[9] = 2                                         |  la_oenb_core[9] = 2                                         
  la_oenb_mprj[0] = 2                                         |  la_oenb_mprj[0] = 2                                         
  la_oenb_mprj[100] = 2                                       |  la_oenb_mprj[100] = 2                                       
  la_oenb_mprj[101] = 2                                       |  la_oenb_mprj[101] = 2                                       
  la_oenb_mprj[102] = 2                                       |  la_oenb_mprj[102] = 2                                       
  la_oenb_mprj[103] = 2                                       |  la_oenb_mprj[103] = 2                                       
  la_oenb_mprj[104] = 2                                       |  la_oenb_mprj[104] = 2                                       
  la_oenb_mprj[105] = 2                                       |  la_oenb_mprj[105] = 2                                       
  la_oenb_mprj[106] = 2                                       |  la_oenb_mprj[106] = 2                                       
  la_oenb_mprj[107] = 2                                       |  la_oenb_mprj[107] = 2                                       
  la_oenb_mprj[108] = 2                                       |  la_oenb_mprj[108] = 2                                       
  la_oenb_mprj[109] = 2                                       |  la_oenb_mprj[109] = 2                                       
  la_oenb_mprj[10] = 2                                        |  la_oenb_mprj[10] = 2                                        
  la_oenb_mprj[110] = 2                                       |  la_oenb_mprj[110] = 2                                       
  la_oenb_mprj[111] = 2                                       |  la_oenb_mprj[111] = 2                                       
  la_oenb_mprj[112] = 2                                       |  la_oenb_mprj[112] = 2                                       
  la_oenb_mprj[113] = 2                                       |  la_oenb_mprj[113] = 2                                       
  la_oenb_mprj[114] = 2                                       |  la_oenb_mprj[114] = 2                                       
  la_oenb_mprj[115] = 2                                       |  la_oenb_mprj[115] = 2                                       
  la_oenb_mprj[116] = 2                                       |  la_oenb_mprj[116] = 2                                       
  la_oenb_mprj[117] = 2                                       |  la_oenb_mprj[117] = 2                                       
  la_oenb_mprj[118] = 2                                       |  la_oenb_mprj[118] = 2                                       
  la_oenb_mprj[119] = 2                                       |  la_oenb_mprj[119] = 2                                       
  la_oenb_mprj[11] = 2                                        |  la_oenb_mprj[11] = 2                                        
  la_oenb_mprj[120] = 2                                       |  la_oenb_mprj[120] = 2                                       
  la_oenb_mprj[121] = 2                                       |  la_oenb_mprj[121] = 2                                       
  la_oenb_mprj[122] = 2                                       |  la_oenb_mprj[122] = 2                                       
  la_oenb_mprj[123] = 2                                       |  la_oenb_mprj[123] = 2                                       
  la_oenb_mprj[124] = 2                                       |  la_oenb_mprj[124] = 2                                       
  la_oenb_mprj[125] = 2                                       |  la_oenb_mprj[125] = 2                                       
  la_oenb_mprj[126] = 2                                       |  la_oenb_mprj[126] = 2                                       
  la_oenb_mprj[127] = 2                                       |  la_oenb_mprj[127] = 2                                       
  la_oenb_mprj[12] = 2                                        |  la_oenb_mprj[12] = 2                                        
  la_oenb_mprj[13] = 2                                        |  la_oenb_mprj[13] = 2                                        
  la_oenb_mprj[14] = 2                                        |  la_oenb_mprj[14] = 2                                        
  la_oenb_mprj[15] = 2                                        |  la_oenb_mprj[15] = 2                                        
  la_oenb_mprj[16] = 2                                        |  la_oenb_mprj[16] = 2                                        
  la_oenb_mprj[17] = 2                                        |  la_oenb_mprj[17] = 2                                        
  la_oenb_mprj[18] = 2                                        |  la_oenb_mprj[18] = 2                                        
  la_oenb_mprj[19] = 2                                        |  la_oenb_mprj[19] = 2                                        
  la_oenb_mprj[1] = 2                                         |  la_oenb_mprj[1] = 2                                         
  la_oenb_mprj[20] = 2                                        |  la_oenb_mprj[20] = 2                                        
  la_oenb_mprj[21] = 2                                        |  la_oenb_mprj[21] = 2                                        
  la_oenb_mprj[22] = 2                                        |  la_oenb_mprj[22] = 2                                        
  la_oenb_mprj[23] = 2                                        |  la_oenb_mprj[23] = 2                                        
  la_oenb_mprj[24] = 2                                        |  la_oenb_mprj[24] = 2                                        
  la_oenb_mprj[25] = 2                                        |  la_oenb_mprj[25] = 2                                        
  la_oenb_mprj[26] = 2                                        |  la_oenb_mprj[26] = 2                                        
  la_oenb_mprj[27] = 2                                        |  la_oenb_mprj[27] = 2                                        
  la_oenb_mprj[28] = 2                                        |  la_oenb_mprj[28] = 2                                        
  la_oenb_mprj[29] = 2                                        |  la_oenb_mprj[29] = 2                                        
  la_oenb_mprj[2] = 2                                         |  la_oenb_mprj[2] = 2                                         
  la_oenb_mprj[30] = 2                                        |  la_oenb_mprj[30] = 2                                        
  la_oenb_mprj[31] = 2                                        |  la_oenb_mprj[31] = 2                                        
  la_oenb_mprj[32] = 2                                        |  la_oenb_mprj[32] = 2                                        
  la_oenb_mprj[33] = 2                                        |  la_oenb_mprj[33] = 2                                        
  la_oenb_mprj[34] = 2                                        |  la_oenb_mprj[34] = 2                                        
  la_oenb_mprj[35] = 2                                        |  la_oenb_mprj[35] = 2                                        
  la_oenb_mprj[36] = 2                                        |  la_oenb_mprj[36] = 2                                        
  la_oenb_mprj[37] = 2                                        |  la_oenb_mprj[37] = 2                                        
  la_oenb_mprj[38] = 2                                        |  la_oenb_mprj[38] = 2                                        
  la_oenb_mprj[39] = 2                                        |  la_oenb_mprj[39] = 2                                        
  la_oenb_mprj[3] = 2                                         |  la_oenb_mprj[3] = 2                                         
  la_oenb_mprj[40] = 2                                        |  la_oenb_mprj[40] = 2                                        
  la_oenb_mprj[41] = 2                                        |  la_oenb_mprj[41] = 2                                        
  la_oenb_mprj[42] = 2                                        |  la_oenb_mprj[42] = 2                                        
  la_oenb_mprj[43] = 2                                        |  la_oenb_mprj[43] = 2                                        
  la_oenb_mprj[44] = 2                                        |  la_oenb_mprj[44] = 2                                        
  la_oenb_mprj[45] = 2                                        |  la_oenb_mprj[45] = 2                                        
  la_oenb_mprj[46] = 2                                        |  la_oenb_mprj[46] = 2                                        
  la_oenb_mprj[47] = 2                                        |  la_oenb_mprj[47] = 2                                        
  la_oenb_mprj[48] = 2                                        |  la_oenb_mprj[48] = 2                                        
  la_oenb_mprj[49] = 2                                        |  la_oenb_mprj[49] = 2                                        
  la_oenb_mprj[4] = 2                                         |  la_oenb_mprj[4] = 2                                         
  la_oenb_mprj[50] = 2                                        |  la_oenb_mprj[50] = 2                                        
  la_oenb_mprj[51] = 2                                        |  la_oenb_mprj[51] = 2                                        
  la_oenb_mprj[52] = 2                                        |  la_oenb_mprj[52] = 2                                        
  la_oenb_mprj[53] = 2                                        |  la_oenb_mprj[53] = 2                                        
  la_oenb_mprj[54] = 2                                        |  la_oenb_mprj[54] = 2                                        
  la_oenb_mprj[55] = 2                                        |  la_oenb_mprj[55] = 2                                        
  la_oenb_mprj[56] = 2                                        |  la_oenb_mprj[56] = 2                                        
  la_oenb_mprj[57] = 2                                        |  la_oenb_mprj[57] = 2                                        
  la_oenb_mprj[58] = 2                                        |  la_oenb_mprj[58] = 2                                        
  la_oenb_mprj[59] = 2                                        |  la_oenb_mprj[59] = 2                                        
  la_oenb_mprj[5] = 2                                         |  la_oenb_mprj[5] = 2                                         
  la_oenb_mprj[60] = 2                                        |  la_oenb_mprj[60] = 2                                        
  la_oenb_mprj[61] = 2                                        |  la_oenb_mprj[61] = 2                                        
  la_oenb_mprj[62] = 2                                        |  la_oenb_mprj[62] = 2                                        
  la_oenb_mprj[63] = 2                                        |  la_oenb_mprj[63] = 2                                        
  la_oenb_mprj[64] = 2                                        |  la_oenb_mprj[64] = 2                                        
  la_oenb_mprj[65] = 2                                        |  la_oenb_mprj[65] = 2                                        
  la_oenb_mprj[66] = 2                                        |  la_oenb_mprj[66] = 2                                        
  la_oenb_mprj[67] = 2                                        |  la_oenb_mprj[67] = 2                                        
  la_oenb_mprj[68] = 2                                        |  la_oenb_mprj[68] = 2                                        
  la_oenb_mprj[69] = 2                                        |  la_oenb_mprj[69] = 2                                        
  la_oenb_mprj[6] = 2                                         |  la_oenb_mprj[6] = 2                                         
  la_oenb_mprj[70] = 2                                        |  la_oenb_mprj[70] = 2                                        
  la_oenb_mprj[71] = 2                                        |  la_oenb_mprj[71] = 2                                        
  la_oenb_mprj[72] = 2                                        |  la_oenb_mprj[72] = 2                                        
  la_oenb_mprj[73] = 2                                        |  la_oenb_mprj[73] = 2                                        
  la_oenb_mprj[74] = 2                                        |  la_oenb_mprj[74] = 2                                        
  la_oenb_mprj[75] = 2                                        |  la_oenb_mprj[75] = 2                                        
  la_oenb_mprj[76] = 2                                        |  la_oenb_mprj[76] = 2                                        
  la_oenb_mprj[77] = 2                                        |  la_oenb_mprj[77] = 2                                        
  la_oenb_mprj[78] = 2                                        |  la_oenb_mprj[78] = 2                                        
  la_oenb_mprj[79] = 2                                        |  la_oenb_mprj[79] = 2                                        
  la_oenb_mprj[7] = 2                                         |  la_oenb_mprj[7] = 2                                         
  la_oenb_mprj[80] = 2                                        |  la_oenb_mprj[80] = 2                                        
  la_oenb_mprj[81] = 2                                        |  la_oenb_mprj[81] = 2                                        
  la_oenb_mprj[82] = 2                                        |  la_oenb_mprj[82] = 2                                        
  la_oenb_mprj[83] = 2                                        |  la_oenb_mprj[83] = 2                                        
  la_oenb_mprj[84] = 2                                        |  la_oenb_mprj[84] = 2                                        
  la_oenb_mprj[85] = 2                                        |  la_oenb_mprj[85] = 2                                        
  la_oenb_mprj[86] = 2                                        |  la_oenb_mprj[86] = 2                                        
  la_oenb_mprj[87] = 2                                        |  la_oenb_mprj[87] = 2                                        
  la_oenb_mprj[88] = 2                                        |  la_oenb_mprj[88] = 2                                        
  la_oenb_mprj[89] = 2                                        |  la_oenb_mprj[89] = 2                                        
  la_oenb_mprj[8] = 2                                         |  la_oenb_mprj[8] = 2                                         
  la_oenb_mprj[90] = 2                                        |  la_oenb_mprj[90] = 2                                        
  la_oenb_mprj[91] = 2                                        |  la_oenb_mprj[91] = 2                                        
  la_oenb_mprj[92] = 2                                        |  la_oenb_mprj[92] = 2                                        
  la_oenb_mprj[93] = 2                                        |  la_oenb_mprj[93] = 2                                        
  la_oenb_mprj[94] = 2                                        |  la_oenb_mprj[94] = 2                                        
  la_oenb_mprj[95] = 2                                        |  la_oenb_mprj[95] = 2                                        
  la_oenb_mprj[96] = 2                                        |  la_oenb_mprj[96] = 2                                        
  la_oenb_mprj[97] = 2                                        |  la_oenb_mprj[97] = 2                                        
  la_oenb_mprj[98] = 2                                        |  la_oenb_mprj[98] = 2                                        
  la_oenb_mprj[99] = 2                                        |  la_oenb_mprj[99] = 2                                        
  la_oenb_mprj[9] = 2                                         |  la_oenb_mprj[9] = 2                                         
  mprj_ack_i_core = 2                                         |  mprj_ack_i_core = 2                                         
  mprj_ack_i_user = 2                                         |  mprj_ack_i_user = 2                                         
  mprj_adr_o_core[0] = 3                                      |  mprj_adr_o_core[0] = 3                                      
  mprj_adr_o_core[10] = 3                                     |  mprj_adr_o_core[10] = 3                                     
  mprj_adr_o_core[11] = 3                                     |  mprj_adr_o_core[11] = 3                                     
  mprj_adr_o_core[12] = 3                                     |  mprj_adr_o_core[12] = 3                                     
  mprj_adr_o_core[13] = 3                                     |  mprj_adr_o_core[13] = 3                                     
  mprj_adr_o_core[14] = 3                                     |  mprj_adr_o_core[14] = 3                                     
  mprj_adr_o_core[15] = 3                                     |  mprj_adr_o_core[15] = 3                                     
  mprj_adr_o_core[16] = 3                                     |  mprj_adr_o_core[16] = 3                                     
  mprj_adr_o_core[17] = 3                                     |  mprj_adr_o_core[17] = 3                                     
  mprj_adr_o_core[18] = 3                                     |  mprj_adr_o_core[18] = 3                                     
  mprj_adr_o_core[19] = 3                                     |  mprj_adr_o_core[19] = 3                                     
  mprj_adr_o_core[1] = 3                                      |  mprj_adr_o_core[1] = 3                                      
  mprj_adr_o_core[20] = 3                                     |  mprj_adr_o_core[20] = 3                                     
  mprj_adr_o_core[21] = 3                                     |  mprj_adr_o_core[21] = 3                                     
  mprj_adr_o_core[22] = 3                                     |  mprj_adr_o_core[22] = 3                                     
  mprj_adr_o_core[23] = 3                                     |  mprj_adr_o_core[23] = 3                                     
  mprj_adr_o_core[24] = 3                                     |  mprj_adr_o_core[24] = 3                                     
  mprj_adr_o_core[25] = 3                                     |  mprj_adr_o_core[25] = 3                                     
  mprj_adr_o_core[26] = 3                                     |  mprj_adr_o_core[26] = 3                                     
  mprj_adr_o_core[27] = 3                                     |  mprj_adr_o_core[27] = 3                                     
  mprj_adr_o_core[28] = 3                                     |  mprj_adr_o_core[28] = 3                                     
  mprj_adr_o_core[29] = 3                                     |  mprj_adr_o_core[29] = 3                                     
  mprj_adr_o_core[2] = 3                                      |  mprj_adr_o_core[2] = 3                                      
  mprj_adr_o_core[30] = 3                                     |  mprj_adr_o_core[30] = 3                                     
  mprj_adr_o_core[31] = 3                                     |  mprj_adr_o_core[31] = 3                                     
  mprj_adr_o_core[3] = 3                                      |  mprj_adr_o_core[3] = 3                                      
  mprj_adr_o_core[4] = 3                                      |  mprj_adr_o_core[4] = 3                                      
  mprj_adr_o_core[5] = 3                                      |  mprj_adr_o_core[5] = 3                                      
  mprj_adr_o_core[6] = 3                                      |  mprj_adr_o_core[6] = 3                                      
  mprj_adr_o_core[7] = 3                                      |  mprj_adr_o_core[7] = 3                                      
  mprj_adr_o_core[8] = 3                                      |  mprj_adr_o_core[8] = 3                                      
  mprj_adr_o_core[9] = 3                                      |  mprj_adr_o_core[9] = 3                                      
  mprj_adr_o_user[0] = 2                                      |  mprj_adr_o_user[0] = 2                                      
  mprj_adr_o_user[10] = 2                                     |  mprj_adr_o_user[10] = 2                                     
  mprj_adr_o_user[11] = 2                                     |  mprj_adr_o_user[11] = 2                                     
  mprj_adr_o_user[12] = 2                                     |  mprj_adr_o_user[12] = 2                                     
  mprj_adr_o_user[13] = 2                                     |  mprj_adr_o_user[13] = 2                                     
  mprj_adr_o_user[14] = 2                                     |  mprj_adr_o_user[14] = 2                                     
  mprj_adr_o_user[15] = 2                                     |  mprj_adr_o_user[15] = 2                                     
  mprj_adr_o_user[16] = 2                                     |  mprj_adr_o_user[16] = 2                                     
  mprj_adr_o_user[17] = 2                                     |  mprj_adr_o_user[17] = 2                                     
  mprj_adr_o_user[18] = 2                                     |  mprj_adr_o_user[18] = 2                                     
  mprj_adr_o_user[19] = 2                                     |  mprj_adr_o_user[19] = 2                                     
  mprj_adr_o_user[1] = 2                                      |  mprj_adr_o_user[1] = 2                                      
  mprj_adr_o_user[20] = 2                                     |  mprj_adr_o_user[20] = 2                                     
  mprj_adr_o_user[21] = 2                                     |  mprj_adr_o_user[21] = 2                                     
  mprj_adr_o_user[22] = 2                                     |  mprj_adr_o_user[22] = 2                                     
  mprj_adr_o_user[23] = 2                                     |  mprj_adr_o_user[23] = 2                                     
  mprj_adr_o_user[24] = 2                                     |  mprj_adr_o_user[24] = 2                                     
  mprj_adr_o_user[25] = 2                                     |  mprj_adr_o_user[25] = 2                                     
  mprj_adr_o_user[26] = 2                                     |  mprj_adr_o_user[26] = 2                                     
  mprj_adr_o_user[27] = 2                                     |  mprj_adr_o_user[27] = 2                                     
  mprj_adr_o_user[28] = 2                                     |  mprj_adr_o_user[28] = 2                                     
  mprj_adr_o_user[29] = 2                                     |  mprj_adr_o_user[29] = 2                                     
  mprj_adr_o_user[2] = 2                                      |  mprj_adr_o_user[2] = 2                                      
  mprj_adr_o_user[30] = 2                                     |  mprj_adr_o_user[30] = 2                                     
  mprj_adr_o_user[31] = 2                                     |  mprj_adr_o_user[31] = 2                                     
  mprj_adr_o_user[3] = 2                                      |  mprj_adr_o_user[3] = 2                                      
  mprj_adr_o_user[4] = 2                                      |  mprj_adr_o_user[4] = 2                                      
  mprj_adr_o_user[5] = 2                                      |  mprj_adr_o_user[5] = 2                                      
  mprj_adr_o_user[6] = 2                                      |  mprj_adr_o_user[6] = 2                                      
  mprj_adr_o_user[7] = 2                                      |  mprj_adr_o_user[7] = 2                                      
  mprj_adr_o_user[8] = 2                                      |  mprj_adr_o_user[8] = 2                                      
  mprj_adr_o_user[9] = 2                                      |  mprj_adr_o_user[9] = 2                                      
  mprj_cyc_o_core = 2                                         |  mprj_cyc_o_core = 2                                         
  mprj_cyc_o_user = 2                                         |  mprj_cyc_o_user = 2                                         
  mprj_dat_i_core[0] = 2                                      |  mprj_dat_i_core[0] = 2                                      
  mprj_dat_i_core[10] = 2                                     |  mprj_dat_i_core[10] = 2                                     
  mprj_dat_i_core[11] = 2                                     |  mprj_dat_i_core[11] = 2                                     
  mprj_dat_i_core[12] = 2                                     |  mprj_dat_i_core[12] = 2                                     
  mprj_dat_i_core[13] = 2                                     |  mprj_dat_i_core[13] = 2                                     
  mprj_dat_i_core[14] = 2                                     |  mprj_dat_i_core[14] = 2                                     
  mprj_dat_i_core[15] = 2                                     |  mprj_dat_i_core[15] = 2                                     
  mprj_dat_i_core[16] = 2                                     |  mprj_dat_i_core[16] = 2                                     
  mprj_dat_i_core[17] = 2                                     |  mprj_dat_i_core[17] = 2                                     
  mprj_dat_i_core[18] = 2                                     |  mprj_dat_i_core[18] = 2                                     
  mprj_dat_i_core[19] = 2                                     |  mprj_dat_i_core[19] = 2                                     
  mprj_dat_i_core[1] = 2                                      |  mprj_dat_i_core[1] = 2                                      
  mprj_dat_i_core[20] = 2                                     |  mprj_dat_i_core[20] = 2                                     
  mprj_dat_i_core[21] = 2                                     |  mprj_dat_i_core[21] = 2                                     
  mprj_dat_i_core[22] = 2                                     |  mprj_dat_i_core[22] = 2                                     
  mprj_dat_i_core[23] = 2                                     |  mprj_dat_i_core[23] = 2                                     
  mprj_dat_i_core[24] = 2                                     |  mprj_dat_i_core[24] = 2                                     
  mprj_dat_i_core[25] = 2                                     |  mprj_dat_i_core[25] = 2                                     
  mprj_dat_i_core[26] = 2                                     |  mprj_dat_i_core[26] = 2                                     
  mprj_dat_i_core[27] = 2                                     |  mprj_dat_i_core[27] = 2                                     
  mprj_dat_i_core[28] = 2                                     |  mprj_dat_i_core[28] = 2                                     
  mprj_dat_i_core[29] = 2                                     |  mprj_dat_i_core[29] = 2                                     
  mprj_dat_i_core[2] = 2                                      |  mprj_dat_i_core[2] = 2                                      
  mprj_dat_i_core[30] = 2                                     |  mprj_dat_i_core[30] = 2                                     
  mprj_dat_i_core[31] = 2                                     |  mprj_dat_i_core[31] = 2                                     
  mprj_dat_i_core[3] = 2                                      |  mprj_dat_i_core[3] = 2                                      
  mprj_dat_i_core[4] = 2                                      |  mprj_dat_i_core[4] = 2                                      
  mprj_dat_i_core[5] = 2                                      |  mprj_dat_i_core[5] = 2                                      
  mprj_dat_i_core[6] = 2                                      |  mprj_dat_i_core[6] = 2                                      
  mprj_dat_i_core[7] = 2                                      |  mprj_dat_i_core[7] = 2                                      
  mprj_dat_i_core[8] = 2                                      |  mprj_dat_i_core[8] = 2                                      
  mprj_dat_i_core[9] = 2                                      |  mprj_dat_i_core[9] = 2                                      
  mprj_dat_i_user[0] = 2                                      |  mprj_dat_i_user[0] = 2                                      
  mprj_dat_i_user[10] = 2                                     |  mprj_dat_i_user[10] = 2                                     
  mprj_dat_i_user[11] = 2                                     |  mprj_dat_i_user[11] = 2                                     
  mprj_dat_i_user[12] = 2                                     |  mprj_dat_i_user[12] = 2                                     
  mprj_dat_i_user[13] = 2                                     |  mprj_dat_i_user[13] = 2                                     
  mprj_dat_i_user[14] = 2                                     |  mprj_dat_i_user[14] = 2                                     
  mprj_dat_i_user[15] = 2                                     |  mprj_dat_i_user[15] = 2                                     
  mprj_dat_i_user[16] = 2                                     |  mprj_dat_i_user[16] = 2                                     
  mprj_dat_i_user[17] = 2                                     |  mprj_dat_i_user[17] = 2                                     
  mprj_dat_i_user[18] = 2                                     |  mprj_dat_i_user[18] = 2                                     
  mprj_dat_i_user[19] = 2                                     |  mprj_dat_i_user[19] = 2                                     
  mprj_dat_i_user[1] = 2                                      |  mprj_dat_i_user[1] = 2                                      
  mprj_dat_i_user[20] = 2                                     |  mprj_dat_i_user[20] = 2                                     
  mprj_dat_i_user[21] = 2                                     |  mprj_dat_i_user[21] = 2                                     
  mprj_dat_i_user[22] = 2                                     |  mprj_dat_i_user[22] = 2                                     
  mprj_dat_i_user[23] = 2                                     |  mprj_dat_i_user[23] = 2                                     
  mprj_dat_i_user[24] = 2                                     |  mprj_dat_i_user[24] = 2                                     
  mprj_dat_i_user[25] = 2                                     |  mprj_dat_i_user[25] = 2                                     
  mprj_dat_i_user[26] = 2                                     |  mprj_dat_i_user[26] = 2                                     
  mprj_dat_i_user[27] = 2                                     |  mprj_dat_i_user[27] = 2                                     
  mprj_dat_i_user[28] = 2                                     |  mprj_dat_i_user[28] = 2                                     
  mprj_dat_i_user[29] = 2                                     |  mprj_dat_i_user[29] = 2                                     
  mprj_dat_i_user[2] = 2                                      |  mprj_dat_i_user[2] = 2                                      
  mprj_dat_i_user[30] = 2                                     |  mprj_dat_i_user[30] = 2                                     
  mprj_dat_i_user[31] = 2                                     |  mprj_dat_i_user[31] = 2                                     
  mprj_dat_i_user[3] = 2                                      |  mprj_dat_i_user[3] = 2                                      
  mprj_dat_i_user[4] = 2                                      |  mprj_dat_i_user[4] = 2                                      
  mprj_dat_i_user[5] = 2                                      |  mprj_dat_i_user[5] = 2                                      
  mprj_dat_i_user[6] = 2                                      |  mprj_dat_i_user[6] = 2                                      
  mprj_dat_i_user[7] = 2                                      |  mprj_dat_i_user[7] = 2                                      
  mprj_dat_i_user[8] = 2                                      |  mprj_dat_i_user[8] = 2                                      
  mprj_dat_i_user[9] = 2                                      |  mprj_dat_i_user[9] = 2                                      
  mprj_dat_o_core[0] = 3                                      |  mprj_dat_o_core[0] = 3                                      
  mprj_dat_o_core[10] = 3                                     |  mprj_dat_o_core[10] = 3                                     
  mprj_dat_o_core[11] = 3                                     |  mprj_dat_o_core[11] = 3                                     
  mprj_dat_o_core[12] = 3                                     |  mprj_dat_o_core[12] = 3                                     
  mprj_dat_o_core[13] = 3                                     |  mprj_dat_o_core[13] = 3                                     
  mprj_dat_o_core[14] = 3                                     |  mprj_dat_o_core[14] = 3                                     
  mprj_dat_o_core[15] = 3                                     |  mprj_dat_o_core[15] = 3                                     
  mprj_dat_o_core[16] = 3                                     |  mprj_dat_o_core[16] = 3                                     
  mprj_dat_o_core[17] = 3                                     |  mprj_dat_o_core[17] = 3                                     
  mprj_dat_o_core[18] = 3                                     |  mprj_dat_o_core[18] = 3                                     
  mprj_dat_o_core[19] = 3                                     |  mprj_dat_o_core[19] = 3                                     
  mprj_dat_o_core[1] = 3                                      |  mprj_dat_o_core[1] = 3                                      
  mprj_dat_o_core[20] = 3                                     |  mprj_dat_o_core[20] = 3                                     
  mprj_dat_o_core[21] = 3                                     |  mprj_dat_o_core[21] = 3                                     
  mprj_dat_o_core[22] = 3                                     |  mprj_dat_o_core[22] = 3                                     
  mprj_dat_o_core[23] = 3                                     |  mprj_dat_o_core[23] = 3                                     
  mprj_dat_o_core[24] = 3                                     |  mprj_dat_o_core[24] = 3                                     
  mprj_dat_o_core[25] = 3                                     |  mprj_dat_o_core[25] = 3                                     
  mprj_dat_o_core[26] = 3                                     |  mprj_dat_o_core[26] = 3                                     
  mprj_dat_o_core[27] = 3                                     |  mprj_dat_o_core[27] = 3                                     
  mprj_dat_o_core[28] = 3                                     |  mprj_dat_o_core[28] = 3                                     
  mprj_dat_o_core[29] = 3                                     |  mprj_dat_o_core[29] = 3                                     
  mprj_dat_o_core[2] = 3                                      |  mprj_dat_o_core[2] = 3                                      
  mprj_dat_o_core[30] = 3                                     |  mprj_dat_o_core[30] = 3                                     
  mprj_dat_o_core[31] = 3                                     |  mprj_dat_o_core[31] = 3                                     
  mprj_dat_o_core[3] = 3                                      |  mprj_dat_o_core[3] = 3                                      
  mprj_dat_o_core[4] = 3                                      |  mprj_dat_o_core[4] = 3                                      
  mprj_dat_o_core[5] = 3                                      |  mprj_dat_o_core[5] = 3                                      
  mprj_dat_o_core[6] = 3                                      |  mprj_dat_o_core[6] = 3                                      
  mprj_dat_o_core[7] = 3                                      |  mprj_dat_o_core[7] = 3                                      
  mprj_dat_o_core[8] = 3                                      |  mprj_dat_o_core[8] = 3                                      
  mprj_dat_o_core[9] = 3                                      |  mprj_dat_o_core[9] = 3                                      
  mprj_dat_o_user[0] = 2                                      |  mprj_dat_o_user[0] = 2                                      
  mprj_dat_o_user[10] = 2                                     |  mprj_dat_o_user[10] = 2                                     
  mprj_dat_o_user[11] = 2                                     |  mprj_dat_o_user[11] = 2                                     
  mprj_dat_o_user[12] = 2                                     |  mprj_dat_o_user[12] = 2                                     
  mprj_dat_o_user[13] = 2                                     |  mprj_dat_o_user[13] = 2                                     
  mprj_dat_o_user[14] = 2                                     |  mprj_dat_o_user[14] = 2                                     
  mprj_dat_o_user[15] = 2                                     |  mprj_dat_o_user[15] = 2                                     
  mprj_dat_o_user[16] = 2                                     |  mprj_dat_o_user[16] = 2                                     
  mprj_dat_o_user[17] = 2                                     |  mprj_dat_o_user[17] = 2                                     
  mprj_dat_o_user[18] = 2                                     |  mprj_dat_o_user[18] = 2                                     
  mprj_dat_o_user[19] = 2                                     |  mprj_dat_o_user[19] = 2                                     
  mprj_dat_o_user[1] = 2                                      |  mprj_dat_o_user[1] = 2                                      
  mprj_dat_o_user[20] = 2                                     |  mprj_dat_o_user[20] = 2                                     
  mprj_dat_o_user[21] = 2                                     |  mprj_dat_o_user[21] = 2                                     
  mprj_dat_o_user[22] = 2                                     |  mprj_dat_o_user[22] = 2                                     
  mprj_dat_o_user[23] = 2                                     |  mprj_dat_o_user[23] = 2                                     
  mprj_dat_o_user[24] = 2                                     |  mprj_dat_o_user[24] = 2                                     
  mprj_dat_o_user[25] = 2                                     |  mprj_dat_o_user[25] = 2                                     
  mprj_dat_o_user[26] = 2                                     |  mprj_dat_o_user[26] = 2                                     
  mprj_dat_o_user[27] = 2                                     |  mprj_dat_o_user[27] = 2                                     
  mprj_dat_o_user[28] = 2                                     |  mprj_dat_o_user[28] = 2                                     
  mprj_dat_o_user[29] = 2                                     |  mprj_dat_o_user[29] = 2                                     
  mprj_dat_o_user[2] = 2                                      |  mprj_dat_o_user[2] = 2                                      
  mprj_dat_o_user[30] = 2                                     |  mprj_dat_o_user[30] = 2                                     
  mprj_dat_o_user[31] = 2                                     |  mprj_dat_o_user[31] = 2                                     
  mprj_dat_o_user[3] = 2                                      |  mprj_dat_o_user[3] = 2                                      
  mprj_dat_o_user[4] = 2                                      |  mprj_dat_o_user[4] = 2                                      
  mprj_dat_o_user[5] = 2                                      |  mprj_dat_o_user[5] = 2                                      
  mprj_dat_o_user[6] = 2                                      |  mprj_dat_o_user[6] = 2                                      
  mprj_dat_o_user[7] = 2                                      |  mprj_dat_o_user[7] = 2                                      
  mprj_dat_o_user[8] = 2                                      |  mprj_dat_o_user[8] = 2                                      
  mprj_dat_o_user[9] = 2                                      |  mprj_dat_o_user[9] = 2                                      
  mprj_iena_wb = 2                                            |  mprj_iena_wb = 2                                            
  mprj_sel_o_core[0] = 3                                      |  mprj_sel_o_core[0] = 3                                      
  mprj_sel_o_core[1] = 3                                      |  mprj_sel_o_core[1] = 3                                      
  mprj_sel_o_core[2] = 3                                      |  mprj_sel_o_core[2] = 3                                      
  mprj_sel_o_core[3] = 3                                      |  mprj_sel_o_core[3] = 3                                      
  mprj_sel_o_user[0] = 2                                      |  mprj_sel_o_user[0] = 2                                      
  mprj_sel_o_user[1] = 2                                      |  mprj_sel_o_user[1] = 2                                      
  mprj_sel_o_user[2] = 2                                      |  mprj_sel_o_user[2] = 2                                      
  mprj_sel_o_user[3] = 2                                      |  mprj_sel_o_user[3] = 2                                      
  mprj_stb_o_core = 2                                         |  mprj_stb_o_core = 2                                         
  mprj_stb_o_user = 2                                         |  mprj_stb_o_user = 2                                         
  mprj_we_o_core = 3                                          |  mprj_we_o_core = 3                                          
  mprj_we_o_user = 2                                          |  mprj_we_o_user = 2                                          
  user1_vcc_powergood = 2                                     |  user1_vcc_powergood = 2                                     
  user1_vdd_powergood = 2                                     |  user1_vdd_powergood = 2                                     
  user2_vcc_powergood = 2                                     |  user2_vcc_powergood = 2                                     
  user2_vdd_powergood = 2                                     |  user2_vdd_powergood = 2                                     
  user_clock = 2                                              |  user_clock = 2                                              
  user_clock2 = 2                                             |  user_clock2 = 2                                             
  user_irq[0] = 2                                             |  user_irq[0] = 2                                             
  user_irq[1] = 2                                             |  user_irq[1] = 2                                             
  user_irq[2] = 2                                             |  user_irq[2] = 2                                             
  user_irq_core[0] = 2                                        |  user_irq_core[0] = 2                                        
  user_irq_core[1] = 2                                        |  user_irq_core[1] = 2                                        
  user_irq_core[2] = 2                                        |  user_irq_core[2] = 2                                        
  user_irq_ena[0] = 2                                         |  user_irq_ena[0] = 2                                         
  user_irq_ena[1] = 2                                         |  user_irq_ena[1] = 2                                         
  user_irq_ena[2] = 2                                         |  user_irq_ena[2] = 2                                         
  user_reset = 2                                              |  user_reset = 2                                              
  vccd = 1                                                    |  vccd = 89                                                   
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vccd2 = 4                                                   |  vccd2 = 3                                                   
  vdda1 = 3                                                   |  vdda1 = 3                                                   
  vdda2 = 3                                                   |  vdda2 = 3                                                   
  vssa1 = 3                                                   |  vssa1 = 3                                                   
  vssa2 = 3                                                   |  vssa2 = 3                                                   
  vssd = 1                                                    |  vssd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
  vssd2 = 3                                                   |  vssd2 = 3                                                   
  FILLER_1_25/VPWR = 104                                      |  proxyFILLER_1_25/VPWR = 1                                   
  ANTENNA_input210_A/VGND = 121                               |  proxyANTENNA_input210_A/VGND = 1                            
  FILLER_1_1826/VGND = 121                                    |  proxyFILLER_1_1826/VGND = 1                                 
  FILLER_1_1168/VGND = 121                                    |  proxyFILLER_1_1168/VGND = 1                                 
  FILLER_1_2164/VGND = 121                                    |  proxyFILLER_1_2164/VGND = 1                                 
  FILLER_5_1165/VGND = 121                                    |  proxyFILLER_5_1165/VGND = 1                                 
  user_to_mprj_in_buffers\[56\]/VGND = 121                    |  proxyuser_to_mprj_in_buffers\[56\]/VGND = 1                 
  ANTENNA_input255_A/VGND = 121                               |  proxyANTENNA_input255_A/VGND = 1                            
  ANTENNA_input209_A/VGND = 121                               |  proxyANTENNA_input209_A/VGND = 1                            
  TAP_210/VPWR = 104                                          |  proxyTAP_210/VPWR = 1                                       
  FILLER_1_2307/VPWR = 104                                    |  proxyFILLER_1_2307/VPWR = 1                                 
  input500/VPWR = 104                                         |  proxyinput500/VPWR = 1                                      
  ANTENNA__554__A/VGND = 121                                  |  proxyANTENNA__554__A/VGND = 1                               
  FILLER_5_2158/VGND = 121                                    |  proxyFILLER_5_2158/VGND = 1                                 
  input519/VGND = 121                                         |  proxyinput519/VGND = 1                                      
  dw_201986_9164# = 1                                         |  proxydw_201986_9164# = 1                                    
  w_71130_9070# = 2                                           |  proxyw_71130_9070# = 1                                      
  FILLER_1_1013/VPWR = 104                                    |  proxyFILLER_1_1013/VPWR = 1                                 
  ANTENNA__572__A/VGND = 121                                  |  proxyANTENNA__572__A/VGND = 1                               
  FILLER_5_1817/VGND = 121                                    |  proxyFILLER_5_1817/VGND = 1                                 
  FILLER_5_197/VGND = 121                                     |  proxyFILLER_5_197/VGND = 1                                  
  FILLER_5_517/VGND = 121                                     |  proxyFILLER_5_517/VGND = 1                                  
  w_201986_9164# = 2                                          |  proxyw_201986_9164# = 1                                     
  input384/VGND = 121                                         |  proxyinput384/VGND = 1                                      
  mprj2_logic_high_inst/vccd2 = 4                             |  proxymprj2_logic_high_inst/vccd2 = 1                        
  FILLER_5_2142/VGND = 121                                    |  proxyFILLER_5_2142/VGND = 1                                 
  input141/VPWR = 104                                         |  proxyinput141/VPWR = 1                                      
  input442/VGND = 121                                         |  proxyinput442/VGND = 1                                      
  FILLER_3_831/VGND = 121                                     |  proxyFILLER_3_831/VGND = 1                                  
  ANTENNA_output728_A/VGND = 121                              |  proxyANTENNA_output728_A/VGND = 1                           
  dw_194404_9184# = 1                                         |  proxydw_194404_9184# = 1                                    
  FILLER_1_1978/VPWR = 104                                    |  proxyFILLER_1_1978/VPWR = 1                                 
  output659/VGND = 121                                        |  proxyoutput659/VGND = 1                                     
  w_194404_9184# = 2                                          |  proxyw_194404_9184# = 1                                     
  FILLER_3_193/VGND = 121                                     |  proxyFILLER_3_193/VGND = 1                                  
  input171/VPWR = 104                                         |  proxyinput171/VPWR = 1                                      
  FILLER_5_849/VGND = 121                                     |  proxyFILLER_5_849/VGND = 1                                  
  FILLER_3_2141/VGND = 121                                    |  proxyFILLER_3_2141/VGND = 1                                 
  FILLER_5_833/VGND = 121                                     |  proxyFILLER_5_833/VGND = 1                                  
  user_to_mprj_in_buffers\[99\]/VGND = 121                    |  proxyuser_to_mprj_in_buffers\[99\]/VGND = 1                 
  FILLER_5_185/VGND = 121                                     |  proxyFILLER_5_185/VGND = 1                                  
  powergood_check/vssa2 = 2                                   |  proxypowergood_check/vssa2 = 1                              
  input198/VPWR = 104                                         |  proxyinput198/VPWR = 1                                      
  FILLER_3_517/VGND = 121                                     |  proxyFILLER_3_517/VGND = 1                                  
  FILLER_1_345/VPWR = 104                                     |  proxyFILLER_1_345/VPWR = 1                                  
  input431/VPWR = 104                                         |  proxyinput431/VPWR = 1                                      
  FILLER_3_1817/VGND = 121                                    |  proxyFILLER_3_1817/VGND = 1                                 
  FILLER_3_181/VGND = 121                                     |  proxyFILLER_3_181/VGND = 1                                  
  ANTENNA_user_to_mprj_in_gates\[94\]_A/VGND = 121            |  proxyANTENNA_user_to_mprj_in_gates\[94\]_A/VGND = 1         
  output775/VPWR = 104                                        |  proxyoutput775/VPWR = 1                                     
  user_to_mprj_in_ena_buf\[96\]/VGND = 121                    |  proxyuser_to_mprj_in_ena_buf\[96\]/VGND = 1                 
  mprj2_logic_high_inst/vssd2 = 1                             |  proxymprj2_logic_high_inst/vssd2 = 1                        
  powergood_check/vssa1 = 2                                   |  proxypowergood_check/vssa1 = 1                              
  dw_1776_7190# = 1                                           |  proxydw_1776_7190# = 1                                      
  FILLER_1_180/VGND = 121                                     |  proxyFILLER_1_180/VGND = 1                                  
  dw_71130_9070# = 1                                          |  proxydw_71130_9070# = 1                                     
  FILLER_1_664/VPWR = 104                                     |  proxyFILLER_1_664/VPWR = 1                                  
  output739/VPWR = 104                                        |  proxyoutput739/VPWR = 1                                     
  FILLER_0_1659/VPWR = 104                                    |  proxyFILLER_0_1659/VPWR = 1                                 
  output716/VPWR = 104                                        |  proxyoutput716/VPWR = 1                                     
  mprj_logic_high_inst/vssd1 = 2                              |  proxymprj_logic_high_inst/vssd1 = 1                         
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: gpio_defaults_block_0403gpio_defaults_block_4       |Instance: gpio_defaults_block_4                               
  VGND = 121                                                  |  VGND = 89                                                   
  VPWR = 104                                                  |  VPWR = 89                                                   
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: user_id_programminguser_id_value                    |Instance: user_id_value                                       
  mask_rev[0] = 2                                             |  mask_rev[0] = 2                                             
  mask_rev[10] = 2                                            |  mask_rev[10] = 2                                            
  mask_rev[11] = 2                                            |  mask_rev[11] = 2                                            
  mask_rev[12] = 2                                            |  mask_rev[12] = 2                                            
  mask_rev[13] = 2                                            |  mask_rev[13] = 2                                            
  mask_rev[14] = 2                                            |  mask_rev[14] = 2                                            
  mask_rev[15] = 2                                            |  mask_rev[15] = 2                                            
  mask_rev[16] = 2                                            |  mask_rev[16] = 2                                            
  mask_rev[17] = 2                                            |  mask_rev[17] = 2                                            
  mask_rev[18] = 2                                            |  mask_rev[18] = 2                                            
  mask_rev[19] = 2                                            |  mask_rev[19] = 2                                            
  mask_rev[1] = 2                                             |  mask_rev[1] = 2                                             
  mask_rev[20] = 2                                            |  mask_rev[20] = 2                                            
  mask_rev[21] = 2                                            |  mask_rev[21] = 2                                            
  mask_rev[22] = 2                                            |  mask_rev[22] = 2                                            
  mask_rev[23] = 2                                            |  mask_rev[23] = 2                                            
  mask_rev[24] = 2                                            |  mask_rev[24] = 2                                            
  mask_rev[25] = 2                                            |  mask_rev[25] = 2                                            
  mask_rev[26] = 2                                            |  mask_rev[26] = 2                                            
  mask_rev[27] = 2                                            |  mask_rev[27] = 2                                            
  mask_rev[28] = 2                                            |  mask_rev[28] = 2                                            
  mask_rev[29] = 2                                            |  mask_rev[29] = 2                                            
  mask_rev[2] = 2                                             |  mask_rev[2] = 2                                             
  mask_rev[30] = 2                                            |  mask_rev[30] = 2                                            
  mask_rev[31] = 2                                            |  mask_rev[31] = 2                                            
  mask_rev[3] = 2                                             |  mask_rev[3] = 2                                             
  mask_rev[4] = 2                                             |  mask_rev[4] = 2                                             
  mask_rev[5] = 2                                             |  mask_rev[5] = 2                                             
  mask_rev[6] = 2                                             |  mask_rev[6] = 2                                             
  mask_rev[7] = 2                                             |  mask_rev[7] = 2                                             
  mask_rev[8] = 2                                             |  mask_rev[8] = 2                                             
  mask_rev[9] = 2                                             |  mask_rev[9] = 2                                             
  VGND = 121                                                  |  VGND = 89                                                   
  VPWR = 104                                                  |  VPWR = 89                                                   
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: caravel_clockingclocking                            |Instance: \clocking                                           
  core_clk = 4                                                |  core_clk = 4                                                
  ext_clk = 3                                                 |  ext_clk = 3                                                 
  ext_clk_sel = 2                                             |  ext_clk_sel = 2                                             
  ext_reset = 2                                               |  ext_reset = 2                                               
  pll_clk = 2                                                 |  pll_clk = 2                                                 
  pll_clk90 = 2                                               |  pll_clk90 = 2                                               
  resetb = 3                                                  |  resetb = 3                                                  
  resetb_sync = 4                                             |  resetb_sync = 4                                             
  sel2[0] = 2                                                 |  sel2[0] = 2                                                 
  sel2[1] = 2                                                 |  sel2[1] = 2                                                 
  sel2[2] = 2                                                 |  sel2[2] = 2                                                 
  sel[0] = 2                                                  |  sel[0] = 2                                                  
  sel[1] = 2                                                  |  sel[1] = 2                                                  
  sel[2] = 2                                                  |  sel[2] = 2                                                  
  user_clk = 3                                                |  user_clk = 3                                                
  VPWR = 104                                                  |  VPWR = 89                                                   
  VGND = 121                                                  |  VGND = 89                                                   
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: simple_porpor                                       |Instance: por                                                 
  vdd1v8 = 104                                                |  vdd1v8 = 89                                                 
  vdd3v3 = 3                                                  |  vdd3v3 = 3                                                  
  vss3v3 = 3                                                  |  vss3v3 = 3                                                  
  porb_h = 2                                                  |  porb_h = 2                                                  
  por_l = 2                                                   |  por_l = 2                                                   
  porb_l = 2                                                  |  porb_l = 2                                                  
  vss1v8 = 121                                                |  vss1v8 = 89                                                 
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: mgmt_core_wrappersoc                                |Instance: soc                                                 
  VGND = 121                                                  |  VGND = 89                                                   
  VPWR = 104                                                  |  VPWR = 89                                                   
  core_clk = 4                                                |  core_clk = 4                                                
  core_rstn = 4                                               |  core_rstn = 4                                               
  debug_in = 2                                                |  debug_in = 2                                                
  debug_mode = 2                                              |  debug_mode = 2                                              
  debug_oeb = 2                                               |  debug_oeb = 2                                               
  debug_out = 2                                               |  debug_out = 2                                               
  flash_clk = 2                                               |  flash_clk = 2                                               
  flash_csb = 2                                               |  flash_csb = 2                                               
  flash_io0_di = 2                                            |  flash_io0_di = 2                                            
  flash_io0_do = 2                                            |  flash_io0_do = 2                                            
  flash_io0_oeb = 2                                           |  flash_io0_oeb = 2                                           
  flash_io1_di = 2                                            |  flash_io1_di = 2                                            
  flash_io1_do = 2                                            |  flash_io1_do = 2                                            
  flash_io1_oeb = 2                                           |  flash_io1_oeb = 2                                           
  flash_io2_di = 2                                            |  flash_io2_di = 2                                            
  flash_io2_do = 2                                            |  flash_io2_do = 2                                            
  flash_io2_oeb = 2                                           |  flash_io2_oeb = 2                                           
  flash_io3_di = 2                                            |  flash_io3_di = 2                                            
  flash_io3_do = 2                                            |  flash_io3_do = 2                                            
  flash_io3_oeb = 2                                           |  flash_io3_oeb = 2                                           
  gpio_in_pad = 2                                             |  gpio_in_pad = 2                                             
  gpio_inenb_pad = 2                                          |  gpio_inenb_pad = 2                                          
  gpio_mode0_pad = 2                                          |  gpio_mode0_pad = 2                                          
  gpio_mode1_pad = 2                                          |  gpio_mode1_pad = 2                                          
  gpio_out_pad = 2                                            |  gpio_out_pad = 2                                            
  gpio_outenb_pad = 2                                         |  gpio_outenb_pad = 2                                         
  hk_ack_i = 2                                                |  hk_ack_i = 2                                                
  hk_cyc_o = 2                                                |  hk_cyc_o = 2                                                
  hk_dat_i[0] = 2                                             |  hk_dat_i[0] = 2                                             
  hk_dat_i[10] = 2                                            |  hk_dat_i[10] = 2                                            
  hk_dat_i[11] = 2                                            |  hk_dat_i[11] = 2                                            
  hk_dat_i[12] = 2                                            |  hk_dat_i[12] = 2                                            
  hk_dat_i[13] = 2                                            |  hk_dat_i[13] = 2                                            
  hk_dat_i[14] = 2                                            |  hk_dat_i[14] = 2                                            
  hk_dat_i[15] = 2                                            |  hk_dat_i[15] = 2                                            
  hk_dat_i[16] = 2                                            |  hk_dat_i[16] = 2                                            
  hk_dat_i[17] = 2                                            |  hk_dat_i[17] = 2                                            
  hk_dat_i[18] = 2                                            |  hk_dat_i[18] = 2                                            
  hk_dat_i[19] = 2                                            |  hk_dat_i[19] = 2                                            
  hk_dat_i[1] = 2                                             |  hk_dat_i[1] = 2                                             
  hk_dat_i[20] = 2                                            |  hk_dat_i[20] = 2                                            
  hk_dat_i[21] = 2                                            |  hk_dat_i[21] = 2                                            
  hk_dat_i[22] = 2                                            |  hk_dat_i[22] = 2                                            
  hk_dat_i[23] = 2                                            |  hk_dat_i[23] = 2                                            
  hk_dat_i[24] = 2                                            |  hk_dat_i[24] = 2                                            
  hk_dat_i[25] = 2                                            |  hk_dat_i[25] = 2                                            
  hk_dat_i[26] = 2                                            |  hk_dat_i[26] = 2                                            
  hk_dat_i[27] = 2                                            |  hk_dat_i[27] = 2                                            
  hk_dat_i[28] = 2                                            |  hk_dat_i[28] = 2                                            
  hk_dat_i[29] = 2                                            |  hk_dat_i[29] = 2                                            
  hk_dat_i[2] = 2                                             |  hk_dat_i[2] = 2                                             
  hk_dat_i[30] = 2                                            |  hk_dat_i[30] = 2                                            
  hk_dat_i[31] = 2                                            |  hk_dat_i[31] = 2                                            
  hk_dat_i[3] = 2                                             |  hk_dat_i[3] = 2                                             
  hk_dat_i[4] = 2                                             |  hk_dat_i[4] = 2                                             
  hk_dat_i[5] = 2                                             |  hk_dat_i[5] = 2                                             
  hk_dat_i[6] = 2                                             |  hk_dat_i[6] = 2                                             
  hk_dat_i[7] = 2                                             |  hk_dat_i[7] = 2                                             
  hk_dat_i[8] = 2                                             |  hk_dat_i[8] = 2                                             
  hk_dat_i[9] = 2                                             |  hk_dat_i[9] = 2                                             
  hk_stb_o = 2                                                |  hk_stb_o = 2                                                
  irq[0] = 2                                                  |  irq[0] = 2                                                  
  irq[1] = 2                                                  |  irq[1] = 2                                                  
  irq[2] = 2                                                  |  irq[2] = 2                                                  
  irq[3] = 2                                                  |  irq[3] = 2                                                  
  irq[4] = 2                                                  |  irq[4] = 2                                                  
  irq[5] = 2                                                  |  irq[5] = 2                                                  
  la_iena[0] = 2                                              |  la_iena[0] = 2                                              
  la_iena[100] = 2                                            |  la_iena[100] = 2                                            
  la_iena[101] = 2                                            |  la_iena[101] = 2                                            
  la_iena[102] = 2                                            |  la_iena[102] = 2                                            
  la_iena[103] = 2                                            |  la_iena[103] = 2                                            
  la_iena[104] = 2                                            |  la_iena[104] = 2                                            
  la_iena[105] = 2                                            |  la_iena[105] = 2                                            
  la_iena[106] = 2                                            |  la_iena[106] = 2                                            
  la_iena[107] = 2                                            |  la_iena[107] = 2                                            
  la_iena[108] = 2                                            |  la_iena[108] = 2                                            
  la_iena[109] = 2                                            |  la_iena[109] = 2                                            
  la_iena[10] = 2                                             |  la_iena[10] = 2                                             
  la_iena[110] = 2                                            |  la_iena[110] = 2                                            
  la_iena[111] = 2                                            |  la_iena[111] = 2                                            
  la_iena[112] = 2                                            |  la_iena[112] = 2                                            
  la_iena[113] = 2                                            |  la_iena[113] = 2                                            
  la_iena[114] = 2                                            |  la_iena[114] = 2                                            
  la_iena[115] = 2                                            |  la_iena[115] = 2                                            
  la_iena[116] = 2                                            |  la_iena[116] = 2                                            
  la_iena[117] = 2                                            |  la_iena[117] = 2                                            
  la_iena[118] = 2                                            |  la_iena[118] = 2                                            
  la_iena[119] = 2                                            |  la_iena[119] = 2                                            
  la_iena[11] = 2                                             |  la_iena[11] = 2                                             
  la_iena[120] = 2                                            |  la_iena[120] = 2                                            
  la_iena[121] = 2                                            |  la_iena[121] = 2                                            
  la_iena[122] = 2                                            |  la_iena[122] = 2                                            
  la_iena[123] = 2                                            |  la_iena[123] = 2                                            
  la_iena[124] = 2                                            |  la_iena[124] = 2                                            
  la_iena[125] = 2                                            |  la_iena[125] = 2                                            
  la_iena[126] = 2                                            |  la_iena[126] = 2                                            
  la_iena[127] = 2                                            |  la_iena[127] = 2                                            
  la_iena[12] = 2                                             |  la_iena[12] = 2                                             
  la_iena[13] = 2                                             |  la_iena[13] = 2                                             
  la_iena[14] = 2                                             |  la_iena[14] = 2                                             
  la_iena[15] = 2                                             |  la_iena[15] = 2                                             
  la_iena[16] = 2                                             |  la_iena[16] = 2                                             
  la_iena[17] = 2                                             |  la_iena[17] = 2                                             
  la_iena[18] = 2                                             |  la_iena[18] = 2                                             
  la_iena[19] = 2                                             |  la_iena[19] = 2                                             
  la_iena[1] = 2                                              |  la_iena[1] = 2                                              
  la_iena[20] = 2                                             |  la_iena[20] = 2                                             
  la_iena[21] = 2                                             |  la_iena[21] = 2                                             
  la_iena[22] = 2                                             |  la_iena[22] = 2                                             
  la_iena[23] = 2                                             |  la_iena[23] = 2                                             
  la_iena[24] = 2                                             |  la_iena[24] = 2                                             
  la_iena[25] = 2                                             |  la_iena[25] = 2                                             
  la_iena[26] = 2                                             |  la_iena[26] = 2                                             
  la_iena[27] = 2                                             |  la_iena[27] = 2                                             
  la_iena[28] = 2                                             |  la_iena[28] = 2                                             
  la_iena[29] = 2                                             |  la_iena[29] = 2                                             
  la_iena[2] = 2                                              |  la_iena[2] = 2                                              
  la_iena[30] = 2                                             |  la_iena[30] = 2                                             
  la_iena[31] = 2                                             |  la_iena[31] = 2                                             
  la_iena[32] = 2                                             |  la_iena[32] = 2                                             
  la_iena[33] = 2                                             |  la_iena[33] = 2                                             
  la_iena[34] = 2                                             |  la_iena[34] = 2                                             
  la_iena[35] = 2                                             |  la_iena[35] = 2                                             
  la_iena[36] = 2                                             |  la_iena[36] = 2                                             
  la_iena[37] = 2                                             |  la_iena[37] = 2                                             
  la_iena[38] = 2                                             |  la_iena[38] = 2                                             
  la_iena[39] = 2                                             |  la_iena[39] = 2                                             
  la_iena[3] = 2                                              |  la_iena[3] = 2                                              
  la_iena[40] = 2                                             |  la_iena[40] = 2                                             
  la_iena[41] = 2                                             |  la_iena[41] = 2                                             
  la_iena[42] = 2                                             |  la_iena[42] = 2                                             
  la_iena[43] = 2                                             |  la_iena[43] = 2                                             
  la_iena[44] = 2                                             |  la_iena[44] = 2                                             
  la_iena[45] = 2                                             |  la_iena[45] = 2                                             
  la_iena[46] = 2                                             |  la_iena[46] = 2                                             
  la_iena[47] = 2                                             |  la_iena[47] = 2                                             
  la_iena[48] = 2                                             |  la_iena[48] = 2                                             
  la_iena[49] = 2                                             |  la_iena[49] = 2                                             
  la_iena[4] = 2                                              |  la_iena[4] = 2                                              
  la_iena[50] = 2                                             |  la_iena[50] = 2                                             
  la_iena[51] = 2                                             |  la_iena[51] = 2                                             
  la_iena[52] = 2                                             |  la_iena[52] = 2                                             
  la_iena[53] = 2                                             |  la_iena[53] = 2                                             
  la_iena[54] = 2                                             |  la_iena[54] = 2                                             
  la_iena[55] = 2                                             |  la_iena[55] = 2                                             
  la_iena[56] = 2                                             |  la_iena[56] = 2                                             
  la_iena[57] = 2                                             |  la_iena[57] = 2                                             
  la_iena[58] = 2                                             |  la_iena[58] = 2                                             
  la_iena[59] = 2                                             |  la_iena[59] = 2                                             
  la_iena[5] = 2                                              |  la_iena[5] = 2                                              
  la_iena[60] = 2                                             |  la_iena[60] = 2                                             
  la_iena[61] = 2                                             |  la_iena[61] = 2                                             
  la_iena[62] = 2                                             |  la_iena[62] = 2                                             
  la_iena[63] = 2                                             |  la_iena[63] = 2                                             
  la_iena[64] = 2                                             |  la_iena[64] = 2                                             
  la_iena[65] = 2                                             |  la_iena[65] = 2                                             
  la_iena[66] = 2                                             |  la_iena[66] = 2                                             
  la_iena[67] = 2                                             |  la_iena[67] = 2                                             
  la_iena[68] = 2                                             |  la_iena[68] = 2                                             
  la_iena[69] = 2                                             |  la_iena[69] = 2                                             
  la_iena[6] = 2                                              |  la_iena[6] = 2                                              
  la_iena[70] = 2                                             |  la_iena[70] = 2                                             
  la_iena[71] = 2                                             |  la_iena[71] = 2                                             
  la_iena[72] = 2                                             |  la_iena[72] = 2                                             
  la_iena[73] = 2                                             |  la_iena[73] = 2                                             
  la_iena[74] = 2                                             |  la_iena[74] = 2                                             
  la_iena[75] = 2                                             |  la_iena[75] = 2                                             
  la_iena[76] = 2                                             |  la_iena[76] = 2                                             
  la_iena[77] = 2                                             |  la_iena[77] = 2                                             
  la_iena[78] = 2                                             |  la_iena[78] = 2                                             
  la_iena[79] = 2                                             |  la_iena[79] = 2                                             
  la_iena[7] = 2                                              |  la_iena[7] = 2                                              
  la_iena[80] = 2                                             |  la_iena[80] = 2                                             
  la_iena[81] = 2                                             |  la_iena[81] = 2                                             
  la_iena[82] = 2                                             |  la_iena[82] = 2                                             
  la_iena[83] = 2                                             |  la_iena[83] = 2                                             
  la_iena[84] = 2                                             |  la_iena[84] = 2                                             
  la_iena[85] = 2                                             |  la_iena[85] = 2                                             
  la_iena[86] = 2                                             |  la_iena[86] = 2                                             
  la_iena[87] = 2                                             |  la_iena[87] = 2                                             
  la_iena[88] = 2                                             |  la_iena[88] = 2                                             
  la_iena[89] = 2                                             |  la_iena[89] = 2                                             
  la_iena[8] = 2                                              |  la_iena[8] = 2                                              
  la_iena[90] = 2                                             |  la_iena[90] = 2                                             
  la_iena[91] = 2                                             |  la_iena[91] = 2                                             
  la_iena[92] = 2                                             |  la_iena[92] = 2                                             
  la_iena[93] = 2                                             |  la_iena[93] = 2                                             
  la_iena[94] = 2                                             |  la_iena[94] = 2                                             
  la_iena[95] = 2                                             |  la_iena[95] = 2                                             
  la_iena[96] = 2                                             |  la_iena[96] = 2                                             
  la_iena[97] = 2                                             |  la_iena[97] = 2                                             
  la_iena[98] = 2                                             |  la_iena[98] = 2                                             
  la_iena[99] = 2                                             |  la_iena[99] = 2                                             
  la_iena[9] = 2                                              |  la_iena[9] = 2                                              
  la_input[0] = 2                                             |  la_input[0] = 2                                             
  la_input[100] = 2                                           |  la_input[100] = 2                                           
  la_input[101] = 2                                           |  la_input[101] = 2                                           
  la_input[102] = 2                                           |  la_input[102] = 2                                           
  la_input[103] = 2                                           |  la_input[103] = 2                                           
  la_input[104] = 2                                           |  la_input[104] = 2                                           
  la_input[105] = 2                                           |  la_input[105] = 2                                           
  la_input[106] = 2                                           |  la_input[106] = 2                                           
  la_input[107] = 2                                           |  la_input[107] = 2                                           
  la_input[108] = 2                                           |  la_input[108] = 2                                           
  la_input[109] = 2                                           |  la_input[109] = 2                                           
  la_input[10] = 2                                            |  la_input[10] = 2                                            
  la_input[110] = 2                                           |  la_input[110] = 2                                           
  la_input[111] = 2                                           |  la_input[111] = 2                                           
  la_input[112] = 2                                           |  la_input[112] = 2                                           
  la_input[113] = 2                                           |  la_input[113] = 2                                           
  la_input[114] = 2                                           |  la_input[114] = 2                                           
  la_input[115] = 2                                           |  la_input[115] = 2                                           
  la_input[116] = 2                                           |  la_input[116] = 2                                           
  la_input[117] = 2                                           |  la_input[117] = 2                                           
  la_input[118] = 2                                           |  la_input[118] = 2                                           
  la_input[119] = 2                                           |  la_input[119] = 2                                           
  la_input[11] = 2                                            |  la_input[11] = 2                                            
  la_input[120] = 2                                           |  la_input[120] = 2                                           
  la_input[121] = 2                                           |  la_input[121] = 2                                           
  la_input[122] = 2                                           |  la_input[122] = 2                                           
  la_input[123] = 2                                           |  la_input[123] = 2                                           
  la_input[124] = 2                                           |  la_input[124] = 2                                           
  la_input[125] = 2                                           |  la_input[125] = 2                                           
  la_input[126] = 2                                           |  la_input[126] = 2                                           
  la_input[127] = 2                                           |  la_input[127] = 2                                           
  la_input[12] = 2                                            |  la_input[12] = 2                                            
  la_input[13] = 2                                            |  la_input[13] = 2                                            
  la_input[14] = 2                                            |  la_input[14] = 2                                            
  la_input[15] = 2                                            |  la_input[15] = 2                                            
  la_input[16] = 2                                            |  la_input[16] = 2                                            
  la_input[17] = 2                                            |  la_input[17] = 2                                            
  la_input[18] = 2                                            |  la_input[18] = 2                                            
  la_input[19] = 2                                            |  la_input[19] = 2                                            
  la_input[1] = 2                                             |  la_input[1] = 2                                             
  la_input[20] = 2                                            |  la_input[20] = 2                                            
  la_input[21] = 2                                            |  la_input[21] = 2                                            
  la_input[22] = 2                                            |  la_input[22] = 2                                            
  la_input[23] = 2                                            |  la_input[23] = 2                                            
  la_input[24] = 2                                            |  la_input[24] = 2                                            
  la_input[25] = 2                                            |  la_input[25] = 2                                            
  la_input[26] = 2                                            |  la_input[26] = 2                                            
  la_input[27] = 2                                            |  la_input[27] = 2                                            
  la_input[28] = 2                                            |  la_input[28] = 2                                            
  la_input[29] = 2                                            |  la_input[29] = 2                                            
  la_input[2] = 2                                             |  la_input[2] = 2                                             
  la_input[30] = 2                                            |  la_input[30] = 2                                            
  la_input[31] = 2                                            |  la_input[31] = 2                                            
  la_input[32] = 2                                            |  la_input[32] = 2                                            
  la_input[33] = 2                                            |  la_input[33] = 2                                            
  la_input[34] = 2                                            |  la_input[34] = 2                                            
  la_input[35] = 2                                            |  la_input[35] = 2                                            
  la_input[36] = 2                                            |  la_input[36] = 2                                            
  la_input[37] = 2                                            |  la_input[37] = 2                                            
  la_input[38] = 2                                            |  la_input[38] = 2                                            
  la_input[39] = 2                                            |  la_input[39] = 2                                            
  la_input[3] = 2                                             |  la_input[3] = 2                                             
  la_input[40] = 2                                            |  la_input[40] = 2                                            
  la_input[41] = 2                                            |  la_input[41] = 2                                            
  la_input[42] = 2                                            |  la_input[42] = 2                                            
  la_input[43] = 2                                            |  la_input[43] = 2                                            
  la_input[44] = 2                                            |  la_input[44] = 2                                            
  la_input[45] = 2                                            |  la_input[45] = 2                                            
  la_input[46] = 2                                            |  la_input[46] = 2                                            
  la_input[47] = 2                                            |  la_input[47] = 2                                            
  la_input[48] = 2                                            |  la_input[48] = 2                                            
  la_input[49] = 2                                            |  la_input[49] = 2                                            
  la_input[4] = 2                                             |  la_input[4] = 2                                             
  la_input[50] = 2                                            |  la_input[50] = 2                                            
  la_input[51] = 2                                            |  la_input[51] = 2                                            
  la_input[52] = 2                                            |  la_input[52] = 2                                            
  la_input[53] = 2                                            |  la_input[53] = 2                                            
  la_input[54] = 2                                            |  la_input[54] = 2                                            
  la_input[55] = 2                                            |  la_input[55] = 2                                            
  la_input[56] = 2                                            |  la_input[56] = 2                                            
  la_input[57] = 2                                            |  la_input[57] = 2                                            
  la_input[58] = 2                                            |  la_input[58] = 2                                            
  la_input[59] = 2                                            |  la_input[59] = 2                                            
  la_input[5] = 2                                             |  la_input[5] = 2                                             
  la_input[60] = 2                                            |  la_input[60] = 2                                            
  la_input[61] = 2                                            |  la_input[61] = 2                                            
  la_input[62] = 2                                            |  la_input[62] = 2                                            
  la_input[63] = 2                                            |  la_input[63] = 2                                            
  la_input[64] = 2                                            |  la_input[64] = 2                                            
  la_input[65] = 2                                            |  la_input[65] = 2                                            
  la_input[66] = 2                                            |  la_input[66] = 2                                            
  la_input[67] = 2                                            |  la_input[67] = 2                                            
  la_input[68] = 2                                            |  la_input[68] = 2                                            
  la_input[69] = 2                                            |  la_input[69] = 2                                            
  la_input[6] = 2                                             |  la_input[6] = 2                                             
  la_input[70] = 2                                            |  la_input[70] = 2                                            
  la_input[71] = 2                                            |  la_input[71] = 2                                            
  la_input[72] = 2                                            |  la_input[72] = 2                                            
  la_input[73] = 2                                            |  la_input[73] = 2                                            
  la_input[74] = 2                                            |  la_input[74] = 2                                            
  la_input[75] = 2                                            |  la_input[75] = 2                                            
  la_input[76] = 2                                            |  la_input[76] = 2                                            
  la_input[77] = 2                                            |  la_input[77] = 2                                            
  la_input[78] = 2                                            |  la_input[78] = 2                                            
  la_input[79] = 2                                            |  la_input[79] = 2                                            
  la_input[7] = 2                                             |  la_input[7] = 2                                             
  la_input[80] = 2                                            |  la_input[80] = 2                                            
  la_input[81] = 2                                            |  la_input[81] = 2                                            
  la_input[82] = 2                                            |  la_input[82] = 2                                            
  la_input[83] = 2                                            |  la_input[83] = 2                                            
  la_input[84] = 2                                            |  la_input[84] = 2                                            
  la_input[85] = 2                                            |  la_input[85] = 2                                            
  la_input[86] = 2                                            |  la_input[86] = 2                                            
  la_input[87] = 2                                            |  la_input[87] = 2                                            
  la_input[88] = 2                                            |  la_input[88] = 2                                            
  la_input[89] = 2                                            |  la_input[89] = 2                                            
  la_input[8] = 2                                             |  la_input[8] = 2                                             
  la_input[90] = 2                                            |  la_input[90] = 2                                            
  la_input[91] = 2                                            |  la_input[91] = 2                                            
  la_input[92] = 2                                            |  la_input[92] = 2                                            
  la_input[93] = 2                                            |  la_input[93] = 2                                            
  la_input[94] = 2                                            |  la_input[94] = 2                                            
  la_input[95] = 2                                            |  la_input[95] = 2                                            
  la_input[96] = 2                                            |  la_input[96] = 2                                            
  la_input[97] = 2                                            |  la_input[97] = 2                                            
  la_input[98] = 2                                            |  la_input[98] = 2                                            
  la_input[99] = 2                                            |  la_input[99] = 2                                            
  la_input[9] = 2                                             |  la_input[9] = 2                                             
  la_oenb[0] = 2                                              |  la_oenb[0] = 2                                              
  la_oenb[100] = 2                                            |  la_oenb[100] = 2                                            
  la_oenb[101] = 2                                            |  la_oenb[101] = 2                                            
  la_oenb[102] = 2                                            |  la_oenb[102] = 2                                            
  la_oenb[103] = 2                                            |  la_oenb[103] = 2                                            
  la_oenb[104] = 2                                            |  la_oenb[104] = 2                                            
  la_oenb[105] = 2                                            |  la_oenb[105] = 2                                            
  la_oenb[106] = 2                                            |  la_oenb[106] = 2                                            
  la_oenb[107] = 2                                            |  la_oenb[107] = 2                                            
  la_oenb[108] = 2                                            |  la_oenb[108] = 2                                            
  la_oenb[109] = 2                                            |  la_oenb[109] = 2                                            
  la_oenb[10] = 2                                             |  la_oenb[10] = 2                                             
  la_oenb[110] = 2                                            |  la_oenb[110] = 2                                            
  la_oenb[111] = 2                                            |  la_oenb[111] = 2                                            
  la_oenb[112] = 2                                            |  la_oenb[112] = 2                                            
  la_oenb[113] = 2                                            |  la_oenb[113] = 2                                            
  la_oenb[114] = 2                                            |  la_oenb[114] = 2                                            
  la_oenb[115] = 2                                            |  la_oenb[115] = 2                                            
  la_oenb[116] = 2                                            |  la_oenb[116] = 2                                            
  la_oenb[117] = 2                                            |  la_oenb[117] = 2                                            
  la_oenb[118] = 2                                            |  la_oenb[118] = 2                                            
  la_oenb[119] = 2                                            |  la_oenb[119] = 2                                            
  la_oenb[11] = 2                                             |  la_oenb[11] = 2                                             
  la_oenb[120] = 2                                            |  la_oenb[120] = 2                                            
  la_oenb[121] = 2                                            |  la_oenb[121] = 2                                            
  la_oenb[122] = 2                                            |  la_oenb[122] = 2                                            
  la_oenb[123] = 2                                            |  la_oenb[123] = 2                                            
  la_oenb[124] = 2                                            |  la_oenb[124] = 2                                            
  la_oenb[125] = 2                                            |  la_oenb[125] = 2                                            
  la_oenb[126] = 2                                            |  la_oenb[126] = 2                                            
  la_oenb[127] = 2                                            |  la_oenb[127] = 2                                            
  la_oenb[12] = 2                                             |  la_oenb[12] = 2                                             
  la_oenb[13] = 2                                             |  la_oenb[13] = 2                                             
  la_oenb[14] = 2                                             |  la_oenb[14] = 2                                             
  la_oenb[15] = 2                                             |  la_oenb[15] = 2                                             
  la_oenb[16] = 2                                             |  la_oenb[16] = 2                                             
  la_oenb[17] = 2                                             |  la_oenb[17] = 2                                             
  la_oenb[18] = 2                                             |  la_oenb[18] = 2                                             
  la_oenb[19] = 2                                             |  la_oenb[19] = 2                                             
  la_oenb[1] = 2                                              |  la_oenb[1] = 2                                              
  la_oenb[20] = 2                                             |  la_oenb[20] = 2                                             
  la_oenb[21] = 2                                             |  la_oenb[21] = 2                                             
  la_oenb[22] = 2                                             |  la_oenb[22] = 2                                             
  la_oenb[23] = 2                                             |  la_oenb[23] = 2                                             
  la_oenb[24] = 2                                             |  la_oenb[24] = 2                                             
  la_oenb[25] = 2                                             |  la_oenb[25] = 2                                             
  la_oenb[26] = 2                                             |  la_oenb[26] = 2                                             
  la_oenb[27] = 2                                             |  la_oenb[27] = 2                                             
  la_oenb[28] = 2                                             |  la_oenb[28] = 2                                             
  la_oenb[29] = 2                                             |  la_oenb[29] = 2                                             
  la_oenb[2] = 2                                              |  la_oenb[2] = 2                                              
  la_oenb[30] = 2                                             |  la_oenb[30] = 2                                             
  la_oenb[31] = 2                                             |  la_oenb[31] = 2                                             
  la_oenb[32] = 2                                             |  la_oenb[32] = 2                                             
  la_oenb[33] = 2                                             |  la_oenb[33] = 2                                             
  la_oenb[34] = 2                                             |  la_oenb[34] = 2                                             
  la_oenb[35] = 2                                             |  la_oenb[35] = 2                                             
  la_oenb[36] = 2                                             |  la_oenb[36] = 2                                             
  la_oenb[37] = 2                                             |  la_oenb[37] = 2                                             
  la_oenb[38] = 2                                             |  la_oenb[38] = 2                                             
  la_oenb[39] = 2                                             |  la_oenb[39] = 2                                             
  la_oenb[3] = 2                                              |  la_oenb[3] = 2                                              
  la_oenb[40] = 2                                             |  la_oenb[40] = 2                                             
  la_oenb[41] = 2                                             |  la_oenb[41] = 2                                             
  la_oenb[42] = 2                                             |  la_oenb[42] = 2                                             
  la_oenb[43] = 2                                             |  la_oenb[43] = 2                                             
  la_oenb[44] = 2                                             |  la_oenb[44] = 2                                             
  la_oenb[45] = 2                                             |  la_oenb[45] = 2                                             
  la_oenb[46] = 2                                             |  la_oenb[46] = 2                                             
  la_oenb[47] = 2                                             |  la_oenb[47] = 2                                             
  la_oenb[48] = 2                                             |  la_oenb[48] = 2                                             
  la_oenb[49] = 2                                             |  la_oenb[49] = 2                                             
  la_oenb[4] = 2                                              |  la_oenb[4] = 2                                              
  la_oenb[50] = 2                                             |  la_oenb[50] = 2                                             
  la_oenb[51] = 2                                             |  la_oenb[51] = 2                                             
  la_oenb[52] = 2                                             |  la_oenb[52] = 2                                             
  la_oenb[53] = 2                                             |  la_oenb[53] = 2                                             
  la_oenb[54] = 2                                             |  la_oenb[54] = 2                                             
  la_oenb[55] = 2                                             |  la_oenb[55] = 2                                             
  la_oenb[56] = 2                                             |  la_oenb[56] = 2                                             
  la_oenb[57] = 2                                             |  la_oenb[57] = 2                                             
  la_oenb[58] = 2                                             |  la_oenb[58] = 2                                             
  la_oenb[59] = 2                                             |  la_oenb[59] = 2                                             
  la_oenb[5] = 2                                              |  la_oenb[5] = 2                                              
  la_oenb[60] = 2                                             |  la_oenb[60] = 2                                             
  la_oenb[61] = 2                                             |  la_oenb[61] = 2                                             
  la_oenb[62] = 2                                             |  la_oenb[62] = 2                                             
  la_oenb[63] = 2                                             |  la_oenb[63] = 2                                             
  la_oenb[64] = 2                                             |  la_oenb[64] = 2                                             
  la_oenb[65] = 2                                             |  la_oenb[65] = 2                                             
  la_oenb[66] = 2                                             |  la_oenb[66] = 2                                             
  la_oenb[67] = 2                                             |  la_oenb[67] = 2                                             
  la_oenb[68] = 2                                             |  la_oenb[68] = 2                                             
  la_oenb[69] = 2                                             |  la_oenb[69] = 2                                             
  la_oenb[6] = 2                                              |  la_oenb[6] = 2                                              
  la_oenb[70] = 2                                             |  la_oenb[70] = 2                                             
  la_oenb[71] = 2                                             |  la_oenb[71] = 2                                             
  la_oenb[72] = 2                                             |  la_oenb[72] = 2                                             
  la_oenb[73] = 2                                             |  la_oenb[73] = 2                                             
  la_oenb[74] = 2                                             |  la_oenb[74] = 2                                             
  la_oenb[75] = 2                                             |  la_oenb[75] = 2                                             
  la_oenb[76] = 2                                             |  la_oenb[76] = 2                                             
  la_oenb[77] = 2                                             |  la_oenb[77] = 2                                             
  la_oenb[78] = 2                                             |  la_oenb[78] = 2                                             
  la_oenb[79] = 2                                             |  la_oenb[79] = 2                                             
  la_oenb[7] = 2                                              |  la_oenb[7] = 2                                              
  la_oenb[80] = 2                                             |  la_oenb[80] = 2                                             
  la_oenb[81] = 2                                             |  la_oenb[81] = 2                                             
  la_oenb[82] = 2                                             |  la_oenb[82] = 2                                             
  la_oenb[83] = 2                                             |  la_oenb[83] = 2                                             
  la_oenb[84] = 2                                             |  la_oenb[84] = 2                                             
  la_oenb[85] = 2                                             |  la_oenb[85] = 2                                             
  la_oenb[86] = 2                                             |  la_oenb[86] = 2                                             
  la_oenb[87] = 2                                             |  la_oenb[87] = 2                                             
  la_oenb[88] = 2                                             |  la_oenb[88] = 2                                             
  la_oenb[89] = 2                                             |  la_oenb[89] = 2                                             
  la_oenb[8] = 2                                              |  la_oenb[8] = 2                                              
  la_oenb[90] = 2                                             |  la_oenb[90] = 2                                             
  la_oenb[91] = 2                                             |  la_oenb[91] = 2                                             
  la_oenb[92] = 2                                             |  la_oenb[92] = 2                                             
  la_oenb[93] = 2                                             |  la_oenb[93] = 2                                             
  la_oenb[94] = 2                                             |  la_oenb[94] = 2                                             
  la_oenb[95] = 2                                             |  la_oenb[95] = 2                                             
  la_oenb[96] = 2                                             |  la_oenb[96] = 2                                             
  la_oenb[97] = 2                                             |  la_oenb[97] = 2                                             
  la_oenb[98] = 2                                             |  la_oenb[98] = 2                                             
  la_oenb[99] = 2                                             |  la_oenb[99] = 2                                             
  la_oenb[9] = 2                                              |  la_oenb[9] = 2                                              
  la_output[0] = 2                                            |  la_output[0] = 2                                            
  la_output[100] = 2                                          |  la_output[100] = 2                                          
  la_output[101] = 2                                          |  la_output[101] = 2                                          
  la_output[102] = 2                                          |  la_output[102] = 2                                          
  la_output[103] = 2                                          |  la_output[103] = 2                                          
  la_output[104] = 2                                          |  la_output[104] = 2                                          
  la_output[105] = 2                                          |  la_output[105] = 2                                          
  la_output[106] = 2                                          |  la_output[106] = 2                                          
  la_output[107] = 2                                          |  la_output[107] = 2                                          
  la_output[108] = 2                                          |  la_output[108] = 2                                          
  la_output[109] = 2                                          |  la_output[109] = 2                                          
  la_output[10] = 2                                           |  la_output[10] = 2                                           
  la_output[110] = 2                                          |  la_output[110] = 2                                          
  la_output[111] = 2                                          |  la_output[111] = 2                                          
  la_output[112] = 2                                          |  la_output[112] = 2                                          
  la_output[113] = 2                                          |  la_output[113] = 2                                          
  la_output[114] = 2                                          |  la_output[114] = 2                                          
  la_output[115] = 2                                          |  la_output[115] = 2                                          
  la_output[116] = 2                                          |  la_output[116] = 2                                          
  la_output[117] = 2                                          |  la_output[117] = 2                                          
  la_output[118] = 2                                          |  la_output[118] = 2                                          
  la_output[119] = 2                                          |  la_output[119] = 2                                          
  la_output[11] = 2                                           |  la_output[11] = 2                                           
  la_output[120] = 2                                          |  la_output[120] = 2                                          
  la_output[121] = 2                                          |  la_output[121] = 2                                          
  la_output[122] = 2                                          |  la_output[122] = 2                                          
  la_output[123] = 2                                          |  la_output[123] = 2                                          
  la_output[124] = 2                                          |  la_output[124] = 2                                          
  la_output[125] = 2                                          |  la_output[125] = 2                                          
  la_output[126] = 2                                          |  la_output[126] = 2                                          
  la_output[127] = 2                                          |  la_output[127] = 2                                          
  la_output[12] = 2                                           |  la_output[12] = 2                                           
  la_output[13] = 2                                           |  la_output[13] = 2                                           
  la_output[14] = 2                                           |  la_output[14] = 2                                           
  la_output[15] = 2                                           |  la_output[15] = 2                                           
  la_output[16] = 2                                           |  la_output[16] = 2                                           
  la_output[17] = 2                                           |  la_output[17] = 2                                           
  la_output[18] = 2                                           |  la_output[18] = 2                                           
  la_output[19] = 2                                           |  la_output[19] = 2                                           
  la_output[1] = 2                                            |  la_output[1] = 2                                            
  la_output[20] = 2                                           |  la_output[20] = 2                                           
  la_output[21] = 2                                           |  la_output[21] = 2                                           
  la_output[22] = 2                                           |  la_output[22] = 2                                           
  la_output[23] = 2                                           |  la_output[23] = 2                                           
  la_output[24] = 2                                           |  la_output[24] = 2                                           
  la_output[25] = 2                                           |  la_output[25] = 2                                           
  la_output[26] = 2                                           |  la_output[26] = 2                                           
  la_output[27] = 2                                           |  la_output[27] = 2                                           
  la_output[28] = 2                                           |  la_output[28] = 2                                           
  la_output[29] = 2                                           |  la_output[29] = 2                                           
  la_output[2] = 2                                            |  la_output[2] = 2                                            
  la_output[30] = 2                                           |  la_output[30] = 2                                           
  la_output[31] = 2                                           |  la_output[31] = 2                                           
  la_output[32] = 2                                           |  la_output[32] = 2                                           
  la_output[33] = 2                                           |  la_output[33] = 2                                           
  la_output[34] = 2                                           |  la_output[34] = 2                                           
  la_output[35] = 2                                           |  la_output[35] = 2                                           
  la_output[36] = 2                                           |  la_output[36] = 2                                           
  la_output[37] = 2                                           |  la_output[37] = 2                                           
  la_output[38] = 2                                           |  la_output[38] = 2                                           
  la_output[39] = 2                                           |  la_output[39] = 2                                           
  la_output[3] = 2                                            |  la_output[3] = 2                                            
  la_output[40] = 2                                           |  la_output[40] = 2                                           
  la_output[41] = 2                                           |  la_output[41] = 2                                           
  la_output[42] = 2                                           |  la_output[42] = 2                                           
  la_output[43] = 2                                           |  la_output[43] = 2                                           
  la_output[44] = 2                                           |  la_output[44] = 2                                           
  la_output[45] = 2                                           |  la_output[45] = 2                                           
  la_output[46] = 2                                           |  la_output[46] = 2                                           
  la_output[47] = 2                                           |  la_output[47] = 2                                           
  la_output[48] = 2                                           |  la_output[48] = 2                                           
  la_output[49] = 2                                           |  la_output[49] = 2                                           
  la_output[4] = 2                                            |  la_output[4] = 2                                            
  la_output[50] = 2                                           |  la_output[50] = 2                                           
  la_output[51] = 2                                           |  la_output[51] = 2                                           
  la_output[52] = 2                                           |  la_output[52] = 2                                           
  la_output[53] = 2                                           |  la_output[53] = 2                                           
  la_output[54] = 2                                           |  la_output[54] = 2                                           
  la_output[55] = 2                                           |  la_output[55] = 2                                           
  la_output[56] = 2                                           |  la_output[56] = 2                                           
  la_output[57] = 2                                           |  la_output[57] = 2                                           
  la_output[58] = 2                                           |  la_output[58] = 2                                           
  la_output[59] = 2                                           |  la_output[59] = 2                                           
  la_output[5] = 2                                            |  la_output[5] = 2                                            
  la_output[60] = 2                                           |  la_output[60] = 2                                           
  la_output[61] = 2                                           |  la_output[61] = 2                                           
  la_output[62] = 2                                           |  la_output[62] = 2                                           
  la_output[63] = 2                                           |  la_output[63] = 2                                           
  la_output[64] = 2                                           |  la_output[64] = 2                                           
  la_output[65] = 2                                           |  la_output[65] = 2                                           
  la_output[66] = 2                                           |  la_output[66] = 2                                           
  la_output[67] = 2                                           |  la_output[67] = 2                                           
  la_output[68] = 2                                           |  la_output[68] = 2                                           
  la_output[69] = 2                                           |  la_output[69] = 2                                           
  la_output[6] = 2                                            |  la_output[6] = 2                                            
  la_output[70] = 2                                           |  la_output[70] = 2                                           
  la_output[71] = 2                                           |  la_output[71] = 2                                           
  la_output[72] = 2                                           |  la_output[72] = 2                                           
  la_output[73] = 2                                           |  la_output[73] = 2                                           
  la_output[74] = 2                                           |  la_output[74] = 2                                           
  la_output[75] = 2                                           |  la_output[75] = 2                                           
  la_output[76] = 2                                           |  la_output[76] = 2                                           
  la_output[77] = 2                                           |  la_output[77] = 2                                           
  la_output[78] = 2                                           |  la_output[78] = 2                                           
  la_output[79] = 2                                           |  la_output[79] = 2                                           
  la_output[7] = 2                                            |  la_output[7] = 2                                            
  la_output[80] = 2                                           |  la_output[80] = 2                                           
  la_output[81] = 2                                           |  la_output[81] = 2                                           
  la_output[82] = 2                                           |  la_output[82] = 2                                           
  la_output[83] = 2                                           |  la_output[83] = 2                                           
  la_output[84] = 2                                           |  la_output[84] = 2                                           
  la_output[85] = 2                                           |  la_output[85] = 2                                           
  la_output[86] = 2                                           |  la_output[86] = 2                                           
  la_output[87] = 2                                           |  la_output[87] = 2                                           
  la_output[88] = 2                                           |  la_output[88] = 2                                           
  la_output[89] = 2                                           |  la_output[89] = 2                                           
  la_output[8] = 2                                            |  la_output[8] = 2                                            
  la_output[90] = 2                                           |  la_output[90] = 2                                           
  la_output[91] = 2                                           |  la_output[91] = 2                                           
  la_output[92] = 2                                           |  la_output[92] = 2                                           
  la_output[93] = 2                                           |  la_output[93] = 2                                           
  la_output[94] = 2                                           |  la_output[94] = 2                                           
  la_output[95] = 2                                           |  la_output[95] = 2                                           
  la_output[96] = 2                                           |  la_output[96] = 2                                           
  la_output[97] = 2                                           |  la_output[97] = 2                                           
  la_output[98] = 2                                           |  la_output[98] = 2                                           
  la_output[99] = 2                                           |  la_output[99] = 2                                           
  la_output[9] = 2                                            |  la_output[9] = 2                                            
  mprj_ack_i = 2                                              |  mprj_ack_i = 2                                              
  mprj_adr_o[0] = 3                                           |  mprj_adr_o[0] = 3                                           
  mprj_adr_o[10] = 3                                          |  mprj_adr_o[10] = 3                                          
  mprj_adr_o[11] = 3                                          |  mprj_adr_o[11] = 3                                          
  mprj_adr_o[12] = 3                                          |  mprj_adr_o[12] = 3                                          
  mprj_adr_o[13] = 3                                          |  mprj_adr_o[13] = 3                                          
  mprj_adr_o[14] = 3                                          |  mprj_adr_o[14] = 3                                          
  mprj_adr_o[15] = 3                                          |  mprj_adr_o[15] = 3                                          
  mprj_adr_o[16] = 3                                          |  mprj_adr_o[16] = 3                                          
  mprj_adr_o[17] = 3                                          |  mprj_adr_o[17] = 3                                          
  mprj_adr_o[18] = 3                                          |  mprj_adr_o[18] = 3                                          
  mprj_adr_o[19] = 3                                          |  mprj_adr_o[19] = 3                                          
  mprj_adr_o[1] = 3                                           |  mprj_adr_o[1] = 3                                           
  mprj_adr_o[20] = 3                                          |  mprj_adr_o[20] = 3                                          
  mprj_adr_o[21] = 3                                          |  mprj_adr_o[21] = 3                                          
  mprj_adr_o[22] = 3                                          |  mprj_adr_o[22] = 3                                          
  mprj_adr_o[23] = 3                                          |  mprj_adr_o[23] = 3                                          
  mprj_adr_o[24] = 3                                          |  mprj_adr_o[24] = 3                                          
  mprj_adr_o[25] = 3                                          |  mprj_adr_o[25] = 3                                          
  mprj_adr_o[26] = 3                                          |  mprj_adr_o[26] = 3                                          
  mprj_adr_o[27] = 3                                          |  mprj_adr_o[27] = 3                                          
  mprj_adr_o[28] = 3                                          |  mprj_adr_o[28] = 3                                          
  mprj_adr_o[29] = 3                                          |  mprj_adr_o[29] = 3                                          
  mprj_adr_o[2] = 3                                           |  mprj_adr_o[2] = 3                                           
  mprj_adr_o[30] = 3                                          |  mprj_adr_o[30] = 3                                          
  mprj_adr_o[31] = 3                                          |  mprj_adr_o[31] = 3                                          
  mprj_adr_o[3] = 3                                           |  mprj_adr_o[3] = 3                                           
  mprj_adr_o[4] = 3                                           |  mprj_adr_o[4] = 3                                           
  mprj_adr_o[5] = 3                                           |  mprj_adr_o[5] = 3                                           
  mprj_adr_o[6] = 3                                           |  mprj_adr_o[6] = 3                                           
  mprj_adr_o[7] = 3                                           |  mprj_adr_o[7] = 3                                           
  mprj_adr_o[8] = 3                                           |  mprj_adr_o[8] = 3                                           
  mprj_adr_o[9] = 3                                           |  mprj_adr_o[9] = 3                                           
  mprj_cyc_o = 2                                              |  mprj_cyc_o = 2                                              
  mprj_dat_i[0] = 2                                           |  mprj_dat_i[0] = 2                                           
  mprj_dat_i[10] = 2                                          |  mprj_dat_i[10] = 2                                          
  mprj_dat_i[11] = 2                                          |  mprj_dat_i[11] = 2                                          
  mprj_dat_i[12] = 2                                          |  mprj_dat_i[12] = 2                                          
  mprj_dat_i[13] = 2                                          |  mprj_dat_i[13] = 2                                          
  mprj_dat_i[14] = 2                                          |  mprj_dat_i[14] = 2                                          
  mprj_dat_i[15] = 2                                          |  mprj_dat_i[15] = 2                                          
  mprj_dat_i[16] = 2                                          |  mprj_dat_i[16] = 2                                          
  mprj_dat_i[17] = 2                                          |  mprj_dat_i[17] = 2                                          
  mprj_dat_i[18] = 2                                          |  mprj_dat_i[18] = 2                                          
  mprj_dat_i[19] = 2                                          |  mprj_dat_i[19] = 2                                          
  mprj_dat_i[1] = 2                                           |  mprj_dat_i[1] = 2                                           
  mprj_dat_i[20] = 2                                          |  mprj_dat_i[20] = 2                                          
  mprj_dat_i[21] = 2                                          |  mprj_dat_i[21] = 2                                          
  mprj_dat_i[22] = 2                                          |  mprj_dat_i[22] = 2                                          
  mprj_dat_i[23] = 2                                          |  mprj_dat_i[23] = 2                                          
  mprj_dat_i[24] = 2                                          |  mprj_dat_i[24] = 2                                          
  mprj_dat_i[25] = 2                                          |  mprj_dat_i[25] = 2                                          
  mprj_dat_i[26] = 2                                          |  mprj_dat_i[26] = 2                                          
  mprj_dat_i[27] = 2                                          |  mprj_dat_i[27] = 2                                          
  mprj_dat_i[28] = 2                                          |  mprj_dat_i[28] = 2                                          
  mprj_dat_i[29] = 2                                          |  mprj_dat_i[29] = 2                                          
  mprj_dat_i[2] = 2                                           |  mprj_dat_i[2] = 2                                           
  mprj_dat_i[30] = 2                                          |  mprj_dat_i[30] = 2                                          
  mprj_dat_i[31] = 2                                          |  mprj_dat_i[31] = 2                                          
  mprj_dat_i[3] = 2                                           |  mprj_dat_i[3] = 2                                           
  mprj_dat_i[4] = 2                                           |  mprj_dat_i[4] = 2                                           
  mprj_dat_i[5] = 2                                           |  mprj_dat_i[5] = 2                                           
  mprj_dat_i[6] = 2                                           |  mprj_dat_i[6] = 2                                           
  mprj_dat_i[7] = 2                                           |  mprj_dat_i[7] = 2                                           
  mprj_dat_i[8] = 2                                           |  mprj_dat_i[8] = 2                                           
  mprj_dat_i[9] = 2                                           |  mprj_dat_i[9] = 2                                           
  mprj_dat_o[0] = 3                                           |  mprj_dat_o[0] = 3                                           
  mprj_dat_o[10] = 3                                          |  mprj_dat_o[10] = 3                                          
  mprj_dat_o[11] = 3                                          |  mprj_dat_o[11] = 3                                          
  mprj_dat_o[12] = 3                                          |  mprj_dat_o[12] = 3                                          
  mprj_dat_o[13] = 3                                          |  mprj_dat_o[13] = 3                                          
  mprj_dat_o[14] = 3                                          |  mprj_dat_o[14] = 3                                          
  mprj_dat_o[15] = 3                                          |  mprj_dat_o[15] = 3                                          
  mprj_dat_o[16] = 3                                          |  mprj_dat_o[16] = 3                                          
  mprj_dat_o[17] = 3                                          |  mprj_dat_o[17] = 3                                          
  mprj_dat_o[18] = 3                                          |  mprj_dat_o[18] = 3                                          
  mprj_dat_o[19] = 3                                          |  mprj_dat_o[19] = 3                                          
  mprj_dat_o[1] = 3                                           |  mprj_dat_o[1] = 3                                           
  mprj_dat_o[20] = 3                                          |  mprj_dat_o[20] = 3                                          
  mprj_dat_o[21] = 3                                          |  mprj_dat_o[21] = 3                                          
  mprj_dat_o[22] = 3                                          |  mprj_dat_o[22] = 3                                          
  mprj_dat_o[23] = 3                                          |  mprj_dat_o[23] = 3                                          
  mprj_dat_o[24] = 3                                          |  mprj_dat_o[24] = 3                                          
  mprj_dat_o[25] = 3                                          |  mprj_dat_o[25] = 3                                          
  mprj_dat_o[26] = 3                                          |  mprj_dat_o[26] = 3                                          
  mprj_dat_o[27] = 3                                          |  mprj_dat_o[27] = 3                                          
  mprj_dat_o[28] = 3                                          |  mprj_dat_o[28] = 3                                          
  mprj_dat_o[29] = 3                                          |  mprj_dat_o[29] = 3                                          
  mprj_dat_o[2] = 3                                           |  mprj_dat_o[2] = 3                                           
  mprj_dat_o[30] = 3                                          |  mprj_dat_o[30] = 3                                          
  mprj_dat_o[31] = 3                                          |  mprj_dat_o[31] = 3                                          
  mprj_dat_o[3] = 3                                           |  mprj_dat_o[3] = 3                                           
  mprj_dat_o[4] = 3                                           |  mprj_dat_o[4] = 3                                           
  mprj_dat_o[5] = 3                                           |  mprj_dat_o[5] = 3                                           
  mprj_dat_o[6] = 3                                           |  mprj_dat_o[6] = 3                                           
  mprj_dat_o[7] = 3                                           |  mprj_dat_o[7] = 3                                           
  mprj_dat_o[8] = 3                                           |  mprj_dat_o[8] = 3                                           
  mprj_dat_o[9] = 3                                           |  mprj_dat_o[9] = 3                                           
  mprj_sel_o[0] = 3                                           |  mprj_sel_o[0] = 3                                           
  mprj_sel_o[1] = 3                                           |  mprj_sel_o[1] = 3                                           
  mprj_sel_o[2] = 3                                           |  mprj_sel_o[2] = 3                                           
  mprj_sel_o[3] = 3                                           |  mprj_sel_o[3] = 3                                           
  mprj_stb_o = 2                                              |  mprj_stb_o = 2                                              
  mprj_wb_iena = 2                                            |  mprj_wb_iena = 2                                            
  mprj_we_o = 3                                               |  mprj_we_o = 3                                               
  qspi_enabled = 2                                            |  qspi_enabled = 2                                            
  ser_rx = 2                                                  |  ser_rx = 2                                                  
  ser_tx = 2                                                  |  ser_tx = 2                                                  
  spi_csb = 2                                                 |  spi_csb = 2                                                 
  spi_enabled = 2                                             |  spi_enabled = 2                                             
  spi_sck = 2                                                 |  spi_sck = 2                                                 
  spi_sdi = 2                                                 |  spi_sdi = 2                                                 
  spi_sdo = 2                                                 |  spi_sdo = 2                                                 
  spi_sdoenb = 2                                              |  spi_sdoenb = 2                                              
  sram_ro_addr[0] = 2                                         |  sram_ro_addr[0] = 2                                         
  sram_ro_addr[1] = 2                                         |  sram_ro_addr[1] = 2                                         
  sram_ro_addr[2] = 2                                         |  sram_ro_addr[2] = 2                                         
  sram_ro_addr[3] = 2                                         |  sram_ro_addr[3] = 2                                         
  sram_ro_addr[4] = 2                                         |  sram_ro_addr[4] = 2                                         
  sram_ro_addr[5] = 2                                         |  sram_ro_addr[5] = 2                                         
  sram_ro_addr[6] = 2                                         |  sram_ro_addr[6] = 2                                         
  sram_ro_addr[7] = 2                                         |  sram_ro_addr[7] = 2                                         
  sram_ro_clk = 2                                             |  sram_ro_clk = 2                                             
  sram_ro_csb = 2                                             |  sram_ro_csb = 2                                             
  sram_ro_data[0] = 2                                         |  sram_ro_data[0] = 2                                         
  sram_ro_data[10] = 2                                        |  sram_ro_data[10] = 2                                        
  sram_ro_data[11] = 2                                        |  sram_ro_data[11] = 2                                        
  sram_ro_data[12] = 2                                        |  sram_ro_data[12] = 2                                        
  sram_ro_data[13] = 2                                        |  sram_ro_data[13] = 2                                        
  sram_ro_data[14] = 2                                        |  sram_ro_data[14] = 2                                        
  sram_ro_data[15] = 2                                        |  sram_ro_data[15] = 2                                        
  sram_ro_data[16] = 2                                        |  sram_ro_data[16] = 2                                        
  sram_ro_data[17] = 2                                        |  sram_ro_data[17] = 2                                        
  sram_ro_data[18] = 2                                        |  sram_ro_data[18] = 2                                        
  sram_ro_data[19] = 2                                        |  sram_ro_data[19] = 2                                        
  sram_ro_data[1] = 2                                         |  sram_ro_data[1] = 2                                         
  sram_ro_data[20] = 2                                        |  sram_ro_data[20] = 2                                        
  sram_ro_data[21] = 2                                        |  sram_ro_data[21] = 2                                        
  sram_ro_data[22] = 2                                        |  sram_ro_data[22] = 2                                        
  sram_ro_data[23] = 2                                        |  sram_ro_data[23] = 2                                        
  sram_ro_data[24] = 2                                        |  sram_ro_data[24] = 2                                        
  sram_ro_data[25] = 2                                        |  sram_ro_data[25] = 2                                        
  sram_ro_data[26] = 2                                        |  sram_ro_data[26] = 2                                        
  sram_ro_data[27] = 2                                        |  sram_ro_data[27] = 2                                        
  sram_ro_data[28] = 2                                        |  sram_ro_data[28] = 2                                        
  sram_ro_data[29] = 2                                        |  sram_ro_data[29] = 2                                        
  sram_ro_data[2] = 2                                         |  sram_ro_data[2] = 2                                         
  sram_ro_data[30] = 2                                        |  sram_ro_data[30] = 2                                        
  sram_ro_data[31] = 2                                        |  sram_ro_data[31] = 2                                        
  sram_ro_data[3] = 2                                         |  sram_ro_data[3] = 2                                         
  sram_ro_data[4] = 2                                         |  sram_ro_data[4] = 2                                         
  sram_ro_data[5] = 2                                         |  sram_ro_data[5] = 2                                         
  sram_ro_data[6] = 2                                         |  sram_ro_data[6] = 2                                         
  sram_ro_data[7] = 2                                         |  sram_ro_data[7] = 2                                         
  sram_ro_data[8] = 2                                         |  sram_ro_data[8] = 2                                         
  sram_ro_data[9] = 2                                         |  sram_ro_data[9] = 2                                         
  trap = 2                                                    |  trap = 2                                                    
  uart_enabled = 2                                            |  uart_enabled = 2                                            
  user_irq_ena[0] = 2                                         |  user_irq_ena[0] = 2                                         
  user_irq_ena[1] = 2                                         |  user_irq_ena[1] = 2                                         
  user_irq_ena[2] = 2                                         |  user_irq_ena[2] = 2                                         
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: spare_logic_block_3                                 |Instance: \spare_logic[3]                                     
  spare_xfq[0] = 1                                            |  proxyspare_xfq[0] = 1                                       
  spare_xfq[1] = 1                                            |  proxyspare_xfq[1] = 1                                       
  spare_xfqn[0] = 1                                           |  proxyspare_xfqn[0] = 1                                      
  spare_xfqn[1] = 1                                           |  proxyspare_xfqn[1] = 1                                      
  spare_xi[0] = 1                                             |  proxyspare_xi[0] = 1                                        
  spare_xi[1] = 1                                             |  proxyspare_xi[1] = 1                                        
  spare_xi[2] = 1                                             |  proxyspare_xi[2] = 1                                        
  spare_xi[3] = 1                                             |  proxyspare_xi[3] = 1                                        
  spare_xib = 1                                               |  spare_xib = 1                                               
  spare_xmx[0] = 1                                            |  proxyspare_xmx[0] = 1                                       
  spare_xmx[1] = 1                                            |  proxyspare_xmx[1] = 1                                       
  spare_xna[0] = 1                                            |  proxyspare_xna[0] = 1                                       
  spare_xna[1] = 1                                            |  proxyspare_xna[1] = 1                                       
  spare_xno[0] = 1                                            |  proxyspare_xno[0] = 1                                       
  spare_xno[1] = 1                                            |  proxyspare_xno[1] = 1                                       
  spare_xz[0] = 1                                             |  proxyspare_xz[0] = 1                                        
  spare_xz[10] = 1                                            |  proxyspare_xz[10] = 1                                       
  spare_xz[11] = 1                                            |  proxyspare_xz[11] = 1                                       
  spare_xz[12] = 1                                            |  proxyspare_xz[12] = 1                                       
  spare_xz[13] = 1                                            |  proxyspare_xz[13] = 1                                       
  spare_xz[14] = 1                                            |  proxyspare_xz[14] = 1                                       
  spare_xz[15] = 1                                            |  proxyspare_xz[15] = 1                                       
  spare_xz[16] = 1                                            |  proxyspare_xz[16] = 1                                       
  spare_xz[17] = 1                                            |  proxyspare_xz[17] = 1                                       
  spare_xz[18] = 1                                            |  proxyspare_xz[18] = 1                                       
  spare_xz[19] = 1                                            |  proxyspare_xz[19] = 1                                       
  spare_xz[1] = 1                                             |  proxyspare_xz[1] = 1                                        
  spare_xz[20] = 1                                            |  proxyspare_xz[20] = 1                                       
  spare_xz[21] = 1                                            |  proxyspare_xz[21] = 1                                       
  spare_xz[22] = 1                                            |  proxyspare_xz[22] = 1                                       
  spare_xz[23] = 1                                            |  proxyspare_xz[23] = 1                                       
  spare_xz[24] = 1                                            |  proxyspare_xz[24] = 1                                       
  spare_xz[25] = 1                                            |  proxyspare_xz[25] = 1                                       
  spare_xz[26] = 1                                            |  proxyspare_xz[26] = 1                                       
  spare_xz[2] = 1                                             |  proxyspare_xz[2] = 1                                        
  spare_xz[3] = 1                                             |  proxyspare_xz[3] = 1                                        
  spare_xz[4] = 1                                             |  proxyspare_xz[4] = 1                                        
  spare_xz[5] = 1                                             |  proxyspare_xz[5] = 1                                        
  spare_xz[6] = 1                                             |  proxyspare_xz[6] = 1                                        
  spare_xz[7] = 1                                             |  proxyspare_xz[7] = 1                                        
  spare_xz[8] = 1                                             |  proxyspare_xz[8] = 1                                        
  spare_xz[9] = 1                                             |  proxyspare_xz[9] = 1                                        
  vssd = 121                                                  |  vssd = 89                                                   
  vccd = 104                                                  |  vccd = 89                                                   
  proxyspare_xz = 1                                           |  spare_xz = 1                                                
  proxyspare_xi = 1                                           |  spare_xi = 1                                                
  proxyspare_xna = 1                                          |  spare_xna = 1                                               
  proxyspare_xno = 1                                          |  spare_xno = 1                                               
  proxyspare_xmx = 1                                          |  spare_xmx = 1                                               
  proxyspare_xfq = 1                                          |  spare_xfq = 1                                               
  proxyspare_xfqn = 1                                         |  spare_xfqn = 1                                              
                                                              |                                                              
Instance: spare_logic_block_2                                 |Instance: \spare_logic[2]                                     
  spare_xfq[0] = 1                                            |  proxyspare_xfq[0] = 1                                       
  spare_xfq[1] = 1                                            |  proxyspare_xfq[1] = 1                                       
  spare_xfqn[0] = 1                                           |  proxyspare_xfqn[0] = 1                                      
  spare_xfqn[1] = 1                                           |  proxyspare_xfqn[1] = 1                                      
  spare_xi[0] = 1                                             |  proxyspare_xi[0] = 1                                        
  spare_xi[1] = 1                                             |  proxyspare_xi[1] = 1                                        
  spare_xi[2] = 1                                             |  proxyspare_xi[2] = 1                                        
  spare_xi[3] = 1                                             |  proxyspare_xi[3] = 1                                        
  spare_xib = 1                                               |  spare_xib = 1                                               
  spare_xmx[0] = 1                                            |  proxyspare_xmx[0] = 1                                       
  spare_xmx[1] = 1                                            |  proxyspare_xmx[1] = 1                                       
  spare_xna[0] = 1                                            |  proxyspare_xna[0] = 1                                       
  spare_xna[1] = 1                                            |  proxyspare_xna[1] = 1                                       
  spare_xno[0] = 1                                            |  proxyspare_xno[0] = 1                                       
  spare_xno[1] = 1                                            |  proxyspare_xno[1] = 1                                       
  spare_xz[0] = 1                                             |  proxyspare_xz[0] = 1                                        
  spare_xz[10] = 1                                            |  proxyspare_xz[10] = 1                                       
  spare_xz[11] = 1                                            |  proxyspare_xz[11] = 1                                       
  spare_xz[12] = 1                                            |  proxyspare_xz[12] = 1                                       
  spare_xz[13] = 1                                            |  proxyspare_xz[13] = 1                                       
  spare_xz[14] = 1                                            |  proxyspare_xz[14] = 1                                       
  spare_xz[15] = 1                                            |  proxyspare_xz[15] = 1                                       
  spare_xz[16] = 1                                            |  proxyspare_xz[16] = 1                                       
  spare_xz[17] = 1                                            |  proxyspare_xz[17] = 1                                       
  spare_xz[18] = 1                                            |  proxyspare_xz[18] = 1                                       
  spare_xz[19] = 1                                            |  proxyspare_xz[19] = 1                                       
  spare_xz[1] = 1                                             |  proxyspare_xz[1] = 1                                        
  spare_xz[20] = 1                                            |  proxyspare_xz[20] = 1                                       
  spare_xz[21] = 1                                            |  proxyspare_xz[21] = 1                                       
  spare_xz[22] = 1                                            |  proxyspare_xz[22] = 1                                       
  spare_xz[23] = 1                                            |  proxyspare_xz[23] = 1                                       
  spare_xz[24] = 1                                            |  proxyspare_xz[24] = 1                                       
  spare_xz[25] = 1                                            |  proxyspare_xz[25] = 1                                       
  spare_xz[26] = 1                                            |  proxyspare_xz[26] = 1                                       
  spare_xz[2] = 1                                             |  proxyspare_xz[2] = 1                                        
  spare_xz[3] = 1                                             |  proxyspare_xz[3] = 1                                        
  spare_xz[4] = 1                                             |  proxyspare_xz[4] = 1                                        
  spare_xz[5] = 1                                             |  proxyspare_xz[5] = 1                                        
  spare_xz[6] = 1                                             |  proxyspare_xz[6] = 1                                        
  spare_xz[7] = 1                                             |  proxyspare_xz[7] = 1                                        
  spare_xz[8] = 1                                             |  proxyspare_xz[8] = 1                                        
  spare_xz[9] = 1                                             |  proxyspare_xz[9] = 1                                        
  vssd = 121                                                  |  vssd = 89                                                   
  vccd = 104                                                  |  vccd = 89                                                   
  proxyspare_xz = 1                                           |  spare_xz = 1                                                
  proxyspare_xi = 1                                           |  spare_xi = 1                                                
  proxyspare_xna = 1                                          |  spare_xna = 1                                               
  proxyspare_xno = 1                                          |  spare_xno = 1                                               
  proxyspare_xmx = 1                                          |  spare_xmx = 1                                               
  proxyspare_xfq = 1                                          |  spare_xfq = 1                                               
  proxyspare_xfqn = 1                                         |  spare_xfqn = 1                                              
                                                              |                                                              
Instance: spare_logic_block_1                                 |Instance: \spare_logic[1]                                     
  spare_xfq[0] = 1                                            |  proxyspare_xfq[0] = 1                                       
  spare_xfq[1] = 1                                            |  proxyspare_xfq[1] = 1                                       
  spare_xfqn[0] = 1                                           |  proxyspare_xfqn[0] = 1                                      
  spare_xfqn[1] = 1                                           |  proxyspare_xfqn[1] = 1                                      
  spare_xi[0] = 1                                             |  proxyspare_xi[0] = 1                                        
  spare_xi[1] = 1                                             |  proxyspare_xi[1] = 1                                        
  spare_xi[2] = 1                                             |  proxyspare_xi[2] = 1                                        
  spare_xi[3] = 1                                             |  proxyspare_xi[3] = 1                                        
  spare_xib = 1                                               |  spare_xib = 1                                               
  spare_xmx[0] = 1                                            |  proxyspare_xmx[0] = 1                                       
  spare_xmx[1] = 1                                            |  proxyspare_xmx[1] = 1                                       
  spare_xna[0] = 1                                            |  proxyspare_xna[0] = 1                                       
  spare_xna[1] = 1                                            |  proxyspare_xna[1] = 1                                       
  spare_xno[0] = 1                                            |  proxyspare_xno[0] = 1                                       
  spare_xno[1] = 1                                            |  proxyspare_xno[1] = 1                                       
  spare_xz[0] = 1                                             |  proxyspare_xz[0] = 1                                        
  spare_xz[10] = 1                                            |  proxyspare_xz[10] = 1                                       
  spare_xz[11] = 1                                            |  proxyspare_xz[11] = 1                                       
  spare_xz[12] = 1                                            |  proxyspare_xz[12] = 1                                       
  spare_xz[13] = 1                                            |  proxyspare_xz[13] = 1                                       
  spare_xz[14] = 1                                            |  proxyspare_xz[14] = 1                                       
  spare_xz[15] = 1                                            |  proxyspare_xz[15] = 1                                       
  spare_xz[16] = 1                                            |  proxyspare_xz[16] = 1                                       
  spare_xz[17] = 1                                            |  proxyspare_xz[17] = 1                                       
  spare_xz[18] = 1                                            |  proxyspare_xz[18] = 1                                       
  spare_xz[19] = 1                                            |  proxyspare_xz[19] = 1                                       
  spare_xz[1] = 1                                             |  proxyspare_xz[1] = 1                                        
  spare_xz[20] = 1                                            |  proxyspare_xz[20] = 1                                       
  spare_xz[21] = 1                                            |  proxyspare_xz[21] = 1                                       
  spare_xz[22] = 1                                            |  proxyspare_xz[22] = 1                                       
  spare_xz[23] = 1                                            |  proxyspare_xz[23] = 1                                       
  spare_xz[24] = 1                                            |  proxyspare_xz[24] = 1                                       
  spare_xz[25] = 1                                            |  proxyspare_xz[25] = 1                                       
  spare_xz[26] = 1                                            |  proxyspare_xz[26] = 1                                       
  spare_xz[2] = 1                                             |  proxyspare_xz[2] = 1                                        
  spare_xz[3] = 1                                             |  proxyspare_xz[3] = 1                                        
  spare_xz[4] = 1                                             |  proxyspare_xz[4] = 1                                        
  spare_xz[5] = 1                                             |  proxyspare_xz[5] = 1                                        
  spare_xz[6] = 1                                             |  proxyspare_xz[6] = 1                                        
  spare_xz[7] = 1                                             |  proxyspare_xz[7] = 1                                        
  spare_xz[8] = 1                                             |  proxyspare_xz[8] = 1                                        
  spare_xz[9] = 1                                             |  proxyspare_xz[9] = 1                                        
  vssd = 121                                                  |  vssd = 89                                                   
  vccd = 104                                                  |  vccd = 89                                                   
  proxyspare_xz = 1                                           |  spare_xz = 1                                                
  proxyspare_xi = 1                                           |  spare_xi = 1                                                
  proxyspare_xna = 1                                          |  spare_xna = 1                                               
  proxyspare_xno = 1                                          |  spare_xno = 1                                               
  proxyspare_xmx = 1                                          |  spare_xmx = 1                                               
  proxyspare_xfq = 1                                          |  spare_xfq = 1                                               
  proxyspare_xfqn = 1                                         |  spare_xfqn = 1                                              
                                                              |                                                              
Instance: spare_logic_block_0                                 |Instance: \spare_logic[0]                                     
  spare_xfq[0] = 1                                            |  proxyspare_xfq[0] = 1                                       
  spare_xfq[1] = 1                                            |  proxyspare_xfq[1] = 1                                       
  spare_xfqn[0] = 1                                           |  proxyspare_xfqn[0] = 1                                      
  spare_xfqn[1] = 1                                           |  proxyspare_xfqn[1] = 1                                      
  spare_xi[0] = 1                                             |  proxyspare_xi[0] = 1                                        
  spare_xi[1] = 1                                             |  proxyspare_xi[1] = 1                                        
  spare_xi[2] = 1                                             |  proxyspare_xi[2] = 1                                        
  spare_xi[3] = 1                                             |  proxyspare_xi[3] = 1                                        
  spare_xib = 1                                               |  spare_xib = 1                                               
  spare_xmx[0] = 1                                            |  proxyspare_xmx[0] = 1                                       
  spare_xmx[1] = 1                                            |  proxyspare_xmx[1] = 1                                       
  spare_xna[0] = 1                                            |  proxyspare_xna[0] = 1                                       
  spare_xna[1] = 1                                            |  proxyspare_xna[1] = 1                                       
  spare_xno[0] = 1                                            |  proxyspare_xno[0] = 1                                       
  spare_xno[1] = 1                                            |  proxyspare_xno[1] = 1                                       
  spare_xz[0] = 1                                             |  proxyspare_xz[0] = 1                                        
  spare_xz[10] = 1                                            |  proxyspare_xz[10] = 1                                       
  spare_xz[11] = 1                                            |  proxyspare_xz[11] = 1                                       
  spare_xz[12] = 1                                            |  proxyspare_xz[12] = 1                                       
  spare_xz[13] = 1                                            |  proxyspare_xz[13] = 1                                       
  spare_xz[14] = 1                                            |  proxyspare_xz[14] = 1                                       
  spare_xz[15] = 1                                            |  proxyspare_xz[15] = 1                                       
  spare_xz[16] = 1                                            |  proxyspare_xz[16] = 1                                       
  spare_xz[17] = 1                                            |  proxyspare_xz[17] = 1                                       
  spare_xz[18] = 1                                            |  proxyspare_xz[18] = 1                                       
  spare_xz[19] = 1                                            |  proxyspare_xz[19] = 1                                       
  spare_xz[1] = 1                                             |  proxyspare_xz[1] = 1                                        
  spare_xz[20] = 1                                            |  proxyspare_xz[20] = 1                                       
  spare_xz[21] = 1                                            |  proxyspare_xz[21] = 1                                       
  spare_xz[22] = 1                                            |  proxyspare_xz[22] = 1                                       
  spare_xz[23] = 1                                            |  proxyspare_xz[23] = 1                                       
  spare_xz[24] = 1                                            |  proxyspare_xz[24] = 1                                       
  spare_xz[25] = 1                                            |  proxyspare_xz[25] = 1                                       
  spare_xz[26] = 1                                            |  proxyspare_xz[26] = 1                                       
  spare_xz[2] = 1                                             |  proxyspare_xz[2] = 1                                        
  spare_xz[3] = 1                                             |  proxyspare_xz[3] = 1                                        
  spare_xz[4] = 1                                             |  proxyspare_xz[4] = 1                                        
  spare_xz[5] = 1                                             |  proxyspare_xz[5] = 1                                        
  spare_xz[6] = 1                                             |  proxyspare_xz[6] = 1                                        
  spare_xz[7] = 1                                             |  proxyspare_xz[7] = 1                                        
  spare_xz[8] = 1                                             |  proxyspare_xz[8] = 1                                        
  spare_xz[9] = 1                                             |  proxyspare_xz[9] = 1                                        
  vssd = 121                                                  |  vssd = 89                                                   
  vccd = 104                                                  |  vccd = 89                                                   
  proxyspare_xz = 1                                           |  spare_xz = 1                                                
  proxyspare_xi = 1                                           |  spare_xi = 1                                                
  proxyspare_xna = 1                                          |  spare_xna = 1                                               
  proxyspare_xno = 1                                          |  spare_xno = 1                                               
  proxyspare_xmx = 1                                          |  spare_xmx = 1                                               
  proxyspare_xfq = 1                                          |  spare_xfq = 1                                               
  proxyspare_xfqn = 1                                         |  spare_xfqn = 1                                              
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: chip_iopadframe                                     |Instance: padframe                                            
  clock = 1                                                   |  clock = 1                                                   
  clock_core = 3                                              |  clock_core = 3                                              
  por = 2                                                     |  por = 2                                                     
  flash_clk = 1                                               |  flash_clk = 1                                               
  flash_clk_core = 2                                          |  flash_clk_core = 2                                          
  flash_clk_ieb_core = 1                                      |  flash_clk_ieb_core = 1                                      
  flash_clk_oeb_core = 2                                      |  flash_clk_oeb_core = 2                                      
  flash_csb = 1                                               |  flash_csb = 1                                               
  flash_csb_core = 2                                          |  flash_csb_core = 2                                          
  flash_csb_ieb_core = 1                                      |  flash_csb_ieb_core = 1                                      
  flash_csb_oeb_core = 2                                      |  flash_csb_oeb_core = 2                                      
  flash_io0 = 1                                               |  flash_io0 = 1                                               
  flash_io0_di_core = 2                                       |  flash_io0_di_core = 2                                       
  flash_io0_do_core = 2                                       |  flash_io0_do_core = 2                                       
  flash_io0_oeb_core = 2                                      |  flash_io0_oeb_core = 2                                      
  flash_io1 = 1                                               |  flash_io1 = 1                                               
  flash_io1_di_core = 2                                       |  flash_io1_di_core = 2                                       
  flash_io1_do_core = 2                                       |  flash_io1_do_core = 2                                       
  flash_io1_oeb_core = 2                                      |  flash_io1_oeb_core = 2                                      
  gpio = 1                                                    |  gpio = 1                                                    
  gpio_in_core = 2                                            |  gpio_in_core = 2                                            
  gpio_inenb_core = 2                                         |  gpio_inenb_core = 2                                         
  gpio_mode0_core = 2                                         |  gpio_mode0_core = 2                                         
  gpio_mode1_core = 2                                         |  gpio_mode1_core = 2                                         
  gpio_out_core = 2                                           |  gpio_out_core = 2                                           
  gpio_outenb_core = 2                                        |  gpio_outenb_core = 2                                        
  vccd_pad = 1                                                |  vccd_pad = 1                                                
  vdda_pad = 1                                                |  vdda_pad = 1                                                
  vddio_pad = 1                                               |  vddio_pad = 1                                               
  vddio_pad2 = 1                                              |  vddio_pad2 = 1                                              
  vssa_pad = 1                                                |  vssa_pad = 1                                                
  vssd_pad = 1                                                |  vssd_pad = 1                                                
  vssio_pad = 1                                               |  vssio_pad = 1                                               
  vssio_pad2 = 1                                              |  vssio_pad2 = 1                                              
  mprj_io[0] = 1                                              |  mprj_io[0] = 1                                              
  mprj_io_analog_en[0] = 2                                    |  mprj_io_analog_en[0] = 2                                    
  mprj_io_analog_pol[0] = 2                                   |  mprj_io_analog_pol[0] = 2                                   
  mprj_io_analog_sel[0] = 2                                   |  mprj_io_analog_sel[0] = 2                                   
  mprj_io_dm[0] = 2                                           |  mprj_io_dm[0] = 2                                           
  mprj_io_dm[1] = 2                                           |  mprj_io_dm[1] = 2                                           
  mprj_io_dm[2] = 2                                           |  mprj_io_dm[2] = 2                                           
  mprj_io_holdover[0] = 2                                     |  mprj_io_holdover[0] = 2                                     
  mprj_io_ib_mode_sel[0] = 2                                  |  mprj_io_ib_mode_sel[0] = 2                                  
  mprj_io_inp_dis[0] = 2                                      |  mprj_io_inp_dis[0] = 2                                      
  mprj_io_oeb[0] = 2                                          |  mprj_io_oeb[0] = 2                                          
  mprj_io_out[0] = 2                                          |  mprj_io_out[0] = 2                                          
  mprj_io_slow_sel[0] = 2                                     |  mprj_io_slow_sel[0] = 2                                     
  mprj_io_vtrip_sel[0] = 2                                    |  mprj_io_vtrip_sel[0] = 2                                    
  mprj_io_in[0] = 2                                           |  mprj_io_in[0] = 2                                           
  mprj_analog_io[3] = 2                                       |  mprj_analog_io[3] = 2                                       
  mprj_io[10] = 1                                             |  mprj_io[10] = 1                                             
  mprj_io_analog_en[10] = 2                                   |  mprj_io_analog_en[10] = 2                                   
  mprj_io_analog_pol[10] = 2                                  |  mprj_io_analog_pol[10] = 2                                  
  mprj_io_analog_sel[10] = 2                                  |  mprj_io_analog_sel[10] = 2                                  
  mprj_io_dm[30] = 2                                          |  mprj_io_dm[30] = 2                                          
  mprj_io_dm[31] = 2                                          |  mprj_io_dm[31] = 2                                          
  mprj_io_dm[32] = 2                                          |  mprj_io_dm[32] = 2                                          
  mprj_io_holdover[10] = 2                                    |  mprj_io_holdover[10] = 2                                    
  mprj_io_ib_mode_sel[10] = 2                                 |  mprj_io_ib_mode_sel[10] = 2                                 
  mprj_io_inp_dis[10] = 2                                     |  mprj_io_inp_dis[10] = 2                                     
  mprj_io_oeb[10] = 2                                         |  mprj_io_oeb[10] = 2                                         
  mprj_io_out[10] = 2                                         |  mprj_io_out[10] = 2                                         
  mprj_io_slow_sel[10] = 2                                    |  mprj_io_slow_sel[10] = 2                                    
  mprj_io_vtrip_sel[10] = 2                                   |  mprj_io_vtrip_sel[10] = 2                                   
  mprj_io_in[10] = 2                                          |  mprj_io_in[10] = 2                                          
  mprj_analog_io[4] = 2                                       |  mprj_analog_io[4] = 2                                       
  mprj_io[11] = 1                                             |  mprj_io[11] = 1                                             
  mprj_io_analog_en[11] = 2                                   |  mprj_io_analog_en[11] = 2                                   
  mprj_io_analog_pol[11] = 2                                  |  mprj_io_analog_pol[11] = 2                                  
  mprj_io_analog_sel[11] = 2                                  |  mprj_io_analog_sel[11] = 2                                  
  mprj_io_dm[33] = 2                                          |  mprj_io_dm[33] = 2                                          
  mprj_io_dm[34] = 2                                          |  mprj_io_dm[34] = 2                                          
  mprj_io_dm[35] = 2                                          |  mprj_io_dm[35] = 2                                          
  mprj_io_holdover[11] = 2                                    |  mprj_io_holdover[11] = 2                                    
  mprj_io_ib_mode_sel[11] = 2                                 |  mprj_io_ib_mode_sel[11] = 2                                 
  mprj_io_inp_dis[11] = 2                                     |  mprj_io_inp_dis[11] = 2                                     
  mprj_io_oeb[11] = 2                                         |  mprj_io_oeb[11] = 2                                         
  mprj_io_out[11] = 2                                         |  mprj_io_out[11] = 2                                         
  mprj_io_slow_sel[11] = 2                                    |  mprj_io_slow_sel[11] = 2                                    
  mprj_io_vtrip_sel[11] = 2                                   |  mprj_io_vtrip_sel[11] = 2                                   
  mprj_io_in[11] = 2                                          |  mprj_io_in[11] = 2                                          
  mprj_analog_io[5] = 2                                       |  mprj_analog_io[5] = 2                                       
  mprj_io[12] = 1                                             |  mprj_io[12] = 1                                             
  mprj_io_analog_en[12] = 2                                   |  mprj_io_analog_en[12] = 2                                   
  mprj_io_analog_pol[12] = 2                                  |  mprj_io_analog_pol[12] = 2                                  
  mprj_io_analog_sel[12] = 2                                  |  mprj_io_analog_sel[12] = 2                                  
  mprj_io_dm[36] = 2                                          |  mprj_io_dm[36] = 2                                          
  mprj_io_dm[37] = 2                                          |  mprj_io_dm[37] = 2                                          
  mprj_io_dm[38] = 2                                          |  mprj_io_dm[38] = 2                                          
  mprj_io_holdover[12] = 2                                    |  mprj_io_holdover[12] = 2                                    
  mprj_io_ib_mode_sel[12] = 2                                 |  mprj_io_ib_mode_sel[12] = 2                                 
  mprj_io_inp_dis[12] = 2                                     |  mprj_io_inp_dis[12] = 2                                     
  mprj_io_oeb[12] = 2                                         |  mprj_io_oeb[12] = 2                                         
  mprj_io_out[12] = 2                                         |  mprj_io_out[12] = 2                                         
  mprj_io_slow_sel[12] = 2                                    |  mprj_io_slow_sel[12] = 2                                    
  mprj_io_vtrip_sel[12] = 2                                   |  mprj_io_vtrip_sel[12] = 2                                   
  mprj_io_in[12] = 2                                          |  mprj_io_in[12] = 2                                          
  mprj_analog_io[6] = 2                                       |  mprj_analog_io[6] = 2                                       
  mprj_io[13] = 1                                             |  mprj_io[13] = 1                                             
  mprj_io_analog_en[13] = 2                                   |  mprj_io_analog_en[13] = 2                                   
  mprj_io_analog_pol[13] = 2                                  |  mprj_io_analog_pol[13] = 2                                  
  mprj_io_analog_sel[13] = 2                                  |  mprj_io_analog_sel[13] = 2                                  
  mprj_io_dm[39] = 2                                          |  mprj_io_dm[39] = 2                                          
  mprj_io_dm[40] = 2                                          |  mprj_io_dm[40] = 2                                          
  mprj_io_dm[41] = 2                                          |  mprj_io_dm[41] = 2                                          
  mprj_io_holdover[13] = 2                                    |  mprj_io_holdover[13] = 2                                    
  mprj_io_ib_mode_sel[13] = 2                                 |  mprj_io_ib_mode_sel[13] = 2                                 
  mprj_io_inp_dis[13] = 2                                     |  mprj_io_inp_dis[13] = 2                                     
  mprj_io_oeb[13] = 2                                         |  mprj_io_oeb[13] = 2                                         
  mprj_io_out[13] = 2                                         |  mprj_io_out[13] = 2                                         
  mprj_io_slow_sel[13] = 2                                    |  mprj_io_slow_sel[13] = 2                                    
  mprj_io_vtrip_sel[13] = 2                                   |  mprj_io_vtrip_sel[13] = 2                                   
  mprj_io_in[13] = 2                                          |  mprj_io_in[13] = 2                                          
  mprj_analog_io[7] = 2                                       |  mprj_analog_io[7] = 2                                       
  mprj_io[14] = 1                                             |  mprj_io[14] = 1                                             
  mprj_io_analog_en[14] = 2                                   |  mprj_io_analog_en[14] = 2                                   
  mprj_io_analog_pol[14] = 2                                  |  mprj_io_analog_pol[14] = 2                                  
  mprj_io_analog_sel[14] = 2                                  |  mprj_io_analog_sel[14] = 2                                  
  mprj_io_dm[42] = 2                                          |  mprj_io_dm[42] = 2                                          
  mprj_io_dm[43] = 2                                          |  mprj_io_dm[43] = 2                                          
  mprj_io_dm[44] = 2                                          |  mprj_io_dm[44] = 2                                          
  mprj_io_holdover[14] = 2                                    |  mprj_io_holdover[14] = 2                                    
  mprj_io_ib_mode_sel[14] = 2                                 |  mprj_io_ib_mode_sel[14] = 2                                 
  mprj_io_inp_dis[14] = 2                                     |  mprj_io_inp_dis[14] = 2                                     
  mprj_io_oeb[14] = 2                                         |  mprj_io_oeb[14] = 2                                         
  mprj_io_out[14] = 2                                         |  mprj_io_out[14] = 2                                         
  mprj_io_slow_sel[14] = 2                                    |  mprj_io_slow_sel[14] = 2                                    
  mprj_io_vtrip_sel[14] = 2                                   |  mprj_io_vtrip_sel[14] = 2                                   
  mprj_io_in[14] = 2                                          |  mprj_io_in[14] = 2                                          
  mprj_analog_io[8] = 2                                       |  mprj_analog_io[8] = 2                                       
  mprj_io[15] = 1                                             |  mprj_io[15] = 1                                             
  mprj_io_analog_en[15] = 2                                   |  mprj_io_analog_en[15] = 2                                   
  mprj_io_analog_pol[15] = 2                                  |  mprj_io_analog_pol[15] = 2                                  
  mprj_io_analog_sel[15] = 2                                  |  mprj_io_analog_sel[15] = 2                                  
  mprj_io_dm[45] = 2                                          |  mprj_io_dm[45] = 2                                          
  mprj_io_dm[46] = 2                                          |  mprj_io_dm[46] = 2                                          
  mprj_io_dm[47] = 2                                          |  mprj_io_dm[47] = 2                                          
  mprj_io_holdover[15] = 2                                    |  mprj_io_holdover[15] = 2                                    
  mprj_io_ib_mode_sel[15] = 2                                 |  mprj_io_ib_mode_sel[15] = 2                                 
  mprj_io_inp_dis[15] = 2                                     |  mprj_io_inp_dis[15] = 2                                     
  mprj_io_oeb[15] = 2                                         |  mprj_io_oeb[15] = 2                                         
  mprj_io_out[15] = 2                                         |  mprj_io_out[15] = 2                                         
  mprj_io_slow_sel[15] = 2                                    |  mprj_io_slow_sel[15] = 2                                    
  mprj_io_vtrip_sel[15] = 2                                   |  mprj_io_vtrip_sel[15] = 2                                   
  mprj_io_in[15] = 2                                          |  mprj_io_in[15] = 2                                          
  mprj_analog_io[9] = 2                                       |  mprj_analog_io[9] = 2                                       
  mprj_io[16] = 1                                             |  mprj_io[16] = 1                                             
  mprj_io_analog_en[16] = 2                                   |  mprj_io_analog_en[16] = 2                                   
  mprj_io_analog_pol[16] = 2                                  |  mprj_io_analog_pol[16] = 2                                  
  mprj_io_analog_sel[16] = 2                                  |  mprj_io_analog_sel[16] = 2                                  
  mprj_io_dm[48] = 2                                          |  mprj_io_dm[48] = 2                                          
  mprj_io_dm[49] = 2                                          |  mprj_io_dm[49] = 2                                          
  mprj_io_dm[50] = 2                                          |  mprj_io_dm[50] = 2                                          
  mprj_io_holdover[16] = 2                                    |  mprj_io_holdover[16] = 2                                    
  mprj_io_ib_mode_sel[16] = 2                                 |  mprj_io_ib_mode_sel[16] = 2                                 
  mprj_io_inp_dis[16] = 2                                     |  mprj_io_inp_dis[16] = 2                                     
  mprj_io_oeb[16] = 2                                         |  mprj_io_oeb[16] = 2                                         
  mprj_io_out[16] = 2                                         |  mprj_io_out[16] = 2                                         
  mprj_io_slow_sel[16] = 2                                    |  mprj_io_slow_sel[16] = 2                                    
  mprj_io_vtrip_sel[16] = 2                                   |  mprj_io_vtrip_sel[16] = 2                                   
  mprj_io_in[16] = 2                                          |  mprj_io_in[16] = 2                                          
  mprj_analog_io[10] = 2                                      |  mprj_analog_io[10] = 2                                      
  mprj_io[17] = 1                                             |  mprj_io[17] = 1                                             
  mprj_io_analog_en[17] = 2                                   |  mprj_io_analog_en[17] = 2                                   
  mprj_io_analog_pol[17] = 2                                  |  mprj_io_analog_pol[17] = 2                                  
  mprj_io_analog_sel[17] = 2                                  |  mprj_io_analog_sel[17] = 2                                  
  mprj_io_dm[51] = 2                                          |  mprj_io_dm[51] = 2                                          
  mprj_io_dm[52] = 2                                          |  mprj_io_dm[52] = 2                                          
  mprj_io_dm[53] = 2                                          |  mprj_io_dm[53] = 2                                          
  mprj_io_holdover[17] = 2                                    |  mprj_io_holdover[17] = 2                                    
  mprj_io_ib_mode_sel[17] = 2                                 |  mprj_io_ib_mode_sel[17] = 2                                 
  mprj_io_inp_dis[17] = 2                                     |  mprj_io_inp_dis[17] = 2                                     
  mprj_io_oeb[17] = 2                                         |  mprj_io_oeb[17] = 2                                         
  mprj_io_out[17] = 2                                         |  mprj_io_out[17] = 2                                         
  mprj_io_slow_sel[17] = 2                                    |  mprj_io_slow_sel[17] = 2                                    
  mprj_io_vtrip_sel[17] = 2                                   |  mprj_io_vtrip_sel[17] = 2                                   
  mprj_io_in[17] = 2                                          |  mprj_io_in[17] = 2                                          
  mprj_analog_io[11] = 2                                      |  mprj_analog_io[11] = 2                                      
  mprj_io[18] = 1                                             |  mprj_io[18] = 1                                             
  mprj_io_analog_en[18] = 2                                   |  mprj_io_analog_en[18] = 2                                   
  mprj_io_analog_pol[18] = 2                                  |  mprj_io_analog_pol[18] = 2                                  
  mprj_io_analog_sel[18] = 2                                  |  mprj_io_analog_sel[18] = 2                                  
  mprj_io_dm[54] = 2                                          |  mprj_io_dm[54] = 2                                          
  mprj_io_dm[55] = 2                                          |  mprj_io_dm[55] = 2                                          
  mprj_io_dm[56] = 2                                          |  mprj_io_dm[56] = 2                                          
  mprj_io_holdover[18] = 2                                    |  mprj_io_holdover[18] = 2                                    
  mprj_io_ib_mode_sel[18] = 2                                 |  mprj_io_ib_mode_sel[18] = 2                                 
  mprj_io_inp_dis[18] = 2                                     |  mprj_io_inp_dis[18] = 2                                     
  mprj_io_oeb[18] = 2                                         |  mprj_io_oeb[18] = 2                                         
  mprj_io_out[18] = 2                                         |  mprj_io_out[18] = 2                                         
  mprj_io_slow_sel[18] = 2                                    |  mprj_io_slow_sel[18] = 2                                    
  mprj_io_vtrip_sel[18] = 2                                   |  mprj_io_vtrip_sel[18] = 2                                   
  mprj_io_in[18] = 2                                          |  mprj_io_in[18] = 2                                          
  mprj_io[1] = 1                                              |  mprj_io[1] = 1                                              
  mprj_io_analog_en[1] = 2                                    |  mprj_io_analog_en[1] = 2                                    
  mprj_io_analog_pol[1] = 2                                   |  mprj_io_analog_pol[1] = 2                                   
  mprj_io_analog_sel[1] = 2                                   |  mprj_io_analog_sel[1] = 2                                   
  mprj_io_dm[3] = 2                                           |  mprj_io_dm[3] = 2                                           
  mprj_io_dm[4] = 2                                           |  mprj_io_dm[4] = 2                                           
  mprj_io_dm[5] = 2                                           |  mprj_io_dm[5] = 2                                           
  mprj_io_holdover[1] = 2                                     |  mprj_io_holdover[1] = 2                                     
  mprj_io_ib_mode_sel[1] = 2                                  |  mprj_io_ib_mode_sel[1] = 2                                  
  mprj_io_inp_dis[1] = 2                                      |  mprj_io_inp_dis[1] = 2                                      
  mprj_io_oeb[1] = 2                                          |  mprj_io_oeb[1] = 2                                          
  mprj_io_out[1] = 2                                          |  mprj_io_out[1] = 2                                          
  mprj_io_slow_sel[1] = 2                                     |  mprj_io_slow_sel[1] = 2                                     
  mprj_io_vtrip_sel[1] = 2                                    |  mprj_io_vtrip_sel[1] = 2                                    
  mprj_io_in[1] = 2                                           |  mprj_io_in[1] = 2                                           
  mprj_io[2] = 1                                              |  mprj_io[2] = 1                                              
  mprj_io_analog_en[2] = 2                                    |  mprj_io_analog_en[2] = 2                                    
  mprj_io_analog_pol[2] = 2                                   |  mprj_io_analog_pol[2] = 2                                   
  mprj_io_analog_sel[2] = 2                                   |  mprj_io_analog_sel[2] = 2                                   
  mprj_io_dm[6] = 2                                           |  mprj_io_dm[6] = 2                                           
  mprj_io_dm[7] = 2                                           |  mprj_io_dm[7] = 2                                           
  mprj_io_dm[8] = 2                                           |  mprj_io_dm[8] = 2                                           
  mprj_io_holdover[2] = 2                                     |  mprj_io_holdover[2] = 2                                     
  mprj_io_ib_mode_sel[2] = 2                                  |  mprj_io_ib_mode_sel[2] = 2                                  
  mprj_io_inp_dis[2] = 2                                      |  mprj_io_inp_dis[2] = 2                                      
  mprj_io_oeb[2] = 2                                          |  mprj_io_oeb[2] = 2                                          
  mprj_io_out[2] = 2                                          |  mprj_io_out[2] = 2                                          
  mprj_io_slow_sel[2] = 2                                     |  mprj_io_slow_sel[2] = 2                                     
  mprj_io_vtrip_sel[2] = 2                                    |  mprj_io_vtrip_sel[2] = 2                                    
  mprj_io_in[2] = 2                                           |  mprj_io_in[2] = 2                                           
  mprj_io[3] = 1                                              |  mprj_io[3] = 1                                              
  mprj_io_analog_en[3] = 2                                    |  mprj_io_analog_en[3] = 2                                    
  mprj_io_analog_pol[3] = 2                                   |  mprj_io_analog_pol[3] = 2                                   
  mprj_io_analog_sel[3] = 2                                   |  mprj_io_analog_sel[3] = 2                                   
  mprj_io_dm[10] = 2                                          |  mprj_io_dm[10] = 2                                          
  mprj_io_dm[11] = 2                                          |  mprj_io_dm[11] = 2                                          
  mprj_io_dm[9] = 2                                           |  mprj_io_dm[9] = 2                                           
  mprj_io_holdover[3] = 2                                     |  mprj_io_holdover[3] = 2                                     
  mprj_io_ib_mode_sel[3] = 2                                  |  mprj_io_ib_mode_sel[3] = 2                                  
  mprj_io_inp_dis[3] = 2                                      |  mprj_io_inp_dis[3] = 2                                      
  mprj_io_oeb[3] = 2                                          |  mprj_io_oeb[3] = 2                                          
  mprj_io_out[3] = 2                                          |  mprj_io_out[3] = 2                                          
  mprj_io_slow_sel[3] = 2                                     |  mprj_io_slow_sel[3] = 2                                     
  mprj_io_vtrip_sel[3] = 2                                    |  mprj_io_vtrip_sel[3] = 2                                    
  mprj_io_in[3] = 2                                           |  mprj_io_in[3] = 2                                           
  mprj_io[4] = 1                                              |  mprj_io[4] = 1                                              
  mprj_io_analog_en[4] = 2                                    |  mprj_io_analog_en[4] = 2                                    
  mprj_io_analog_pol[4] = 2                                   |  mprj_io_analog_pol[4] = 2                                   
  mprj_io_analog_sel[4] = 2                                   |  mprj_io_analog_sel[4] = 2                                   
  mprj_io_dm[12] = 2                                          |  mprj_io_dm[12] = 2                                          
  mprj_io_dm[13] = 2                                          |  mprj_io_dm[13] = 2                                          
  mprj_io_dm[14] = 2                                          |  mprj_io_dm[14] = 2                                          
  mprj_io_holdover[4] = 2                                     |  mprj_io_holdover[4] = 2                                     
  mprj_io_ib_mode_sel[4] = 2                                  |  mprj_io_ib_mode_sel[4] = 2                                  
  mprj_io_inp_dis[4] = 2                                      |  mprj_io_inp_dis[4] = 2                                      
  mprj_io_oeb[4] = 2                                          |  mprj_io_oeb[4] = 2                                          
  mprj_io_out[4] = 2                                          |  mprj_io_out[4] = 2                                          
  mprj_io_slow_sel[4] = 2                                     |  mprj_io_slow_sel[4] = 2                                     
  mprj_io_vtrip_sel[4] = 2                                    |  mprj_io_vtrip_sel[4] = 2                                    
  mprj_io_in[4] = 2                                           |  mprj_io_in[4] = 2                                           
  mprj_io[5] = 1                                              |  mprj_io[5] = 1                                              
  mprj_io_analog_en[5] = 2                                    |  mprj_io_analog_en[5] = 2                                    
  mprj_io_analog_pol[5] = 2                                   |  mprj_io_analog_pol[5] = 2                                   
  mprj_io_analog_sel[5] = 2                                   |  mprj_io_analog_sel[5] = 2                                   
  mprj_io_dm[15] = 2                                          |  mprj_io_dm[15] = 2                                          
  mprj_io_dm[16] = 2                                          |  mprj_io_dm[16] = 2                                          
  mprj_io_dm[17] = 2                                          |  mprj_io_dm[17] = 2                                          
  mprj_io_holdover[5] = 2                                     |  mprj_io_holdover[5] = 2                                     
  mprj_io_ib_mode_sel[5] = 2                                  |  mprj_io_ib_mode_sel[5] = 2                                  
  mprj_io_inp_dis[5] = 2                                      |  mprj_io_inp_dis[5] = 2                                      
  mprj_io_oeb[5] = 2                                          |  mprj_io_oeb[5] = 2                                          
  mprj_io_out[5] = 2                                          |  mprj_io_out[5] = 2                                          
  mprj_io_slow_sel[5] = 2                                     |  mprj_io_slow_sel[5] = 2                                     
  mprj_io_vtrip_sel[5] = 2                                    |  mprj_io_vtrip_sel[5] = 2                                    
  mprj_io_in[5] = 2                                           |  mprj_io_in[5] = 2                                           
  mprj_io[6] = 1                                              |  mprj_io[6] = 1                                              
  mprj_io_analog_en[6] = 2                                    |  mprj_io_analog_en[6] = 2                                    
  mprj_io_analog_pol[6] = 2                                   |  mprj_io_analog_pol[6] = 2                                   
  mprj_io_analog_sel[6] = 2                                   |  mprj_io_analog_sel[6] = 2                                   
  mprj_io_dm[18] = 2                                          |  mprj_io_dm[18] = 2                                          
  mprj_io_dm[19] = 2                                          |  mprj_io_dm[19] = 2                                          
  mprj_io_dm[20] = 2                                          |  mprj_io_dm[20] = 2                                          
  mprj_io_holdover[6] = 2                                     |  mprj_io_holdover[6] = 2                                     
  mprj_io_ib_mode_sel[6] = 2                                  |  mprj_io_ib_mode_sel[6] = 2                                  
  mprj_io_inp_dis[6] = 2                                      |  mprj_io_inp_dis[6] = 2                                      
  mprj_io_oeb[6] = 2                                          |  mprj_io_oeb[6] = 2                                          
  mprj_io_out[6] = 2                                          |  mprj_io_out[6] = 2                                          
  mprj_io_slow_sel[6] = 2                                     |  mprj_io_slow_sel[6] = 2                                     
  mprj_io_vtrip_sel[6] = 2                                    |  mprj_io_vtrip_sel[6] = 2                                    
  mprj_io_in[6] = 2                                           |  mprj_io_in[6] = 2                                           
  mprj_analog_io[0] = 2                                       |  mprj_analog_io[0] = 2                                       
  mprj_io[7] = 1                                              |  mprj_io[7] = 1                                              
  mprj_io_analog_en[7] = 2                                    |  mprj_io_analog_en[7] = 2                                    
  mprj_io_analog_pol[7] = 2                                   |  mprj_io_analog_pol[7] = 2                                   
  mprj_io_analog_sel[7] = 2                                   |  mprj_io_analog_sel[7] = 2                                   
  mprj_io_dm[21] = 2                                          |  mprj_io_dm[21] = 2                                          
  mprj_io_dm[22] = 2                                          |  mprj_io_dm[22] = 2                                          
  mprj_io_dm[23] = 2                                          |  mprj_io_dm[23] = 2                                          
  mprj_io_holdover[7] = 2                                     |  mprj_io_holdover[7] = 2                                     
  mprj_io_ib_mode_sel[7] = 2                                  |  mprj_io_ib_mode_sel[7] = 2                                  
  mprj_io_inp_dis[7] = 2                                      |  mprj_io_inp_dis[7] = 2                                      
  mprj_io_oeb[7] = 2                                          |  mprj_io_oeb[7] = 2                                          
  mprj_io_out[7] = 2                                          |  mprj_io_out[7] = 2                                          
  mprj_io_slow_sel[7] = 2                                     |  mprj_io_slow_sel[7] = 2                                     
  mprj_io_vtrip_sel[7] = 2                                    |  mprj_io_vtrip_sel[7] = 2                                    
  mprj_io_in[7] = 2                                           |  mprj_io_in[7] = 2                                           
  mprj_analog_io[1] = 2                                       |  mprj_analog_io[1] = 2                                       
  mprj_io[8] = 1                                              |  mprj_io[8] = 1                                              
  mprj_io_analog_en[8] = 2                                    |  mprj_io_analog_en[8] = 2                                    
  mprj_io_analog_pol[8] = 2                                   |  mprj_io_analog_pol[8] = 2                                   
  mprj_io_analog_sel[8] = 2                                   |  mprj_io_analog_sel[8] = 2                                   
  mprj_io_dm[24] = 2                                          |  mprj_io_dm[24] = 2                                          
  mprj_io_dm[25] = 2                                          |  mprj_io_dm[25] = 2                                          
  mprj_io_dm[26] = 2                                          |  mprj_io_dm[26] = 2                                          
  mprj_io_holdover[8] = 2                                     |  mprj_io_holdover[8] = 2                                     
  mprj_io_ib_mode_sel[8] = 2                                  |  mprj_io_ib_mode_sel[8] = 2                                  
  mprj_io_inp_dis[8] = 2                                      |  mprj_io_inp_dis[8] = 2                                      
  mprj_io_oeb[8] = 2                                          |  mprj_io_oeb[8] = 2                                          
  mprj_io_out[8] = 2                                          |  mprj_io_out[8] = 2                                          
  mprj_io_slow_sel[8] = 2                                     |  mprj_io_slow_sel[8] = 2                                     
  mprj_io_vtrip_sel[8] = 2                                    |  mprj_io_vtrip_sel[8] = 2                                    
  mprj_io_in[8] = 2                                           |  mprj_io_in[8] = 2                                           
  mprj_analog_io[2] = 2                                       |  mprj_analog_io[2] = 2                                       
  mprj_io[9] = 1                                              |  mprj_io[9] = 1                                              
  mprj_io_analog_en[9] = 2                                    |  mprj_io_analog_en[9] = 2                                    
  mprj_io_analog_pol[9] = 2                                   |  mprj_io_analog_pol[9] = 2                                   
  mprj_io_analog_sel[9] = 2                                   |  mprj_io_analog_sel[9] = 2                                   
  mprj_io_dm[27] = 2                                          |  mprj_io_dm[27] = 2                                          
  mprj_io_dm[28] = 2                                          |  mprj_io_dm[28] = 2                                          
  mprj_io_dm[29] = 2                                          |  mprj_io_dm[29] = 2                                          
  mprj_io_holdover[9] = 2                                     |  mprj_io_holdover[9] = 2                                     
  mprj_io_ib_mode_sel[9] = 2                                  |  mprj_io_ib_mode_sel[9] = 2                                  
  mprj_io_inp_dis[9] = 2                                      |  mprj_io_inp_dis[9] = 2                                      
  mprj_io_oeb[9] = 2                                          |  mprj_io_oeb[9] = 2                                          
  mprj_io_out[9] = 2                                          |  mprj_io_out[9] = 2                                          
  mprj_io_slow_sel[9] = 2                                     |  mprj_io_slow_sel[9] = 2                                     
  mprj_io_vtrip_sel[9] = 2                                    |  mprj_io_vtrip_sel[9] = 2                                    
  mprj_io_in[9] = 2                                           |  mprj_io_in[9] = 2                                           
  mprj_analog_io[12] = 2                                      |  mprj_analog_io[12] = 2                                      
  mprj_io[19] = 1                                             |  mprj_io[19] = 1                                             
  mprj_io_analog_en[19] = 2                                   |  mprj_io_analog_en[19] = 2                                   
  mprj_io_analog_pol[19] = 2                                  |  mprj_io_analog_pol[19] = 2                                  
  mprj_io_analog_sel[19] = 2                                  |  mprj_io_analog_sel[19] = 2                                  
  mprj_io_dm[57] = 2                                          |  mprj_io_dm[57] = 2                                          
  mprj_io_dm[58] = 2                                          |  mprj_io_dm[58] = 2                                          
  mprj_io_dm[59] = 2                                          |  mprj_io_dm[59] = 2                                          
  mprj_io_holdover[19] = 2                                    |  mprj_io_holdover[19] = 2                                    
  mprj_io_ib_mode_sel[19] = 2                                 |  mprj_io_ib_mode_sel[19] = 2                                 
  mprj_io_inp_dis[19] = 2                                     |  mprj_io_inp_dis[19] = 2                                     
  mprj_io_oeb[19] = 2                                         |  mprj_io_oeb[19] = 2                                         
  mprj_io_out[19] = 2                                         |  mprj_io_out[19] = 2                                         
  mprj_io_slow_sel[19] = 2                                    |  mprj_io_slow_sel[19] = 2                                    
  mprj_io_vtrip_sel[19] = 2                                   |  mprj_io_vtrip_sel[19] = 2                                   
  mprj_io_in[19] = 2                                          |  mprj_io_in[19] = 2                                          
  mprj_analog_io[22] = 2                                      |  mprj_analog_io[22] = 2                                      
  mprj_io[29] = 1                                             |  mprj_io[29] = 1                                             
  mprj_io_analog_en[29] = 2                                   |  mprj_io_analog_en[29] = 2                                   
  mprj_io_analog_pol[29] = 2                                  |  mprj_io_analog_pol[29] = 2                                  
  mprj_io_analog_sel[29] = 2                                  |  mprj_io_analog_sel[29] = 2                                  
  mprj_io_dm[87] = 2                                          |  mprj_io_dm[87] = 2                                          
  mprj_io_dm[88] = 2                                          |  mprj_io_dm[88] = 2                                          
  mprj_io_dm[89] = 2                                          |  mprj_io_dm[89] = 2                                          
  mprj_io_holdover[29] = 2                                    |  mprj_io_holdover[29] = 2                                    
  mprj_io_ib_mode_sel[29] = 2                                 |  mprj_io_ib_mode_sel[29] = 2                                 
  mprj_io_inp_dis[29] = 2                                     |  mprj_io_inp_dis[29] = 2                                     
  mprj_io_oeb[29] = 2                                         |  mprj_io_oeb[29] = 2                                         
  mprj_io_out[29] = 2                                         |  mprj_io_out[29] = 2                                         
  mprj_io_slow_sel[29] = 2                                    |  mprj_io_slow_sel[29] = 2                                    
  mprj_io_vtrip_sel[29] = 2                                   |  mprj_io_vtrip_sel[29] = 2                                   
  mprj_io_in[29] = 2                                          |  mprj_io_in[29] = 2                                          
  mprj_analog_io[23] = 2                                      |  mprj_analog_io[23] = 2                                      
  mprj_io[30] = 1                                             |  mprj_io[30] = 1                                             
  mprj_io_analog_en[30] = 2                                   |  mprj_io_analog_en[30] = 2                                   
  mprj_io_analog_pol[30] = 2                                  |  mprj_io_analog_pol[30] = 2                                  
  mprj_io_analog_sel[30] = 2                                  |  mprj_io_analog_sel[30] = 2                                  
  mprj_io_dm[90] = 2                                          |  mprj_io_dm[90] = 2                                          
  mprj_io_dm[91] = 2                                          |  mprj_io_dm[91] = 2                                          
  mprj_io_dm[92] = 2                                          |  mprj_io_dm[92] = 2                                          
  mprj_io_holdover[30] = 2                                    |  mprj_io_holdover[30] = 2                                    
  mprj_io_ib_mode_sel[30] = 2                                 |  mprj_io_ib_mode_sel[30] = 2                                 
  mprj_io_inp_dis[30] = 2                                     |  mprj_io_inp_dis[30] = 2                                     
  mprj_io_oeb[30] = 2                                         |  mprj_io_oeb[30] = 2                                         
  mprj_io_out[30] = 2                                         |  mprj_io_out[30] = 2                                         
  mprj_io_slow_sel[30] = 2                                    |  mprj_io_slow_sel[30] = 2                                    
  mprj_io_vtrip_sel[30] = 2                                   |  mprj_io_vtrip_sel[30] = 2                                   
  mprj_io_in[30] = 2                                          |  mprj_io_in[30] = 2                                          
  mprj_analog_io[24] = 2                                      |  mprj_analog_io[24] = 2                                      
  mprj_io[31] = 1                                             |  mprj_io[31] = 1                                             
  mprj_io_analog_en[31] = 2                                   |  mprj_io_analog_en[31] = 2                                   
  mprj_io_analog_pol[31] = 2                                  |  mprj_io_analog_pol[31] = 2                                  
  mprj_io_analog_sel[31] = 2                                  |  mprj_io_analog_sel[31] = 2                                  
  mprj_io_dm[93] = 2                                          |  mprj_io_dm[93] = 2                                          
  mprj_io_dm[94] = 2                                          |  mprj_io_dm[94] = 2                                          
  mprj_io_dm[95] = 2                                          |  mprj_io_dm[95] = 2                                          
  mprj_io_holdover[31] = 2                                    |  mprj_io_holdover[31] = 2                                    
  mprj_io_ib_mode_sel[31] = 2                                 |  mprj_io_ib_mode_sel[31] = 2                                 
  mprj_io_inp_dis[31] = 2                                     |  mprj_io_inp_dis[31] = 2                                     
  mprj_io_oeb[31] = 2                                         |  mprj_io_oeb[31] = 2                                         
  mprj_io_out[31] = 2                                         |  mprj_io_out[31] = 2                                         
  mprj_io_slow_sel[31] = 2                                    |  mprj_io_slow_sel[31] = 2                                    
  mprj_io_vtrip_sel[31] = 2                                   |  mprj_io_vtrip_sel[31] = 2                                   
  mprj_io_in[31] = 2                                          |  mprj_io_in[31] = 2                                          
  mprj_analog_io[25] = 2                                      |  mprj_analog_io[25] = 2                                      
  mprj_io[32] = 1                                             |  mprj_io[32] = 1                                             
  mprj_io_analog_en[32] = 2                                   |  mprj_io_analog_en[32] = 2                                   
  mprj_io_analog_pol[32] = 2                                  |  mprj_io_analog_pol[32] = 2                                  
  mprj_io_analog_sel[32] = 2                                  |  mprj_io_analog_sel[32] = 2                                  
  mprj_io_dm[96] = 2                                          |  mprj_io_dm[96] = 2                                          
  mprj_io_dm[97] = 2                                          |  mprj_io_dm[97] = 2                                          
  mprj_io_dm[98] = 2                                          |  mprj_io_dm[98] = 2                                          
  mprj_io_holdover[32] = 2                                    |  mprj_io_holdover[32] = 2                                    
  mprj_io_ib_mode_sel[32] = 2                                 |  mprj_io_ib_mode_sel[32] = 2                                 
  mprj_io_inp_dis[32] = 2                                     |  mprj_io_inp_dis[32] = 2                                     
  mprj_io_oeb[32] = 2                                         |  mprj_io_oeb[32] = 2                                         
  mprj_io_out[32] = 2                                         |  mprj_io_out[32] = 2                                         
  mprj_io_slow_sel[32] = 2                                    |  mprj_io_slow_sel[32] = 2                                    
  mprj_io_vtrip_sel[32] = 2                                   |  mprj_io_vtrip_sel[32] = 2                                   
  mprj_io_in[32] = 2                                          |  mprj_io_in[32] = 2                                          
  mprj_analog_io[26] = 2                                      |  mprj_analog_io[26] = 2                                      
  mprj_io[33] = 1                                             |  mprj_io[33] = 1                                             
  mprj_io_analog_en[33] = 2                                   |  mprj_io_analog_en[33] = 2                                   
  mprj_io_analog_pol[33] = 2                                  |  mprj_io_analog_pol[33] = 2                                  
  mprj_io_analog_sel[33] = 2                                  |  mprj_io_analog_sel[33] = 2                                  
  mprj_io_dm[100] = 2                                         |  mprj_io_dm[100] = 2                                         
  mprj_io_dm[101] = 2                                         |  mprj_io_dm[101] = 2                                         
  mprj_io_dm[99] = 2                                          |  mprj_io_dm[99] = 2                                          
  mprj_io_holdover[33] = 2                                    |  mprj_io_holdover[33] = 2                                    
  mprj_io_ib_mode_sel[33] = 2                                 |  mprj_io_ib_mode_sel[33] = 2                                 
  mprj_io_inp_dis[33] = 2                                     |  mprj_io_inp_dis[33] = 2                                     
  mprj_io_oeb[33] = 2                                         |  mprj_io_oeb[33] = 2                                         
  mprj_io_out[33] = 2                                         |  mprj_io_out[33] = 2                                         
  mprj_io_slow_sel[33] = 2                                    |  mprj_io_slow_sel[33] = 2                                    
  mprj_io_vtrip_sel[33] = 2                                   |  mprj_io_vtrip_sel[33] = 2                                   
  mprj_io_in[33] = 2                                          |  mprj_io_in[33] = 2                                          
  mprj_analog_io[27] = 2                                      |  mprj_analog_io[27] = 2                                      
  mprj_io[34] = 1                                             |  mprj_io[34] = 1                                             
  mprj_io_analog_en[34] = 2                                   |  mprj_io_analog_en[34] = 2                                   
  mprj_io_analog_pol[34] = 2                                  |  mprj_io_analog_pol[34] = 2                                  
  mprj_io_analog_sel[34] = 2                                  |  mprj_io_analog_sel[34] = 2                                  
  mprj_io_dm[102] = 2                                         |  mprj_io_dm[102] = 2                                         
  mprj_io_dm[103] = 2                                         |  mprj_io_dm[103] = 2                                         
  mprj_io_dm[104] = 2                                         |  mprj_io_dm[104] = 2                                         
  mprj_io_holdover[34] = 2                                    |  mprj_io_holdover[34] = 2                                    
  mprj_io_ib_mode_sel[34] = 2                                 |  mprj_io_ib_mode_sel[34] = 2                                 
  mprj_io_inp_dis[34] = 2                                     |  mprj_io_inp_dis[34] = 2                                     
  mprj_io_oeb[34] = 2                                         |  mprj_io_oeb[34] = 2                                         
  mprj_io_out[34] = 2                                         |  mprj_io_out[34] = 2                                         
  mprj_io_slow_sel[34] = 2                                    |  mprj_io_slow_sel[34] = 2                                    
  mprj_io_vtrip_sel[34] = 2                                   |  mprj_io_vtrip_sel[34] = 2                                   
  mprj_io_in[34] = 2                                          |  mprj_io_in[34] = 2                                          
  mprj_analog_io[28] = 2                                      |  mprj_analog_io[28] = 2                                      
  mprj_io[35] = 1                                             |  mprj_io[35] = 1                                             
  mprj_io_analog_en[35] = 2                                   |  mprj_io_analog_en[35] = 2                                   
  mprj_io_analog_pol[35] = 2                                  |  mprj_io_analog_pol[35] = 2                                  
  mprj_io_analog_sel[35] = 2                                  |  mprj_io_analog_sel[35] = 2                                  
  mprj_io_dm[105] = 2                                         |  mprj_io_dm[105] = 2                                         
  mprj_io_dm[106] = 2                                         |  mprj_io_dm[106] = 2                                         
  mprj_io_dm[107] = 2                                         |  mprj_io_dm[107] = 2                                         
  mprj_io_holdover[35] = 2                                    |  mprj_io_holdover[35] = 2                                    
  mprj_io_ib_mode_sel[35] = 2                                 |  mprj_io_ib_mode_sel[35] = 2                                 
  mprj_io_inp_dis[35] = 2                                     |  mprj_io_inp_dis[35] = 2                                     
  mprj_io_oeb[35] = 2                                         |  mprj_io_oeb[35] = 2                                         
  mprj_io_out[35] = 2                                         |  mprj_io_out[35] = 2                                         
  mprj_io_slow_sel[35] = 2                                    |  mprj_io_slow_sel[35] = 2                                    
  mprj_io_vtrip_sel[35] = 2                                   |  mprj_io_vtrip_sel[35] = 2                                   
  mprj_io_in[35] = 2                                          |  mprj_io_in[35] = 2                                          
  mprj_io[36] = 1                                             |  mprj_io[36] = 1                                             
  mprj_io_analog_en[36] = 2                                   |  mprj_io_analog_en[36] = 2                                   
  mprj_io_analog_pol[36] = 2                                  |  mprj_io_analog_pol[36] = 2                                  
  mprj_io_analog_sel[36] = 2                                  |  mprj_io_analog_sel[36] = 2                                  
  mprj_io_dm[108] = 2                                         |  mprj_io_dm[108] = 2                                         
  mprj_io_dm[109] = 2                                         |  mprj_io_dm[109] = 2                                         
  mprj_io_dm[110] = 2                                         |  mprj_io_dm[110] = 2                                         
  mprj_io_holdover[36] = 2                                    |  mprj_io_holdover[36] = 2                                    
  mprj_io_ib_mode_sel[36] = 2                                 |  mprj_io_ib_mode_sel[36] = 2                                 
  mprj_io_inp_dis[36] = 2                                     |  mprj_io_inp_dis[36] = 2                                     
  mprj_io_oeb[36] = 2                                         |  mprj_io_oeb[36] = 2                                         
  mprj_io_out[36] = 2                                         |  mprj_io_out[36] = 2                                         
  mprj_io_slow_sel[36] = 2                                    |  mprj_io_slow_sel[36] = 2                                    
  mprj_io_vtrip_sel[36] = 2                                   |  mprj_io_vtrip_sel[36] = 2                                   
  mprj_io_in[36] = 2                                          |  mprj_io_in[36] = 2                                          
  mprj_io[37] = 1                                             |  mprj_io[37] = 1                                             
  mprj_io_analog_en[37] = 2                                   |  mprj_io_analog_en[37] = 2                                   
  mprj_io_analog_pol[37] = 2                                  |  mprj_io_analog_pol[37] = 2                                  
  mprj_io_analog_sel[37] = 2                                  |  mprj_io_analog_sel[37] = 2                                  
  mprj_io_dm[111] = 2                                         |  mprj_io_dm[111] = 2                                         
  mprj_io_dm[112] = 2                                         |  mprj_io_dm[112] = 2                                         
  mprj_io_dm[113] = 2                                         |  mprj_io_dm[113] = 2                                         
  mprj_io_holdover[37] = 2                                    |  mprj_io_holdover[37] = 2                                    
  mprj_io_ib_mode_sel[37] = 2                                 |  mprj_io_ib_mode_sel[37] = 2                                 
  mprj_io_inp_dis[37] = 2                                     |  mprj_io_inp_dis[37] = 2                                     
  mprj_io_oeb[37] = 2                                         |  mprj_io_oeb[37] = 2                                         
  mprj_io_out[37] = 2                                         |  mprj_io_out[37] = 2                                         
  mprj_io_slow_sel[37] = 2                                    |  mprj_io_slow_sel[37] = 2                                    
  mprj_io_vtrip_sel[37] = 2                                   |  mprj_io_vtrip_sel[37] = 2                                   
  mprj_io_in[37] = 2                                          |  mprj_io_in[37] = 2                                          
  mprj_analog_io[13] = 2                                      |  mprj_analog_io[13] = 2                                      
  mprj_io[20] = 1                                             |  mprj_io[20] = 1                                             
  mprj_io_analog_en[20] = 2                                   |  mprj_io_analog_en[20] = 2                                   
  mprj_io_analog_pol[20] = 2                                  |  mprj_io_analog_pol[20] = 2                                  
  mprj_io_analog_sel[20] = 2                                  |  mprj_io_analog_sel[20] = 2                                  
  mprj_io_dm[60] = 2                                          |  mprj_io_dm[60] = 2                                          
  mprj_io_dm[61] = 2                                          |  mprj_io_dm[61] = 2                                          
  mprj_io_dm[62] = 2                                          |  mprj_io_dm[62] = 2                                          
  mprj_io_holdover[20] = 2                                    |  mprj_io_holdover[20] = 2                                    
  mprj_io_ib_mode_sel[20] = 2                                 |  mprj_io_ib_mode_sel[20] = 2                                 
  mprj_io_inp_dis[20] = 2                                     |  mprj_io_inp_dis[20] = 2                                     
  mprj_io_oeb[20] = 2                                         |  mprj_io_oeb[20] = 2                                         
  mprj_io_out[20] = 2                                         |  mprj_io_out[20] = 2                                         
  mprj_io_slow_sel[20] = 2                                    |  mprj_io_slow_sel[20] = 2                                    
  mprj_io_vtrip_sel[20] = 2                                   |  mprj_io_vtrip_sel[20] = 2                                   
  mprj_io_in[20] = 2                                          |  mprj_io_in[20] = 2                                          
  mprj_analog_io[14] = 2                                      |  mprj_analog_io[14] = 2                                      
  mprj_io[21] = 1                                             |  mprj_io[21] = 1                                             
  mprj_io_analog_en[21] = 2                                   |  mprj_io_analog_en[21] = 2                                   
  mprj_io_analog_pol[21] = 2                                  |  mprj_io_analog_pol[21] = 2                                  
  mprj_io_analog_sel[21] = 2                                  |  mprj_io_analog_sel[21] = 2                                  
  mprj_io_dm[63] = 2                                          |  mprj_io_dm[63] = 2                                          
  mprj_io_dm[64] = 2                                          |  mprj_io_dm[64] = 2                                          
  mprj_io_dm[65] = 2                                          |  mprj_io_dm[65] = 2                                          
  mprj_io_holdover[21] = 2                                    |  mprj_io_holdover[21] = 2                                    
  mprj_io_ib_mode_sel[21] = 2                                 |  mprj_io_ib_mode_sel[21] = 2                                 
  mprj_io_inp_dis[21] = 2                                     |  mprj_io_inp_dis[21] = 2                                     
  mprj_io_oeb[21] = 2                                         |  mprj_io_oeb[21] = 2                                         
  mprj_io_out[21] = 2                                         |  mprj_io_out[21] = 2                                         
  mprj_io_slow_sel[21] = 2                                    |  mprj_io_slow_sel[21] = 2                                    
  mprj_io_vtrip_sel[21] = 2                                   |  mprj_io_vtrip_sel[21] = 2                                   
  mprj_io_in[21] = 2                                          |  mprj_io_in[21] = 2                                          
  mprj_analog_io[15] = 2                                      |  mprj_analog_io[15] = 2                                      
  mprj_io[22] = 1                                             |  mprj_io[22] = 1                                             
  mprj_io_analog_en[22] = 2                                   |  mprj_io_analog_en[22] = 2                                   
  mprj_io_analog_pol[22] = 2                                  |  mprj_io_analog_pol[22] = 2                                  
  mprj_io_analog_sel[22] = 2                                  |  mprj_io_analog_sel[22] = 2                                  
  mprj_io_dm[66] = 2                                          |  mprj_io_dm[66] = 2                                          
  mprj_io_dm[67] = 2                                          |  mprj_io_dm[67] = 2                                          
  mprj_io_dm[68] = 2                                          |  mprj_io_dm[68] = 2                                          
  mprj_io_holdover[22] = 2                                    |  mprj_io_holdover[22] = 2                                    
  mprj_io_ib_mode_sel[22] = 2                                 |  mprj_io_ib_mode_sel[22] = 2                                 
  mprj_io_inp_dis[22] = 2                                     |  mprj_io_inp_dis[22] = 2                                     
  mprj_io_oeb[22] = 2                                         |  mprj_io_oeb[22] = 2                                         
  mprj_io_out[22] = 2                                         |  mprj_io_out[22] = 2                                         
  mprj_io_slow_sel[22] = 2                                    |  mprj_io_slow_sel[22] = 2                                    
  mprj_io_vtrip_sel[22] = 2                                   |  mprj_io_vtrip_sel[22] = 2                                   
  mprj_io_in[22] = 2                                          |  mprj_io_in[22] = 2                                          
  mprj_analog_io[16] = 2                                      |  mprj_analog_io[16] = 2                                      
  mprj_io[23] = 1                                             |  mprj_io[23] = 1                                             
  mprj_io_analog_en[23] = 2                                   |  mprj_io_analog_en[23] = 2                                   
  mprj_io_analog_pol[23] = 2                                  |  mprj_io_analog_pol[23] = 2                                  
  mprj_io_analog_sel[23] = 2                                  |  mprj_io_analog_sel[23] = 2                                  
  mprj_io_dm[69] = 2                                          |  mprj_io_dm[69] = 2                                          
  mprj_io_dm[70] = 2                                          |  mprj_io_dm[70] = 2                                          
  mprj_io_dm[71] = 2                                          |  mprj_io_dm[71] = 2                                          
  mprj_io_holdover[23] = 2                                    |  mprj_io_holdover[23] = 2                                    
  mprj_io_ib_mode_sel[23] = 2                                 |  mprj_io_ib_mode_sel[23] = 2                                 
  mprj_io_inp_dis[23] = 2                                     |  mprj_io_inp_dis[23] = 2                                     
  mprj_io_oeb[23] = 2                                         |  mprj_io_oeb[23] = 2                                         
  mprj_io_out[23] = 2                                         |  mprj_io_out[23] = 2                                         
  mprj_io_slow_sel[23] = 2                                    |  mprj_io_slow_sel[23] = 2                                    
  mprj_io_vtrip_sel[23] = 2                                   |  mprj_io_vtrip_sel[23] = 2                                   
  mprj_io_in[23] = 2                                          |  mprj_io_in[23] = 2                                          
  mprj_analog_io[17] = 2                                      |  mprj_analog_io[17] = 2                                      
  mprj_io[24] = 1                                             |  mprj_io[24] = 1                                             
  mprj_io_analog_en[24] = 2                                   |  mprj_io_analog_en[24] = 2                                   
  mprj_io_analog_pol[24] = 2                                  |  mprj_io_analog_pol[24] = 2                                  
  mprj_io_analog_sel[24] = 2                                  |  mprj_io_analog_sel[24] = 2                                  
  mprj_io_dm[72] = 2                                          |  mprj_io_dm[72] = 2                                          
  mprj_io_dm[73] = 2                                          |  mprj_io_dm[73] = 2                                          
  mprj_io_dm[74] = 2                                          |  mprj_io_dm[74] = 2                                          
  mprj_io_holdover[24] = 2                                    |  mprj_io_holdover[24] = 2                                    
  mprj_io_ib_mode_sel[24] = 2                                 |  mprj_io_ib_mode_sel[24] = 2                                 
  mprj_io_inp_dis[24] = 2                                     |  mprj_io_inp_dis[24] = 2                                     
  mprj_io_oeb[24] = 2                                         |  mprj_io_oeb[24] = 2                                         
  mprj_io_out[24] = 2                                         |  mprj_io_out[24] = 2                                         
  mprj_io_slow_sel[24] = 2                                    |  mprj_io_slow_sel[24] = 2                                    
  mprj_io_vtrip_sel[24] = 2                                   |  mprj_io_vtrip_sel[24] = 2                                   
  mprj_io_in[24] = 2                                          |  mprj_io_in[24] = 2                                          
  mprj_analog_io[18] = 2                                      |  mprj_analog_io[18] = 2                                      
  mprj_io[25] = 1                                             |  mprj_io[25] = 1                                             
  mprj_io_analog_en[25] = 2                                   |  mprj_io_analog_en[25] = 2                                   
  mprj_io_analog_pol[25] = 2                                  |  mprj_io_analog_pol[25] = 2                                  
  mprj_io_analog_sel[25] = 2                                  |  mprj_io_analog_sel[25] = 2                                  
  mprj_io_dm[75] = 2                                          |  mprj_io_dm[75] = 2                                          
  mprj_io_dm[76] = 2                                          |  mprj_io_dm[76] = 2                                          
  mprj_io_dm[77] = 2                                          |  mprj_io_dm[77] = 2                                          
  mprj_io_holdover[25] = 2                                    |  mprj_io_holdover[25] = 2                                    
  mprj_io_ib_mode_sel[25] = 2                                 |  mprj_io_ib_mode_sel[25] = 2                                 
  mprj_io_inp_dis[25] = 2                                     |  mprj_io_inp_dis[25] = 2                                     
  mprj_io_oeb[25] = 2                                         |  mprj_io_oeb[25] = 2                                         
  mprj_io_out[25] = 2                                         |  mprj_io_out[25] = 2                                         
  mprj_io_slow_sel[25] = 2                                    |  mprj_io_slow_sel[25] = 2                                    
  mprj_io_vtrip_sel[25] = 2                                   |  mprj_io_vtrip_sel[25] = 2                                   
  mprj_io_in[25] = 2                                          |  mprj_io_in[25] = 2                                          
  mprj_analog_io[19] = 2                                      |  mprj_analog_io[19] = 2                                      
  mprj_io[26] = 1                                             |  mprj_io[26] = 1                                             
  mprj_io_analog_en[26] = 2                                   |  mprj_io_analog_en[26] = 2                                   
  mprj_io_analog_pol[26] = 2                                  |  mprj_io_analog_pol[26] = 2                                  
  mprj_io_analog_sel[26] = 2                                  |  mprj_io_analog_sel[26] = 2                                  
  mprj_io_dm[78] = 2                                          |  mprj_io_dm[78] = 2                                          
  mprj_io_dm[79] = 2                                          |  mprj_io_dm[79] = 2                                          
  mprj_io_dm[80] = 2                                          |  mprj_io_dm[80] = 2                                          
  mprj_io_holdover[26] = 2                                    |  mprj_io_holdover[26] = 2                                    
  mprj_io_ib_mode_sel[26] = 2                                 |  mprj_io_ib_mode_sel[26] = 2                                 
  mprj_io_inp_dis[26] = 2                                     |  mprj_io_inp_dis[26] = 2                                     
  mprj_io_oeb[26] = 2                                         |  mprj_io_oeb[26] = 2                                         
  mprj_io_out[26] = 2                                         |  mprj_io_out[26] = 2                                         
  mprj_io_slow_sel[26] = 2                                    |  mprj_io_slow_sel[26] = 2                                    
  mprj_io_vtrip_sel[26] = 2                                   |  mprj_io_vtrip_sel[26] = 2                                   
  mprj_io_in[26] = 2                                          |  mprj_io_in[26] = 2                                          
  mprj_analog_io[20] = 2                                      |  mprj_analog_io[20] = 2                                      
  mprj_io[27] = 1                                             |  mprj_io[27] = 1                                             
  mprj_io_analog_en[27] = 2                                   |  mprj_io_analog_en[27] = 2                                   
  mprj_io_analog_pol[27] = 2                                  |  mprj_io_analog_pol[27] = 2                                  
  mprj_io_analog_sel[27] = 2                                  |  mprj_io_analog_sel[27] = 2                                  
  mprj_io_dm[81] = 2                                          |  mprj_io_dm[81] = 2                                          
  mprj_io_dm[82] = 2                                          |  mprj_io_dm[82] = 2                                          
  mprj_io_dm[83] = 2                                          |  mprj_io_dm[83] = 2                                          
  mprj_io_holdover[27] = 2                                    |  mprj_io_holdover[27] = 2                                    
  mprj_io_ib_mode_sel[27] = 2                                 |  mprj_io_ib_mode_sel[27] = 2                                 
  mprj_io_inp_dis[27] = 2                                     |  mprj_io_inp_dis[27] = 2                                     
  mprj_io_oeb[27] = 2                                         |  mprj_io_oeb[27] = 2                                         
  mprj_io_out[27] = 2                                         |  mprj_io_out[27] = 2                                         
  mprj_io_slow_sel[27] = 2                                    |  mprj_io_slow_sel[27] = 2                                    
  mprj_io_vtrip_sel[27] = 2                                   |  mprj_io_vtrip_sel[27] = 2                                   
  mprj_io_in[27] = 2                                          |  mprj_io_in[27] = 2                                          
  mprj_analog_io[21] = 2                                      |  mprj_analog_io[21] = 2                                      
  mprj_io[28] = 1                                             |  mprj_io[28] = 1                                             
  mprj_io_analog_en[28] = 2                                   |  mprj_io_analog_en[28] = 2                                   
  mprj_io_analog_pol[28] = 2                                  |  mprj_io_analog_pol[28] = 2                                  
  mprj_io_analog_sel[28] = 2                                  |  mprj_io_analog_sel[28] = 2                                  
  mprj_io_dm[84] = 2                                          |  mprj_io_dm[84] = 2                                          
  mprj_io_dm[85] = 2                                          |  mprj_io_dm[85] = 2                                          
  mprj_io_dm[86] = 2                                          |  mprj_io_dm[86] = 2                                          
  mprj_io_holdover[28] = 2                                    |  mprj_io_holdover[28] = 2                                    
  mprj_io_ib_mode_sel[28] = 2                                 |  mprj_io_ib_mode_sel[28] = 2                                 
  mprj_io_inp_dis[28] = 2                                     |  mprj_io_inp_dis[28] = 2                                     
  mprj_io_oeb[28] = 2                                         |  mprj_io_oeb[28] = 2                                         
  mprj_io_out[28] = 2                                         |  mprj_io_out[28] = 2                                         
  mprj_io_slow_sel[28] = 2                                    |  mprj_io_slow_sel[28] = 2                                    
  mprj_io_vtrip_sel[28] = 2                                   |  mprj_io_vtrip_sel[28] = 2                                   
  mprj_io_in[28] = 2                                          |  mprj_io_in[28] = 2                                          
  porb_h = 2                                                  |  porb_h = 2                                                  
  resetb = 1                                                  |  resetb = 1                                                  
  resetb_core_h = 2                                           |  resetb_core_h = 2                                           
  vdda = 1                                                    |  vdda = 1                                                    
  vssa = 1                                                    |  vssa = 1                                                    
  vccd1_pad = 1                                               |  vccd1_pad = 1                                               
  vdda1_pad = 1                                               |  vdda1_pad = 1                                               
  vdda1_pad2 = 1                                              |  vdda1_pad2 = 1                                              
  vssa1_pad = 1                                               |  vssa1_pad = 1                                               
  vssa1_pad2 = 1                                              |  vssa1_pad2 = 1                                              
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vdda1 = 3                                                   |  vdda1 = 3                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
  vssd1_pad = 1                                               |  vssd1_pad = 1                                               
  vccd2_pad = 1                                               |  vccd2_pad = 1                                               
  vdda2_pad = 1                                               |  vdda2_pad = 1                                               
  vssa2_pad = 1                                               |  vssa2_pad = 1                                               
  vccd2 = 4                                                   |  vccd2 = 3                                                   
  vdda2 = 3                                                   |  vdda2 = 3                                                   
  vddio = 3                                                   |  vddio = 3                                                   
  vssd2 = 3                                                   |  vssd2 = 3                                                   
  vssd2_pad = 1                                               |  vssd2_pad = 1                                               
  vssa2 = 3                                                   |  vssa2 = 3                                                   
  flash_io0_ieb_core = 2                                      |  flash_io0_ieb_core = 2                                      
  vssio = 3                                                   |  vssio = 3                                                   
  vssa1 = 3                                                   |  vssa1 = 3                                                   
  flash_io1_ieb_core = 2                                      |  flash_io1_ieb_core = 2                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd = 121                                                  |  vssd = 89                                                   
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: digital_pllpll                                      |Instance: pll                                                 
  clockp[0] = 2                                               |  clockp[0] = 2                                               
  clockp[1] = 2                                               |  clockp[1] = 2                                               
  dco = 2                                                     |  dco = 2                                                     
  div[0] = 2                                                  |  div[0] = 2                                                  
  div[1] = 2                                                  |  div[1] = 2                                                  
  div[2] = 2                                                  |  div[2] = 2                                                  
  div[3] = 2                                                  |  div[3] = 2                                                  
  div[4] = 2                                                  |  div[4] = 2                                                  
  enable = 2                                                  |  enable = 2                                                  
  ext_trim[0] = 2                                             |  ext_trim[0] = 2                                             
  ext_trim[10] = 2                                            |  ext_trim[10] = 2                                            
  ext_trim[11] = 2                                            |  ext_trim[11] = 2                                            
  ext_trim[12] = 2                                            |  ext_trim[12] = 2                                            
  ext_trim[13] = 2                                            |  ext_trim[13] = 2                                            
  ext_trim[14] = 2                                            |  ext_trim[14] = 2                                            
  ext_trim[15] = 2                                            |  ext_trim[15] = 2                                            
  ext_trim[16] = 2                                            |  ext_trim[16] = 2                                            
  ext_trim[17] = 2                                            |  ext_trim[17] = 2                                            
  ext_trim[18] = 2                                            |  ext_trim[18] = 2                                            
  ext_trim[19] = 2                                            |  ext_trim[19] = 2                                            
  ext_trim[1] = 2                                             |  ext_trim[1] = 2                                             
  ext_trim[20] = 2                                            |  ext_trim[20] = 2                                            
  ext_trim[21] = 2                                            |  ext_trim[21] = 2                                            
  ext_trim[22] = 2                                            |  ext_trim[22] = 2                                            
  ext_trim[23] = 2                                            |  ext_trim[23] = 2                                            
  ext_trim[24] = 2                                            |  ext_trim[24] = 2                                            
  ext_trim[25] = 2                                            |  ext_trim[25] = 2                                            
  ext_trim[2] = 2                                             |  ext_trim[2] = 2                                             
  ext_trim[3] = 2                                             |  ext_trim[3] = 2                                             
  ext_trim[4] = 2                                             |  ext_trim[4] = 2                                             
  ext_trim[5] = 2                                             |  ext_trim[5] = 2                                             
  ext_trim[6] = 2                                             |  ext_trim[6] = 2                                             
  ext_trim[7] = 2                                             |  ext_trim[7] = 2                                             
  ext_trim[8] = 2                                             |  ext_trim[8] = 2                                             
  ext_trim[9] = 2                                             |  ext_trim[9] = 2                                             
  osc = 3                                                     |  osc = 3                                                     
  resetb = 3                                                  |  resetb = 3                                                  
  VPWR = 104                                                  |  VPWR = 89                                                   
  VGND = 121                                                  |  VGND = 89                                                   
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: gpio_defaults_block_37                              |Instance: gpio_defaults_block_37                              
  VGND = 121                                                  |  VGND = 89                                                   
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  VPWR = 104                                                  |  VPWR = 89                                                   
                                                              |                                                              
Instance: gpio_defaults_block_36                              |Instance: gpio_defaults_block_36                              
  VGND = 121                                                  |  VGND = 89                                                   
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  VPWR = 104                                                  |  VPWR = 89                                                   
                                                              |                                                              
Instance: gpio_defaults_block_35                              |Instance: gpio_defaults_block_35                              
  VGND = 121                                                  |  VGND = 89                                                   
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  VPWR = 104                                                  |  VPWR = 89                                                   
-----------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------
Instance: gpio_control_blockgpio_control_bidir_2\[2\]         |Instance: \gpio_control_in_2[15]                              
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  mgmt_gpio_in = 2                                            |  mgmt_gpio_in = 4                                            
  mgmt_gpio_oeb = 2                                           |  mgmt_gpio_oeb = 2                                           
  mgmt_gpio_out = 2                                           |  mgmt_gpio_out = 4                                           
  one = 1                                                     |  one = 2                                                     
  pad_gpio_ana_en = 2                                         |  pad_gpio_ana_en = 2                                         
  pad_gpio_ana_pol = 2                                        |  pad_gpio_ana_pol = 2                                        
  pad_gpio_ana_sel = 2                                        |  pad_gpio_ana_sel = 2                                        
  pad_gpio_dm[0] = 2                                          |  pad_gpio_dm[0] = 2                                          
  pad_gpio_dm[1] = 2                                          |  pad_gpio_dm[1] = 2                                          
  pad_gpio_dm[2] = 2                                          |  pad_gpio_dm[2] = 2                                          
  pad_gpio_holdover = 2                                       |  pad_gpio_holdover = 2                                       
  pad_gpio_ib_mode_sel = 2                                    |  pad_gpio_ib_mode_sel = 2                                    
  pad_gpio_in = 2                                             |  pad_gpio_in = 2                                             
  pad_gpio_inenb = 2                                          |  pad_gpio_inenb = 2                                          
  pad_gpio_out = 2                                            |  pad_gpio_out = 2                                            
  pad_gpio_outenb = 2                                         |  pad_gpio_outenb = 2                                         
  pad_gpio_slow_sel = 2                                       |  pad_gpio_slow_sel = 2                                       
  pad_gpio_vtrip_sel = 2                                      |  pad_gpio_vtrip_sel = 2                                      
  resetn = 3                                                  |  resetn = 2                                                  
  resetn_out = 2                                              |  resetn_out = 2                                              
  serial_clock = 3                                            |  serial_clock = 2                                            
  serial_clock_out = 2                                        |  serial_clock_out = 2                                        
  serial_data_in = 2                                          |  serial_data_in = 2                                          
  serial_data_out = 2                                         |  serial_data_out = 2                                         
  serial_load = 3                                             |  serial_load = 2                                             
  serial_load_out = 2                                         |  serial_load_out = 2                                         
  user_gpio_in = 2                                            |  user_gpio_in = 2                                            
  user_gpio_oeb = 2                                           |  user_gpio_oeb = 2                                           
  user_gpio_out = 2                                           |  user_gpio_out = 2                                           
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vssd = 121                                                  |  vssd = 89                                                   
  zero = 1                                                    |  zero = 1                                                    
  dw_1110_1538# = 1                                           |  proxydw_1110_1538# = 1                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
                                                              |                                                              
Instance: gpio_control_blockgpio_control_bidir_2\[1\]         |Instance: \gpio_control_in_2[14]                              
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  mgmt_gpio_in = 2                                            |  mgmt_gpio_in = 4                                            
  mgmt_gpio_oeb = 2                                           |  mgmt_gpio_oeb = 2                                           
  mgmt_gpio_out = 2                                           |  mgmt_gpio_out = 4                                           
  one = 1                                                     |  one = 2                                                     
  pad_gpio_ana_en = 2                                         |  pad_gpio_ana_en = 2                                         
  pad_gpio_ana_pol = 2                                        |  pad_gpio_ana_pol = 2                                        
  pad_gpio_ana_sel = 2                                        |  pad_gpio_ana_sel = 2                                        
  pad_gpio_dm[0] = 2                                          |  pad_gpio_dm[0] = 2                                          
  pad_gpio_dm[1] = 2                                          |  pad_gpio_dm[1] = 2                                          
  pad_gpio_dm[2] = 2                                          |  pad_gpio_dm[2] = 2                                          
  pad_gpio_holdover = 2                                       |  pad_gpio_holdover = 2                                       
  pad_gpio_ib_mode_sel = 2                                    |  pad_gpio_ib_mode_sel = 2                                    
  pad_gpio_in = 2                                             |  pad_gpio_in = 2                                             
  pad_gpio_inenb = 2                                          |  pad_gpio_inenb = 2                                          
  pad_gpio_out = 2                                            |  pad_gpio_out = 2                                            
  pad_gpio_outenb = 2                                         |  pad_gpio_outenb = 2                                         
  pad_gpio_slow_sel = 2                                       |  pad_gpio_slow_sel = 2                                       
  pad_gpio_vtrip_sel = 2                                      |  pad_gpio_vtrip_sel = 2                                      
  resetn = 2                                                  |  resetn = 2                                                  
  resetn_out = 2                                              |  resetn_out = 2                                              
  serial_clock = 2                                            |  serial_clock = 2                                            
  serial_clock_out = 2                                        |  serial_clock_out = 2                                        
  serial_data_in = 2                                          |  serial_data_in = 2                                          
  serial_data_out = 2                                         |  serial_data_out = 2                                         
  serial_load = 2                                             |  serial_load = 2                                             
  serial_load_out = 2                                         |  serial_load_out = 2                                         
  user_gpio_in = 2                                            |  user_gpio_in = 2                                            
  user_gpio_oeb = 2                                           |  user_gpio_oeb = 2                                           
  user_gpio_out = 2                                           |  user_gpio_out = 2                                           
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vssd = 121                                                  |  vssd = 89                                                   
  zero = 1                                                    |  zero = 1                                                    
  dw_1110_1538# = 1                                           |  proxydw_1110_1538# = 1                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
                                                              |                                                              
Instance: gpio_control_blockgpio_control_bidir_2\[0\]         |Instance: \gpio_control_in_1a[2]                              
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  mgmt_gpio_in = 2                                            |  mgmt_gpio_in = 4                                            
  mgmt_gpio_oeb = 2                                           |  mgmt_gpio_oeb = 2                                           
  mgmt_gpio_out = 2                                           |  mgmt_gpio_out = 4                                           
  one = 1                                                     |  one = 2                                                     
  pad_gpio_ana_en = 2                                         |  pad_gpio_ana_en = 2                                         
  pad_gpio_ana_pol = 2                                        |  pad_gpio_ana_pol = 2                                        
  pad_gpio_ana_sel = 2                                        |  pad_gpio_ana_sel = 2                                        
  pad_gpio_dm[0] = 2                                          |  pad_gpio_dm[0] = 2                                          
  pad_gpio_dm[1] = 2                                          |  pad_gpio_dm[1] = 2                                          
  pad_gpio_dm[2] = 2                                          |  pad_gpio_dm[2] = 2                                          
  pad_gpio_holdover = 2                                       |  pad_gpio_holdover = 2                                       
  pad_gpio_ib_mode_sel = 2                                    |  pad_gpio_ib_mode_sel = 2                                    
  pad_gpio_in = 2                                             |  pad_gpio_in = 2                                             
  pad_gpio_inenb = 2                                          |  pad_gpio_inenb = 2                                          
  pad_gpio_out = 2                                            |  pad_gpio_out = 2                                            
  pad_gpio_outenb = 2                                         |  pad_gpio_outenb = 2                                         
  pad_gpio_slow_sel = 2                                       |  pad_gpio_slow_sel = 2                                       
  pad_gpio_vtrip_sel = 2                                      |  pad_gpio_vtrip_sel = 2                                      
  resetn = 2                                                  |  resetn = 2                                                  
  resetn_out = 2                                              |  resetn_out = 2                                              
  serial_clock = 2                                            |  serial_clock = 2                                            
  serial_clock_out = 2                                        |  serial_clock_out = 2                                        
  serial_data_in = 2                                          |  serial_data_in = 2                                          
  serial_data_out = 2                                         |  serial_data_out = 2                                         
  serial_load = 2                                             |  serial_load = 2                                             
  serial_load_out = 2                                         |  serial_load_out = 2                                         
  user_gpio_in = 2                                            |  user_gpio_in = 2                                            
  user_gpio_oeb = 2                                           |  user_gpio_oeb = 2                                           
  user_gpio_out = 2                                           |  user_gpio_out = 2                                           
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vssd = 121                                                  |  vssd = 89                                                   
  zero = 1                                                    |  zero = 1                                                    
  dw_1110_1538# = 1                                           |  proxydw_1110_1538# = 1                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
                                                              |                                                              
Instance: gpio_control_blockgpio_control_in_1a\[2\]           |Instance: \gpio_control_bidir_2[2]                            
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  mgmt_gpio_in = 4                                            |  mgmt_gpio_in = 2                                            
  mgmt_gpio_oeb = 2                                           |  mgmt_gpio_oeb = 2                                           
  mgmt_gpio_out = 4                                           |  mgmt_gpio_out = 2                                           
  one = 2                                                     |  one = 1                                                     
  pad_gpio_ana_en = 2                                         |  pad_gpio_ana_en = 2                                         
  pad_gpio_ana_pol = 2                                        |  pad_gpio_ana_pol = 2                                        
  pad_gpio_ana_sel = 2                                        |  pad_gpio_ana_sel = 2                                        
  pad_gpio_dm[0] = 2                                          |  pad_gpio_dm[0] = 2                                          
  pad_gpio_dm[1] = 2                                          |  pad_gpio_dm[1] = 2                                          
  pad_gpio_dm[2] = 2                                          |  pad_gpio_dm[2] = 2                                          
  pad_gpio_holdover = 2                                       |  pad_gpio_holdover = 2                                       
  pad_gpio_ib_mode_sel = 2                                    |  pad_gpio_ib_mode_sel = 2                                    
  pad_gpio_in = 2                                             |  pad_gpio_in = 2                                             
  pad_gpio_inenb = 2                                          |  pad_gpio_inenb = 2                                          
  pad_gpio_out = 2                                            |  pad_gpio_out = 2                                            
  pad_gpio_outenb = 2                                         |  pad_gpio_outenb = 2                                         
  pad_gpio_slow_sel = 2                                       |  pad_gpio_slow_sel = 2                                       
  pad_gpio_vtrip_sel = 2                                      |  pad_gpio_vtrip_sel = 2                                      
  resetn = 2                                                  |  resetn = 3                                                  
  resetn_out = 2                                              |  resetn_out = 2                                              
  serial_clock = 2                                            |  serial_clock = 3                                            
  serial_clock_out = 2                                        |  serial_clock_out = 2                                        
  serial_data_in = 2                                          |  serial_data_in = 2                                          
  serial_data_out = 2                                         |  serial_data_out = 2                                         
  serial_load = 2                                             |  serial_load = 3                                             
  serial_load_out = 2                                         |  serial_load_out = 2                                         
  user_gpio_in = 2                                            |  user_gpio_in = 2                                            
  user_gpio_oeb = 2                                           |  user_gpio_oeb = 2                                           
  user_gpio_out = 2                                           |  user_gpio_out = 2                                           
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vssd = 121                                                  |  vssd = 89                                                   
  zero = 1                                                    |  zero = 1                                                    
  dw_1110_1538# = 1                                           |  proxydw_1110_1538# = 1                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
                                                              |                                                              
Instance: gpio_control_blockgpio_control_in_2\[15\]           |Instance: \gpio_control_bidir_2[1]                            
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  mgmt_gpio_in = 4                                            |  mgmt_gpio_in = 2                                            
  mgmt_gpio_oeb = 2                                           |  mgmt_gpio_oeb = 2                                           
  mgmt_gpio_out = 4                                           |  mgmt_gpio_out = 2                                           
  one = 2                                                     |  one = 1                                                     
  pad_gpio_ana_en = 2                                         |  pad_gpio_ana_en = 2                                         
  pad_gpio_ana_pol = 2                                        |  pad_gpio_ana_pol = 2                                        
  pad_gpio_ana_sel = 2                                        |  pad_gpio_ana_sel = 2                                        
  pad_gpio_dm[0] = 2                                          |  pad_gpio_dm[0] = 2                                          
  pad_gpio_dm[1] = 2                                          |  pad_gpio_dm[1] = 2                                          
  pad_gpio_dm[2] = 2                                          |  pad_gpio_dm[2] = 2                                          
  pad_gpio_holdover = 2                                       |  pad_gpio_holdover = 2                                       
  pad_gpio_ib_mode_sel = 2                                    |  pad_gpio_ib_mode_sel = 2                                    
  pad_gpio_in = 2                                             |  pad_gpio_in = 2                                             
  pad_gpio_inenb = 2                                          |  pad_gpio_inenb = 2                                          
  pad_gpio_out = 2                                            |  pad_gpio_out = 2                                            
  pad_gpio_outenb = 2                                         |  pad_gpio_outenb = 2                                         
  pad_gpio_slow_sel = 2                                       |  pad_gpio_slow_sel = 2                                       
  pad_gpio_vtrip_sel = 2                                      |  pad_gpio_vtrip_sel = 2                                      
  resetn = 2                                                  |  resetn = 2                                                  
  resetn_out = 2                                              |  resetn_out = 2                                              
  serial_clock = 2                                            |  serial_clock = 2                                            
  serial_clock_out = 2                                        |  serial_clock_out = 2                                        
  serial_data_in = 2                                          |  serial_data_in = 2                                          
  serial_data_out = 2                                         |  serial_data_out = 2                                         
  serial_load = 2                                             |  serial_load = 2                                             
  serial_load_out = 2                                         |  serial_load_out = 2                                         
  user_gpio_in = 2                                            |  user_gpio_in = 2                                            
  user_gpio_oeb = 2                                           |  user_gpio_oeb = 2                                           
  user_gpio_out = 2                                           |  user_gpio_out = 2                                           
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vssd = 121                                                  |  vssd = 89                                                   
  zero = 1                                                    |  zero = 1                                                    
  dw_1110_1538# = 1                                           |  proxydw_1110_1538# = 1                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
                                                              |                                                              
Instance: gpio_control_blockgpio_control_in_2\[14\]           |Instance: \gpio_control_bidir_2[0]                            
  gpio_defaults[0] = 2                                        |  gpio_defaults[0] = 2                                        
  gpio_defaults[10] = 2                                       |  gpio_defaults[10] = 2                                       
  gpio_defaults[11] = 2                                       |  gpio_defaults[11] = 2                                       
  gpio_defaults[12] = 2                                       |  gpio_defaults[12] = 2                                       
  gpio_defaults[1] = 2                                        |  gpio_defaults[1] = 2                                        
  gpio_defaults[2] = 2                                        |  gpio_defaults[2] = 2                                        
  gpio_defaults[3] = 2                                        |  gpio_defaults[3] = 2                                        
  gpio_defaults[4] = 2                                        |  gpio_defaults[4] = 2                                        
  gpio_defaults[5] = 2                                        |  gpio_defaults[5] = 2                                        
  gpio_defaults[6] = 2                                        |  gpio_defaults[6] = 2                                        
  gpio_defaults[7] = 2                                        |  gpio_defaults[7] = 2                                        
  gpio_defaults[8] = 2                                        |  gpio_defaults[8] = 2                                        
  gpio_defaults[9] = 2                                        |  gpio_defaults[9] = 2                                        
  mgmt_gpio_in = 4                                            |  mgmt_gpio_in = 2                                            
  mgmt_gpio_oeb = 2                                           |  mgmt_gpio_oeb = 2                                           
  mgmt_gpio_out = 4                                           |  mgmt_gpio_out = 2                                           
  one = 2                                                     |  one = 1                                                     
  pad_gpio_ana_en = 2                                         |  pad_gpio_ana_en = 2                                         
  pad_gpio_ana_pol = 2                                        |  pad_gpio_ana_pol = 2                                        
  pad_gpio_ana_sel = 2                                        |  pad_gpio_ana_sel = 2                                        
  pad_gpio_dm[0] = 2                                          |  pad_gpio_dm[0] = 2                                          
  pad_gpio_dm[1] = 2                                          |  pad_gpio_dm[1] = 2                                          
  pad_gpio_dm[2] = 2                                          |  pad_gpio_dm[2] = 2                                          
  pad_gpio_holdover = 2                                       |  pad_gpio_holdover = 2                                       
  pad_gpio_ib_mode_sel = 2                                    |  pad_gpio_ib_mode_sel = 2                                    
  pad_gpio_in = 2                                             |  pad_gpio_in = 2                                             
  pad_gpio_inenb = 2                                          |  pad_gpio_inenb = 2                                          
  pad_gpio_out = 2                                            |  pad_gpio_out = 2                                            
  pad_gpio_outenb = 2                                         |  pad_gpio_outenb = 2                                         
  pad_gpio_slow_sel = 2                                       |  pad_gpio_slow_sel = 2                                       
  pad_gpio_vtrip_sel = 2                                      |  pad_gpio_vtrip_sel = 2                                      
  resetn = 2                                                  |  resetn = 2                                                  
  resetn_out = 2                                              |  resetn_out = 2                                              
  serial_clock = 2                                            |  serial_clock = 2                                            
  serial_clock_out = 2                                        |  serial_clock_out = 2                                        
  serial_data_in = 2                                          |  serial_data_in = 2                                          
  serial_data_out = 2                                         |  serial_data_out = 2                                         
  serial_load = 2                                             |  serial_load = 2                                             
  serial_load_out = 2                                         |  serial_load_out = 2                                         
  user_gpio_in = 2                                            |  user_gpio_in = 2                                            
  user_gpio_oeb = 2                                           |  user_gpio_oeb = 2                                           
  user_gpio_out = 2                                           |  user_gpio_out = 2                                           
  vccd1 = 41                                                  |  vccd1 = 41                                                  
  vssd = 121                                                  |  vssd = 89                                                   
  zero = 1                                                    |  zero = 1                                                    
  dw_1110_1538# = 1                                           |  proxydw_1110_1538# = 1                                      
  vccd = 104                                                  |  vccd = 89                                                   
  vssd1 = 41                                                  |  vssd1 = 41                                                  
-----------------------------------------------------------------------------------------------------------------------------
Netlists do not match.
Netlists do not match.
