
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003815                       # Number of seconds simulated
sim_ticks                                  3814784388                       # Number of ticks simulated
final_tick                               533379164325                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 303207                       # Simulator instruction rate (inst/s)
host_op_rate                                   383857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 285487                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922140                       # Number of bytes of host memory used
host_seconds                                 13362.36                       # Real time elapsed on the host
sim_insts                                  4051561933                       # Number of instructions simulated
sim_ops                                    5129242247                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       392320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       427520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       168064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       225664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1220096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       340096                       # Number of bytes written to this memory
system.physmem.bytes_written::total            340096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1313                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1763                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9532                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2657                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2657                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102841985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       436198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    112069243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       469751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     44055963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       436198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     59155113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               319833541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       436198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       469751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       436198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1711237                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89152090                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89152090                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89152090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102841985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       436198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    112069243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       469751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     44055963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       436198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     59155113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              408985631                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3107340                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550719                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202663                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1263822                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204244                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314414                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17055949                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3107340                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518658                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083825                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        944224                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8685546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5025125     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365834      4.21%     62.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318066      3.66%     65.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342195      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299252      3.45%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155864      1.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101381      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271807      3.13%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806022     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8685546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.339668                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.864412                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371393                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       900821                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479612                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56488                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877223                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507108                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227940                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877223                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539426                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         505282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       117063                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364081                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282463                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19538777                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          644                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177998                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27129138                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91094840                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91094840                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10322143                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747037                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25966                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       323020                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18417032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14771148                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28853                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6140226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18789076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8685546                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.700659                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.902229                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3261784     37.55%     37.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786936     20.57%     58.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200913     13.83%     71.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764683      8.80%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       750164      8.64%     89.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443948      5.11%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337275      3.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74453      0.86%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65390      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8685546                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108207     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21701     13.86%     82.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26665     17.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139075     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200835      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580780     10.70%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848861      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14771148                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.614657                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156578                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010600                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38413271                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24560727                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14927726                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        25667                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709002                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228927                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877223                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         426531                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17112                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18420376                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938205                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008827                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1746                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          749                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237191                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512807                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486044                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258339                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310708                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056687                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824664                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.586417                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14370502                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356057                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362124                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26139135                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.569283                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358165                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6181521                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204828                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7808323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3283190     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041261     26.14%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837111     10.72%     78.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427570      5.48%     84.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367453      4.71%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179235      2.30%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201679      2.58%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101519      1.30%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369305      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7808323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369305                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859866                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37719869                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 462619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.914817                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.914817                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.093115                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.093115                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65536570                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19682985                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18980355                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3035760                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2467832                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209225                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1271435                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1178187                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          319442                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8967                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3046817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16834076                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3035760                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1497629                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3698673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1120087                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        856542                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1491147                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8508311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.444552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4809638     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          325685      3.83%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260982      3.07%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          635962      7.47%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171322      2.01%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222229      2.61%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161341      1.90%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90218      1.06%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1830934     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8508311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.331844                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.840159                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3188304                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       838488                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3555187                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24515                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901808                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       517904                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4508                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20116912                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10072                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901808                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3422073                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         185375                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       308002                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3340255                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       350790                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19404776                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3762                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        144950                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       108637                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          800                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27168546                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90580412                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90580412                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16568511                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10599978                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4023                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2308                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           960256                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1813039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       920983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14413                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       267524                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18334517                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14534249                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30541                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6383862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19499155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8508311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.708241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3120129     36.67%     36.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1789416     21.03%     57.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1147684     13.49%     71.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       862070     10.13%     81.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       744373      8.75%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       382801      4.50%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       330773      3.89%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61400      0.72%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69665      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8508311                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85290     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17196     14.36%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17266     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12106773     83.30%     83.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206108      1.42%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1605      0.01%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1445079      9.94%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       774684      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14534249                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.588761                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119752                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37727099                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24722346                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14157804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14654001                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53587                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722611                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238978                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901808                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          92593                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8755                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18338419                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1813039                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       920983                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2294                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242182                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14298443                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1354465                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235803                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2107842                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2015418                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            753377                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.562985                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14167369                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14157804                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9217466                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26032408                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.547611                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354077                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9706284                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11920357                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6418244                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209338                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7606503                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.567127                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.122793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3116050     40.97%     40.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2038547     26.80%     67.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       828345     10.89%     78.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       465445      6.12%     84.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379310      4.99%     89.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       153547      2.02%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183147      2.41%     94.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        91968      1.21%     95.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350144      4.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7606503                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9706284                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11920357                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1772431                       # Number of memory references committed
system.switch_cpus1.commit.loads              1090428                       # Number of loads committed
system.switch_cpus1.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1712609                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10740810                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242697                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350144                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25594960                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37579621                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 639854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9706284                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11920357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9706284                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.942499                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.942499                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.061009                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.061009                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64322959                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19569747                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18565831                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3212                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3248059                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2649568                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       218514                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1374301                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1267157                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          349543                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9851                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3249845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17852011                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3248059                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1616700                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3963653                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1158611                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        665586                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1604436                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       105825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8816533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.510679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.286900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4852880     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          261496      2.97%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          489410      5.55%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          485749      5.51%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          302378      3.43%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          240897      2.73%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152330      1.73%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141204      1.60%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1890189     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8816533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355050                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951431                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3391413                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       658819                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3805632                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23454                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        937208                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547483                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21415414                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        937208                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3639344                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         106429                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       214654                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3576456                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       342436                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20638383                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141944                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       105503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28972086                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96281449                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96281449                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17881514                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11090548                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3642                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1762                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           958947                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1915596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       972869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12283                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       422293                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19454767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15471294                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29669                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6604661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20237412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8816533                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.754805                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.889781                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3095789     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1866927     21.18%     56.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1294423     14.68%     70.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       816390      9.26%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       849927      9.64%     89.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       417860      4.74%     94.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       324939      3.69%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        74515      0.85%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75763      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8816533                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96249     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18819     14.17%     86.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17734     13.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12945756     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207861      1.34%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1761      0.01%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1496598      9.67%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       819318      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15471294                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.691191                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             132802                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39921592                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26062988                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15120146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15604096                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48953                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       749450                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234031                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        937208                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          55455                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9307                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19458294                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1915596                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       972869                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1762                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7186                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       258126                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15267709                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1428629                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       203585                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2230006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2163714                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            801377                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.668937                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15125018                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15120146                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9639529                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27662851                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652806                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348465                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10415165                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12824638                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6633711                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       220936                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7879325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.138784                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3065331     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2171311     27.56%     66.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       901813     11.45%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       449169      5.70%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       451818      5.73%     89.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       183596      2.33%     91.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187413      2.38%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        98528      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370346      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7879325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10415165                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12824638                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1904984                       # Number of memory references committed
system.switch_cpus2.commit.loads              1166146                       # Number of loads committed
system.switch_cpus2.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1851136                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11554078                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       264539                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370346                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26967328                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39854523                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 331632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10415165                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12824638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10415165                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878350                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878350                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138498                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138498                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68588547                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21005554                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19670313                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9148165                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3179361                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2589278                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213671                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1352251                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1250118                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          326310                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9491                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3510803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17358993                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3179361                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1576428                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3645714                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1093974                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        700087                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1715876                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8733454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.448139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.287656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5087740     58.26%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          196096      2.25%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          257050      2.94%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          385122      4.41%     67.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          374045      4.28%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          285297      3.27%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169530      1.94%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          253287      2.90%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1725287     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8733454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.347541                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.897538                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3626723                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       688768                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3513572                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27750                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        876640                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       536487                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20764328                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1077                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        876640                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3820735                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         126236                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       280875                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3342633                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       286329                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20155890                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          116                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123353                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        90168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28089479                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93856960                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93856960                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17415608                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10673789                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4160                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2298                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           813666                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1868743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       985933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19246                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       331304                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18723289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15064690                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28994                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6113406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18586859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          547                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8733454                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.724941                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894000                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3135921     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1886072     21.60%     57.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1220339     13.97%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       829023      9.49%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       775544      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413881      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       305340      3.50%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91422      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75912      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8733454                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73958     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15060     14.12%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17660     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12536645     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212668      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1700      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1487792      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       825885      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15064690                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.646744                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106678                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007081                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38998500                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24840726                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14640323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15171368                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51499                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       719313                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249245                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        876640                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          82081                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10219                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18727241                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       130134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1868743                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       985933                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2247                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251096                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14775189                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1400344                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289495                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2208010                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2069197                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            807666                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.615099                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14644410                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14640323                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9404013                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26409959                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.600356                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356078                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10199313                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12536219                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6191040                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216897                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7856814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.595586                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141990                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3126380     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2213120     28.17%     67.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       813835     10.36%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466852      5.94%     84.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388828      4.95%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       193826      2.47%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189815      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81723      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       382435      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7856814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10199313                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12536219                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1886112                       # Number of memory references committed
system.switch_cpus3.commit.loads              1149424                       # Number of loads committed
system.switch_cpus3.commit.membars               1700                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1798190                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11299614                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255842                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       382435                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26201638                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38331675                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 414711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10199313                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12536219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10199313                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.896939                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.896939                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.114903                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.114903                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66489862                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20224327                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19176376                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l20.replacements                          3076                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289344                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5124                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.468384                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.742737                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.527114                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.850182                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           929.879968                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001828                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541919                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454043                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6865                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6865                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6865                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6865                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6865                       # number of overall hits
system.l20.overall_hits::total                   6865                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3065                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3076                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3065                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3076                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3065                       # number of overall misses
system.l20.overall_misses::total                 3076                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    509008369                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      510438837                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    509008369                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       510438837                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    509008369                       # number of overall miss cycles
system.l20.overall_miss_latency::total      510438837                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9930                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9941                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9930                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9941                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9930                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9941                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.308661                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.309426                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308661                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.309426                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308661                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.309426                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166071.246003                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165942.404746                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166071.246003                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165942.404746                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166071.246003                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165942.404746                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 573                       # number of writebacks
system.l20.writebacks::total                      573                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3065                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3076                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3065                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3076                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3065                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3076                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    474127356                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    475433194                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    474127356                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    475433194                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    474127356                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    475433194                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.308661                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.309426                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308661                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.309426                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308661                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.309426                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154690.817618                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154562.156697                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154690.817618                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154562.156697                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154690.817618                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154562.156697                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3353                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          105900                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5401                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.607480                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.800476                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   915.570012                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1119.629512                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003809                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.447056                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.546694                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3821                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3821                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             850                       # number of Writeback hits
system.l21.Writeback_hits::total                  850                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3821                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3821                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3821                       # number of overall hits
system.l21.overall_hits::total                   3821                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3340                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3353                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3340                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3353                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3340                       # number of overall misses
system.l21.overall_misses::total                 3353                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1724174                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    556231113                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      557955287                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1724174                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    556231113                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       557955287                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1724174                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    556231113                       # number of overall miss cycles
system.l21.overall_miss_latency::total      557955287                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7161                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7174                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          850                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              850                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7161                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7174                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7161                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7174                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.466415                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.467382                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.466415                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.467382                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.466415                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.467382                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 166536.261377                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166404.797793                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 166536.261377                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166404.797793                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 166536.261377                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166404.797793                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 474                       # number of writebacks
system.l21.writebacks::total                      474                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3340                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3353                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3340                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3353                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3340                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3353                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    516839987                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    518410871                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    516839987                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    518410871                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    516839987                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    518410871                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.466415                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.467382                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.466415                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.467382                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.466415                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.467382                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154742.511078                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154611.056069                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154742.511078                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154611.056069                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154742.511078                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154611.056069                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1328                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          154544                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3376                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.777251                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.660967                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.181123                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   638.736080                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1372.421830                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012041                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005948                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.311883                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.670128                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2819                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2819                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             943                       # number of Writeback hits
system.l22.Writeback_hits::total                  943                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2819                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2819                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2819                       # number of overall hits
system.l22.overall_hits::total                   2819                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1313                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1327                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1313                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1327                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1313                       # number of overall misses
system.l22.overall_misses::total                 1327                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1979579                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    201873136                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      203852715                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1979579                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    201873136                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       203852715                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1979579                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    201873136                       # number of overall miss cycles
system.l22.overall_miss_latency::total      203852715                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4132                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4146                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          943                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              943                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4132                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4146                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4132                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4146                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.317764                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.320068                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.317764                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.320068                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.317764                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.320068                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 153749.532369                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 153619.227581                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 153749.532369                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 153619.227581                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 153749.532369                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 153619.227581                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 582                       # number of writebacks
system.l22.writebacks::total                      582                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1313                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1327                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1313                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1327                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1313                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1327                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    186908288                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    188729247                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    186908288                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    188729247                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    186908288                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    188729247                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.317764                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.320068                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.317764                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.320068                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.317764                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.320068                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 142352.085301                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 142222.492087                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 142352.085301                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 142222.492087                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 142352.085301                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 142222.492087                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1777                       # number of replacements
system.l23.tagsinuse                      2047.939910                       # Cycle average of tags in use
system.l23.total_refs                          159272                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3825                       # Sample count of references to valid blocks.
system.l23.avg_refs                         41.639739                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           29.681045                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.411473                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   846.930233                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1160.917159                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014493                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005084                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.413540                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.566854                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3438                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3438                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1933                       # number of Writeback hits
system.l23.Writeback_hits::total                 1933                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3438                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3438                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3438                       # number of overall hits
system.l23.overall_hits::total                   3438                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1762                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1775                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1763                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1776                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1763                       # number of overall misses
system.l23.overall_misses::total                 1776                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    259259641                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      262440155                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        43851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        43851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    259303492                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       262484006                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    259303492                       # number of overall miss cycles
system.l23.overall_miss_latency::total      262484006                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5200                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5213                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1933                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1933                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5201                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5214                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5201                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5214                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.338846                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340495                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.338973                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340621                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.338973                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340621                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147139.410329                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147853.608451                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        43851                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        43851                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147080.823596                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147795.048423                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147080.823596                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147795.048423                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1028                       # number of writebacks
system.l23.writebacks::total                     1028                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1762                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1775                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1763                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1776                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1763                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1776                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    239127601                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    242160167                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        32521                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        32521                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    239160122                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    242192688                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    239160122                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    242192688                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.338846                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340495                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.338973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340621                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.338973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340621                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135713.734960                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136428.263099                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32521                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        32521                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135655.202496                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136369.756757                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135655.202496                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136369.756757                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964991                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573991                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817738.640653                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964991                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566330                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566330                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566330                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566341                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9930                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469502                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10186                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17128.362655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.923639                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.076361                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898139                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101861                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167737                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167737                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1668                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1668                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944414                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944414                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944414                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944414                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38957                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38972                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38972                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38972                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38972                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2411959537                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2411959537                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       579998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       579998                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2412539535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2412539535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2412539535                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2412539535                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206694                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206694                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983386                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983386                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032284                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019649                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019649                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019649                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019649                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61913.379803                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61913.379803                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38666.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38666.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61904.432285                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61904.432285                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61904.432285                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61904.432285                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        29027                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        29027                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        29042                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        29042                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        29042                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        29042                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9930                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9930                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9930                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9930                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9930                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9930                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563758701                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563758701                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563758701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563758701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563758701                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563758701                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56773.283082                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56773.283082                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56773.283082                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56773.283082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56773.283082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56773.283082                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969697                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006571886                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029378.802419                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969697                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020785                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1491131                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1491131                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1491131                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1491131                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1491131                       # number of overall hits
system.cpu1.icache.overall_hits::total        1491131                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2092572                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2092572                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1491147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1491147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1491147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1491147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1491147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1491147                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7161                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165445431                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7417                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22306.246596                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.903863                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.096137                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878531                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121469                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1029286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1029286                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       678790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678790                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2189                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2189                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1606                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1708076                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1708076                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1708076                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1708076                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16393                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16393                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16393                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16393                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16393                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16393                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1565136610                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1565136610                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1565136610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1565136610                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1565136610                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1565136610                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1045679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1045679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       678790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       678790                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1724469                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1724469                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1724469                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1724469                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015677                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009506                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009506                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009506                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009506                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95475.911060                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95475.911060                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95475.911060                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95475.911060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95475.911060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95475.911060                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu1.dcache.writebacks::total              850                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9232                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9232                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9232                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7161                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7161                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    586571872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    586571872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    586571872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    586571872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    586571872                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    586571872                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004153                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004153                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81912.005586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81912.005586                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81912.005586                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81912.005586                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81912.005586                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81912.005586                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.978267                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004564293                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169685.298056                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.978267                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022401                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741952                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1604419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1604419                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1604419                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1604419                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1604419                       # number of overall hits
system.cpu2.icache.overall_hits::total        1604419                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2692636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2692636                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1604436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1604436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1604436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1604436                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1604436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1604436                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4132                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153928119                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4388                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35079.334321                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.363266                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.636734                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864700                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135300                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1089454                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1089454                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       735377                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        735377                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1762                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1824831                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1824831                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1824831                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1824831                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10693                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10693                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10693                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10693                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10693                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10693                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    854287032                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    854287032                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    854287032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    854287032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    854287032                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    854287032                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1100147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1100147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       735377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       735377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1835524                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1835524                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1835524                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1835524                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009720                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009720                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005826                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005826                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79892.175442                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79892.175442                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79892.175442                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79892.175442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79892.175442                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79892.175442                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          943                       # number of writebacks
system.cpu2.dcache.writebacks::total              943                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6561                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6561                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6561                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6561                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6561                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6561                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4132                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4132                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4132                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4132                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    220818264                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    220818264                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    220818264                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    220818264                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    220818264                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    220818264                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53441.012585                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53441.012585                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 53441.012585                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 53441.012585                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 53441.012585                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53441.012585                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.971113                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004939280                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026087.258065                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.971113                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794826                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1715859                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1715859                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1715859                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1715859                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1715859                       # number of overall hits
system.cpu3.icache.overall_hits::total        1715859                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1715876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1715876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1715876                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1715876                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1715876                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1715876                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5201                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158271082                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5457                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29003.313542                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.361156                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.638844                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884223                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115777                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1065680                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1065680                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       732778                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        732778                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1798458                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1798458                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1798458                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1798458                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13077                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          406                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13483                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13483                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13483                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13483                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1062894474                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1062894474                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53556618                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53556618                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1116451092                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1116451092                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1116451092                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1116451092                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1078757                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1078757                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       733184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       733184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1811941                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1811941                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1811941                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1811941                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012122                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012122                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000554                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000554                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007441                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007441                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007441                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007441                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81279.687543                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81279.687543                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 131912.852217                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131912.852217                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 82804.353037                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82804.353037                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 82804.353037                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82804.353037                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        66130                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        33065                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1933                       # number of writebacks
system.cpu3.dcache.writebacks::total             1933                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7877                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7877                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8282                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8282                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8282                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8282                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5200                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5200                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5201                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    288563856                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    288563856                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    288608707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    288608707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    288608707                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    288608707                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55493.049231                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55493.049231                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55491.003076                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55491.003076                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55491.003076                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55491.003076                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
