// Seed: 127134894
module module_0 ();
  wire id_1;
  ;
  assign module_2.id_9 = 0;
  logic id_2;
  ;
  assign id_2 = -1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    input tri0 id_0,
    input wand id_1,
    input supply0 _id_2,
    input wire id_3,
    input wand id_4
);
  tri1  id_6 = 1'b0;
  uwire id_7;
  parameter id_8 = 1;
  module_0 modCall_1 ();
  logic [1 : id_2] id_9;
  assign id_7 = 1;
  logic id_10;
  ;
endmodule
module module_2 #(
    parameter id_2 = 32'd88
) (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri0  _id_2,
    input  tri   id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  wand  id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  tri1  id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
  ;
  wire [-1 : id_2] id_16;
  or primCall (id_5, id_6, id_7, id_8, id_9);
endmodule
