2021-12-26 11:43:55 6356    [ERROR] Error: Syntax error: Corrupt parameter X in line 29678
2021-12-26 11:43:58 6356     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-26 11:44:00 6356     [INFO] Opening Project F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\OpenRec.HYP
2021-12-26 11:44:01 6356    [ERROR] Error: Syntax error: Corrupt parameter X in line 29678
2021-12-26 11:44:02 6356     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-26 11:44:03 6356     [INFO] ****** Closing HyperLynx 
2021-12-26 11:47:44 9812    [ERROR] Error: Syntax error: Corrupt parameter X in line 36113
2021-12-26 11:47:46 9812     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-26 11:51:50 9812     [INFO] Opening Project F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\OpenRec.HYP
2021-12-26 11:51:52 9812     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-26 11:51:52 9812  [WARNING] Warning: One or more nets are completely unrouted.  Do you want to connect them using "virtual", Manhattan-style routing?  (Does not apply to power-supply nets.)  Note: This process will begin by determining the detailed routing status of every net on the board, which can be very time-consuming (especially if some power-supply nets are mistakenly identified as signal nets).  If you prefer to skip this process now, you can run it later using Edit > Connect Nets with Manhattan Routing. - The "No" button was selected
2021-12-26 11:57:40 9812     [INFO] Close HyperLynx Session: Design file: OpenRec.HYP Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "Yes" button was selected
2021-12-26 11:57:43 9812     [INFO] Closing Design: OpenRec.HYP
2021-12-26 11:57:45 9812     [INFO] ****** Closing HyperLynx 
2021-12-27 00:01:14 8796     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-27 00:01:14 8796  [WARNING] Warning: One or more nets are completely unrouted.  Do you want to connect them using "virtual", Manhattan-style routing?  (Does not apply to power-supply nets.)  Note: This process will begin by determining the detailed routing status of every net on the board, which can be very time-consuming (especially if some power-supply nets are mistakenly identified as signal nets).  If you prefer to skip this process now, you can run it later using Edit > Connect Nets with Manhattan Routing. - The "No" button was selected
2021-12-27 00:21:32 8796    [ERROR] Open file: File "F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\OpenRec.ref" cannot be opened Starting with new file
2021-12-27 00:26:31 8796     [INFO] Generated HyperLynx IC Model Index: C:\MentorGraphics\HLVX.2.5\SDD_HOME\hyperlynx64\Libs\HyperLynxIcModels.csv
2021-12-27 00:26:41 8796    [ERROR] Open file: File "F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\OpenRec.ref" cannot be opened Starting with new file
2021-12-27 00:37:22 8796     [INFO] Close HyperLynx Session: Design file: OpenRec.HYP Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "Yes" button was selected
2021-12-27 00:37:25 8796     [INFO] Closing Design: OpenRec.HYP
2021-12-27 00:37:27 8796     [INFO] ****** Closing HyperLynx 
2021-12-27 10:36:40 9744     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-27 10:36:40 9744  [WARNING] Warning: One or more nets are completely unrouted.  Do you want to connect them using "virtual", Manhattan-style routing?  (Does not apply to power-supply nets.)  Note: This process will begin by determining the detailed routing status of every net on the board, which can be very time-consuming (especially if some power-supply nets are mistakenly identified as signal nets).  If you prefer to skip this process now, you can run it later using Edit > Connect Nets with Manhattan Routing. - The "No" button was selected
2021-12-27 11:03:04 9744     [INFO] HyperLynx: Pasting is not possible for multi-area selections.
2021-12-27 11:28:38 9744    [ERROR] Series component value: Type in valid value of series component. examples: 22pF 47K 1.2nH 102.0 12.e-9
2021-12-27 12:06:58 9744     [INFO] Notice: Please select a net.
2021-12-27 12:07:26 9744  [WARNING] Warning: To analyze a power / ground net, use the power-integrity features on the Simulate PI or Export > Model menus.
2021-12-27 12:08:06 9744  [WARNING] No driver on selected net. Choose a driver now? - The "Yes" button was selected
2021-12-27 12:08:09 9744  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2021-12-27 12:09:17 9744  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2021-12-27 17:34:26 9744     [INFO] Generating HTML report...
2021-12-27 17:34:26 9744     [INFO] Opening report...
2021-12-27 17:34:26 9744     [INFO] DDRx report:     Simulation has completed! Reports, waveforms, and log file are saved in the folder:        F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\DDR_Results_Dec-27-2021_17h-29m     
2021-12-27 17:43:47 9744     [INFO] Confirm File Name: You've selected the default file name for importing write/read leveling values. This file will be overwritten after running simulations. Do you want to proceed? - The "Yes" button was selected
2021-12-27 17:50:57 9744     [INFO] Generating HTML report...
2021-12-27 17:50:57 9744     [INFO] Opening report...
2021-12-27 17:50:57 9744     [INFO] DDRx report:     Simulation has completed! Reports, waveforms, and log file are saved in the folder:        F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\DDR_Results_Dec-27-2021_17h-46m     
2021-12-27 18:57:23 9744     [INFO] ****** Closing HyperLynx 
2021-12-27 22:43:18 2996    [ERROR] Error: Load operation aborted at user's request 
2021-12-27 22:43:19 2996     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-27 22:43:27 2996     [INFO] Opening Project F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\OpenRec.HYP
2021-12-27 22:43:30 2996     [INFO] Opened Board: OpenRec.HYP <F:\1.Hardware\OpenRex V1 Altium Project Files\V1\Hyperlynx\>
2021-12-27 22:43:30 2996  [WARNING] Warning: One or more nets are completely unrouted.  Do you want to connect them using "virtual", Manhattan-style routing?  (Does not apply to power-supply nets.)  Note: This process will begin by determining the detailed routing status of every net on the board, which can be very time-consuming (especially if some power-supply nets are mistakenly identified as signal nets).  If you prefer to skip this process now, you can run it later using Edit > Connect Nets with Manhattan Routing. - The "No" button was selected
2021-12-27 22:49:08 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:14:21 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:14:33 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:18:09 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:18:27 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:18:48 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:19:08 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:19:17 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:19:21 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:19:35 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:19:57 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:21:23 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:21:35 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:21:39 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:21:45 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:24:08 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:24:43 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:25:51 2996  [WARNING] No driver on selected net. Choose a driver now? - The "Yes" button was selected
2021-12-27 23:25:55 2996  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2021-12-27 23:26:11 2996  [WARNING] No driver on selected net. Choose a driver now? - The "Yes" button was selected
2021-12-27 23:26:16 2996  [WARNING] No driver on selected net. Choose a driver now? - The "Yes" button was selected
2021-12-27 23:28:45 2996  [WARNING] No driver on selected net. Choose a driver now? - The "Yes" button was selected
2021-12-27 23:29:13 2996  [WARNING] No driver on selected net. Choose a driver now? - The "No" button was selected
2021-12-27 23:29:27 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:29:44 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:29:49 2996  [WARNING] No IC output on selected net (i.e., no driver). Stopping.
2021-12-27 23:32:14 2996  [WARNING] Warning: No probes are enabled. Please enable at least one before simulating.
2021-12-27 23:32:30 2996  [WARNING] Warning: No probes are enabled. Please enable at least one before simulating.
2021-12-27 23:33:48 2996     [INFO] Close HyperLynx Session: Design file: OpenRec.HYP Save session edits (Yes/No)?  YES -> save, then close NO  -> close - The "Yes" button was selected
2021-12-27 23:33:50 2996     [INFO] Closing Design: OpenRec.HYP
2021-12-27 23:33:51 2996     [INFO] ****** Closing HyperLynx 
