✅ Background removal completed. Output saved as: output_BackGrRemoval.bmp
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 76800
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_BackGrRemovalStream_top glbl -Oenable_linking_all_libraries -prj BackGrRemovalStream.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s BackGrRemovalStream 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_sdiv_16ns_9ns_16_20_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_sdiv_16ns_9ns_16_20_1_divider
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_sdiv_16ns_9ns_16_20_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_Loop_row_loop_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_Loop_row_loop_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_regslice_both
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_BackGrRemovalStream_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackGrRemovalStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_axi_s_output_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/AESL_axi_s_input_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.BackGrRemovalStream_control_s_ax...
Compiling module xil_defaultlib.BackGrRemovalStream_Loop_row_loo...
Compiling module xil_defaultlib.BackGrRemovalStream_Loop_row_loo...
Compiling module xil_defaultlib.BackGrRemovalStream_sdiv_16ns_9n...
Compiling module xil_defaultlib.BackGrRemovalStream_sdiv_16ns_9n...
Compiling module xil_defaultlib.BackGrRemovalStream_flow_control...
Compiling module xil_defaultlib.BackGrRemovalStream_regslice_bot...
Compiling module xil_defaultlib.BackGrRemovalStream_regslice_bot...
Compiling module xil_defaultlib.BackGrRemovalStream_regslice_bot...
Compiling module xil_defaultlib.BackGrRemovalStream_Loop_row_loo...
Compiling module xil_defaultlib.BackGrRemovalStream
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_stream
Compiling module xil_defaultlib.AESL_axi_s_output_stream
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_BackGrRemovalStream_top
Compiling module work.glbl
Built simulation snapshot BackGrRemovalStream

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/BackGrRemovalStream/xsim_script.tcl
# xsim {BackGrRemovalStream} -autoloadwcfg -tclbatch {BackGrRemovalStream.tcl}
Time resolution is 1 ps
source BackGrRemovalStream.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "768685000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 768745 ns : File "/home/dell3561-49/Vitis_HLS_folder/BackGrRemoval_AXIS_ver3/BaGr_Removal_AXIs_ver3/solution1/sim/verilog/BackGrRemovalStream.autotb.v" Line 455
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 23 10:52:03 2025...
✅ Background removal completed. Output saved as: output_BackGrRemoval.bmp
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 76800
