#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Jun 10 20:57:54 2017
# Process ID: 14864
# Current directory: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_axi_chip2chip_0_0_synth_1
# Command line: vivado.exe -log b2000t_c2c_bram_axi_chip2chip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_axi_chip2chip_0_0.tcl
# Log file: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_axi_chip2chip_0_0_synth_1/b2000t_c2c_bram_axi_chip2chip_0_0.vds
# Journal file: F:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_axi_chip2chip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source b2000t_c2c_bram_axi_chip2chip_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 371.711 ; gain = 161.754
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/synth/b2000t_c2c_bram_axi_chip2chip_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_axi_chip2chip_0_0' (47#1) [f:/GITHUB/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/synth/b2000t_c2c_bram_axi_chip2chip_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:03:59 ; elapsed = 00:04:58 . Memory (MB): peak = 616.016 ; gain = 406.059
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:00 ; elapsed = 00:04:59 . Memory (MB): peak = 616.016 ; gain = 406.059
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1255.293 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:05:34 ; elapsed = 00:07:05 . Memory (MB): peak = 1255.293 ; gain = 1045.336
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:34 ; elapsed = 00:07:05 . Memory (MB): peak = 1255.293 ; gain = 1045.336
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:34 ; elapsed = 00:07:05 . Memory (MB): peak = 1255.293 ; gain = 1045.336
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:40 ; elapsed = 00:07:14 . Memory (MB): peak = 1255.293 ; gain = 1045.336
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:09 ; elapsed = 00:07:55 . Memory (MB): peak = 1255.293 ; gain = 1045.336
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name           | RTL Object                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives                 | 
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|axi_chip2chip_v4_2_11 | slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:28 ; elapsed = 00:08:17 . Memory (MB): peak = 1269.625 ; gain = 1059.668
Finished Timing Optimization : Time (s): cpu = 00:06:29 ; elapsed = 00:08:18 . Memory (MB): peak = 1273.625 ; gain = 1063.668
Finished Technology Mapping : Time (s): cpu = 00:06:31 ; elapsed = 00:08:21 . Memory (MB): peak = 1304.246 ; gain = 1094.289
Finished IO Insertion : Time (s): cpu = 00:06:33 ; elapsed = 00:08:22 . Memory (MB): peak = 1304.246 ; gain = 1094.289
Finished Renaming Generated Instances : Time (s): cpu = 00:06:33 ; elapsed = 00:08:23 . Memory (MB): peak = 1304.246 ; gain = 1094.289
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:34 ; elapsed = 00:08:24 . Memory (MB): peak = 1304.246 ; gain = 1094.289
Finished Renaming Generated Ports : Time (s): cpu = 00:06:34 ; elapsed = 00:08:24 . Memory (MB): peak = 1304.246 ; gain = 1094.289
Finished Handling Custom Attributes : Time (s): cpu = 00:06:34 ; elapsed = 00:08:24 . Memory (MB): peak = 1304.246 ; gain = 1094.289
Finished Renaming Generated Nets : Time (s): cpu = 00:06:35 ; elapsed = 00:08:24 . Memory (MB): peak = 1304.246 ; gain = 1094.289

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |    42|
|3     |LUT2     |   197|
|4     |LUT3     |   223|
|5     |LUT4     |   174|
|6     |LUT5     |   122|
|7     |LUT6     |   238|
|8     |MUXCY    |    40|
|9     |RAM64M   |     8|
|10    |RAM64X1D |     8|
|11    |RAMB36E1 |     4|
|12    |SRLC32E  |     4|
|13    |FDCE     |   510|
|14    |FDPE     |   128|
|15    |FDRE     |  1163|
|16    |FDSE     |    29|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:35 ; elapsed = 00:08:24 . Memory (MB): peak = 1304.246 ; gain = 1094.289
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.438 ; gain = 625.648
synth_design: Time (s): cpu = 00:07:03 ; elapsed = 00:08:56 . Memory (MB): peak = 1976.133 ; gain = 1685.539
