<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta name="robots" content="noindex"><meta><title>Tag: MATLAB - Sawen_Blog</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Sawen_Blog"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Sawen_Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta property="og:type" content="blog"><meta property="og:title" content="Sawen_Blog"><meta property="og:url" content="https://moerjie.github.io/"><meta property="og:site_name" content="Sawen_Blog"><meta property="og:locale" content="zh"><meta property="og:image" content="https://moerjie.github.io/img/og_image.png"><meta property="article:author" content="Sawen Moerjie"><meta property="article:tag" content="FPGA Verilog MATLAB Coding"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="https://moerjie.github.io/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://moerjie.github.io"},"headline":"Sawen_Blog","image":["https://moerjie.github.io/img/og_image.png"],"author":{"@type":"Person","name":"Sawen Moerjie"},"publisher":{"@type":"Organization","name":"Sawen_Blog","logo":{"@type":"ImageObject","url":"https://moerjie.github.io/img/favicon.png"}},"description":""}</script><link rel="stylesheet" href="https://use.fontawesome.com/releases/v6.0.0/css/all.css"><link data-pjax rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@11.7.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link data-pjax rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }

          const id = '#' + CSS.escape(location.hash.substring(1));
          const $tabMenu = document.querySelector(`.tabs a[href="${id}"]`);
          if (!$tabMenu) {
            return;
          }

          const $tabMenuContainer = $tabMenu.parentElement.parentElement;
          Array.from($tabMenuContainer.children).forEach($menu => $menu.classList.remove('is-active'));
          Array.from($tabMenuContainer.querySelectorAll('a'))
              .map($menu => document.getElementById($menu.getAttribute("href").substring(1)))
              .forEach($content => $content.classList.add('is-hidden'));

          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
          const $activeTab = document.querySelector(id);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.3.0"></head><body class="is-2-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/favicon.png" alt="Sawen_Blog" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item search" title="Search" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-8-widescreen"><div class="card"><div class="card-content"><nav class="breadcrumb" aria-label="breadcrumbs"><ul><li><a href="/tags/">Tags</a></li><li class="is-active"><a href="#" aria-current="page">MATLAB</a></li></ul></nav></div></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-10-27T16:00:00.000Z" title="2024/10/28 00:00:00">2024-10-28</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:44:42.787Z" title="2025/1/20 10:44:42">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%9D%82%E7%B1%BB/">杂类</a></span><span class="level-item">3 minutes read (About 415 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/10/28/Matlab%20R2024b%E5%AE%89%E8%A3%85%E6%9C%AC%E5%9C%B0%E6%96%87%E6%A1%A3/">Matlab R2024b安装本地文档</a></p><div class="content"><details>
<summary>安装包</summary>

<p>通过网盘分享的文件：MATLAB R2024b<br>链接: <a target="_blank" rel="noopener" href="https://pan.baidu.com/s/1T8-V_guBJhSD-Yze0wEVmQ?pwd=9h5c">https://pan.baidu.com/s/1T8-V_guBJhSD-Yze0wEVmQ?pwd&#x3D;9h5c</a> 提取码: 9h5c<br>–来自百度网盘超级会员v2的分享</p>
</details>


<h1 id="挂载后导航到镜像中的安装包文件夹"><a href="#挂载后导航到镜像中的安装包文件夹" class="headerlink" title="挂载后导航到镜像中的安装包文件夹"></a>挂载后导航到镜像中的安装包文件夹</h1><figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">cd &lt;mountedDocImage&gt;/bin/&lt;arch&gt;</span><br></pre></td></tr></table></figure>

<ul>
<li><code>&lt;mountedDocImage&gt;</code> 是装载的文档 ISO 或 DMG 镜像的根目录。</li>
<li><code>&lt;arch&gt;</code> 是 ISO 或 DMG 镜像的操作系统架构文件夹，例如 <code>win64</code>、<code>glnxa64</code>、<code>maci64</code> 或 <code>maca64</code></li>
</ul>
<h1 id="使用mpm-install-doc命令运行文档安装程序"><a href="#使用mpm-install-doc命令运行文档安装程序" class="headerlink" title="使用mpm install-doc命令运行文档安装程序"></a>使用mpm install-doc命令运行文档安装程序</h1><p>为了将文档安装到指定的位置，要使用**—destination<strong>命令，用</strong>—source**命令指定安装程序文件路径</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">.\mpm install-doc --matlabroot=&lt;matlabrootfolder&gt; --source=&lt;docinstallfolder&gt; </span><br><span class="line">--destination=&lt;destinationfolder&gt;</span><br></pre></td></tr></table></figure>


<h1 id="配置MATLAB"><a href="#配置MATLAB" class="headerlink" title="配置MATLAB"></a>配置MATLAB</h1><ol>
<li>预设项中，将<strong>帮助</strong>中的文档位置选为<strong>本地</strong></li>
<li>在<a target="_blank" rel="noopener" href="https://ww2.mathworks.cn/help/matlab/ref/userpath.html">userpath</a>中创建startup.m文件，使用<strong>docroot命令</strong> 指定帮助文档的路径</li>
</ol>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202410281935483.png" alt="2024after4202410281935483.png"></p>
<h1 id="验证本地安装"><a href="#验证本地安装" class="headerlink" title="验证本地安装"></a><strong>验证本地安装</strong></h1><p>验证文档是否在本地打开。在 MATLAB 命令提示符下，输入：<code>doc</code></p>
<p>在打开的浏览器页面中，检查 URL 的地址。</p>
<ul>
<li>如果 URL 指向本地 IP 地址和端口号（例如 <code>http://127.0.0.1:12345</code>），则 MATLAB 访问的是本地安装的文档。</li>
<li>如果 URL 指向 Web 地址（例如 <code>https://www.mathworks.com/help/...</code>），则 MATLAB 访问的仍然是 Web 文档。更新 MATLAB 以指向本地安装的文档，如<a target="_blank" rel="noopener" href="https://ww2.mathworks.cn/help/install/ug/install-documentation-on-offline-machines.html#mw_41ca579b-3dfa-4d19-a041-9c6e95920ac6">配置 MATLAB 以使用安装的文档</a>中所述。</li>
</ul>
<p>$$</p>
<p>$$</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-20T16:00:00.000Z" title="2024/9/21 00:00:00">2024-09-21</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-19T14:18:34.611Z" title="2025/1/19 22:18:34">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">9 minutes read (About 1361 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/21/HDL%20coder%E4%BD%BF%E7%94%A8%E6%89%8B%E5%86%8C/">HDL coder使用手册</a></p><div class="content"><blockquote>
<p>💡 由于本科毕设女朋友准备使用FPGA完成，因此写这篇文章帮助她快速上手HDL coder的使用，降低前期入门的难度。</p>
</blockquote>
<h1 id="支持生成HDL代码的simulink库"><a href="#支持生成HDL代码的simulink库" class="headerlink" title="支持生成HDL代码的simulink库"></a>支持生成HDL代码的simulink库</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211041121.png" alt="2024after4202409211041121.png"></p>
<p>名字中含有HDL的库中的模块一般都可以用来生成HDL代码。直接搜索模块名称，比如搜索fir，</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211050982.png" alt="2024after4202409211050982.png"></p>
<p>可以看到旁边会显示位于哪个库中，模块有可能位于多个库，只要有一个库的名字里面有HDL，就代表这个模块可以用来生成HDL代码。</p>
<h1 id="一些常用操作"><a href="#一些常用操作" class="headerlink" title="一些常用操作"></a>一些常用操作</h1><h2 id="创建子系统"><a href="#创建子系统" class="headerlink" title="创建子系统"></a>创建子系统</h2><p>将库中的模块拖到主界面组合好后，可能会占据很大的空间，如果工程较大，模块越连越多就特别臃肿，因此当我们完成某个功能以后，就可以将这部分的模块全部选中，此时右下角会出现三个点，将鼠标移到上面后会展开，出现很多不同的功能。下图是一个AM调制的过程，可以看到选中所有相关的模块后点击创建子系统，即可得到右图的子系统。刚生成的子系统的命名为subsystem，可以将命名改为更清晰易懂的名字。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211056583.png" alt="2024after4202409211056583.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726887497741.png" alt="1726887497741.png"></p>
<h2 id="观察节点的信号波形"><a href="#观察节点的信号波形" class="headerlink" title="观察节点的信号波形"></a>观察节点的信号波形</h2><p>当选中某根连线时，同样会出现三个点，鼠标移动到上面后会展开，选择WiFi形状的选项即可记录该连线上的信号。运行仿真后再次点击WiFi图标即可打开逻辑分析仪，即可查看该连线上的信号。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726888515922.png" alt="1726888515922.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726889009858.png" alt="1726889009858.png"></p>
<p>逻辑分析仪内部选中某个信号后即可在波形中调节数制、高度等设置。</p>
<blockquote>
<p>也可以使用scope模板看节点信号。</p>
</blockquote>
<h2 id="频谱分析"><a href="#频谱分析" class="headerlink" title="频谱分析"></a>频谱分析</h2><p>使用Spectrum Analyzer模块进行频谱分析。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211127829.png" alt="2024after4202409211127829.png"></p>
<p>当样点比较少的时候可以将估计方法改为welch。</p>
<h2 id="信号数据格式显示"><a href="#信号数据格式显示" class="headerlink" title="信号数据格式显示"></a>信号数据格式显示</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211131120.png" alt="2024after4202409211131120.png"></p>
<p>可以显示模块输入输出信号的数据类型和小数位数。</p>
<blockquote>
<p>采样时间一栏中的时间图例选中以后，会用不同的颜色显示不同采样速率的模块，在多速率系统设计中有很大的用处。</p>
</blockquote>
<h1 id="生成HDL代码"><a href="#生成HDL代码" class="headerlink" title="生成HDL代码"></a>生成HDL代码</h1><h2 id="前期准备"><a href="#前期准备" class="headerlink" title="前期准备"></a>前期准备</h2><h3 id="设置诊断类型"><a href="#设置诊断类型" class="headerlink" title="设置诊断类型"></a>设置诊断类型</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211138607.png" alt="2024after4202409211138607.png"></p>
<p>模型设置中选择诊断&#x2F;采样时间</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211139629.png" alt="2024after4202409211139629.png"></p>
<p>单任务和多任务数据传输必须设置成错误。</p>
<h3 id="兼容性检测"><a href="#兼容性检测" class="headerlink" title="兼容性检测"></a>兼容性检测</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211145908.png" alt="2024after4202409211145908.png"></p>
<p>选择代码生成的目标文件夹，运行兼容性检查器，如果工程没有问题的话会出现如下界面</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726890374067.png" alt="1726890374067.png"></p>
<h3 id="目标平台选择"><a href="#目标平台选择" class="headerlink" title="目标平台选择"></a>目标平台选择</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211148557.png" alt="2024after4202409211148557.png"></p>
<p>根据使用的FPGA选择综合工具和FPGA的系列。</p>
<h3 id="模块设置"><a href="#模块设置" class="headerlink" title="模块设置"></a>模块设置</h3><p>在要生成代码的子系统上右键，选择HDL模块属性：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211151201.png" alt="2024after4202409211151201.png"></p>
<p>可以对流水线、乘法器等参数进行设置</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726890814415.png" alt="1726890814415.png"></p>
<blockquote>
<p>如果生成的代码在EDA工具中编译以后无法满足时序约束，可以加输入和输出的流水线</p>
</blockquote>
<blockquote>
<p>💡 如果模块的输出对前面的模块有反馈信号的话不能添加流水线，详细见<br><a target="_blank" rel="noopener" href="https://blog.sawenmoerjie.top/article/ec96aebc-b5a5-4059-bbef-02f0003e7a45">bookmark</a></p>
</blockquote>
<pre><code>[bookmark](https://blog.sawenmoerjie.top/article/ec96aebc-b5a5-4059-bbef-02f0003e7a45)
</code></pre>
<h2 id="代码生成"><a href="#代码生成" class="headerlink" title="代码生成"></a>代码生成</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211154140.png" alt="2024after4202409211154140.png"></p>
<p>点击为子系统生成HDL代码后会自动进行一次编译，命令行窗口会出现如下信息</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726891451673.png" alt="1726891451673.png"></p>
<p>同时会生成一个report</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211206344.png" alt="2024after4202409211206344.png"></p>
<p>没有报错的话即可在上面选择的文件夹里面看到生成的Verilog代码文件</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211207218.png" alt="2024after4202409211207218.png"></p>
<p>将这些文件导入到EDA工具中即可直接例化使用。</p>
<blockquote>
<p>💡 所有文件都要导入，不能只导入需要的某个名字的模块！</p>
</blockquote>
<blockquote>
<p>💡 一定要看EDA软件编译后的报告，尤其是大型设计，很容易不满足时序要求，这个时候就要回去simulink里面优化设计，如果时序报告里面是A模块的某个地方时序满足不了要求，那么就要在simulink中在A模块中添加流水线。（注：Quartus中我没有遇见过时序报错的，可能是没有在Quartus中开发大工程）</p>
</blockquote>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-02T16:00:00.000Z" title="2024/9/3 00:00:00">2024-09-03</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:44:10.695Z" title="2025/1/20 10:44:10">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%9D%82%E7%B1%BB/">杂类</a></span><span class="level-item">6 minutes read (About 909 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/03/Matlab%E7%9A%844%E4%B8%AA%E5%8F%96%E6%95%B4%E5%87%BD%E6%95%B0/">Matlab的4个取整函数</a></p><div class="content"><h1 id="Round"><a href="#Round" class="headerlink" title="Round"></a>Round</h1><p>舍入至最近的小数或整数</p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素四舍五入为最近的整数。在舍入机会均等的情况下，即有元素的十进制小数部分为 <code>0.5</code>（在舍入误差内）时，<code>round</code> 函数会偏离零四舍五入到最接近的具有更大幅值的整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftps_-1">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-X"><code>X</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-N"><code>N</code></a><code>)</code> 四舍五入到 <code>N</code> 位数：</p>
<ul>
<li><code>N &gt; 0</code>：舍入到小数点_右侧_的第 <code>N</code> 位数。</li>
<li><code>N = 0</code>：四舍五入到最接近的整数。</li>
<li><code>N &lt; 0</code>：舍入到小数点_左侧_的第 <code>N</code> 位数。</li>
</ul>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftptb-1">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-X"><code>X</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-N"><code>N</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-type"><code>type</code></a><code>)</code> 指定四舍五入的类型。指定 <code>&quot;significant&quot;</code> 以四舍五入为 <code>N</code> 位有效数（从最左位数开始计数）。在此情况下，<code>N</code> 必须为正整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#mw_738f260a-a713-40d4-930e-ffe155a9db88">示例</a></p>
<p><code>Y = round(</code><strong><code>___</code></strong><code>,TieBreaker=</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#mw_e51282fd-7461-4bab-9f38-6106551bb8b2"><code>direction</code></a><code>)</code> 按照 <code>direction</code> 指定的方向对结值进行舍入。在上述语法中的任何输入参数组合后使用此参数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#bug2v_r-6">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-t"><code>t</code></a><code>)</code> 将 <code>duration</code> 数组 <code>t</code> 的每个元素四舍五入到最接近的秒数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#bug2v_r-6">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-t"><code>t</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-unit"><code>unit</code></a><code>)</code> 将 <code>t</code> 的每个元素四舍五入到指定单位时间的最接近的数。</p>
<h1 id="Ceil"><a href="#Ceil" class="headerlink" title="Ceil"></a>Ceil</h1><p>向正无穷舍入</p>
<p><code>Y = ceil(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素四舍五入到大于或等于该元素的最接近整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2um5-1">示例</a></p>
<p><code>Y = ceil(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-t"><code>t</code></a><code>)</code> 将 <code>duration</code> 数组 <code>t</code> 的每个元素四舍五入到大于或等于此元素的最接近的秒数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2um5-1">示例</a></p>
<p><code>Y = ceil(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-t"><code>t</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-unit"><code>unit</code></a><code>)</code> 将 <code>t</code> 的每个元素四舍五入到大于或等于此元素的最接近的数（使用指定的时间单位）。</p>
<h1 id="Floor"><a href="#Floor" class="headerlink" title="Floor"></a>Floor</h1><p>向负无穷舍入</p>
<p><code>Y = floor(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素四舍五入到小于或等于该元素的最接近整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-8">示例</a></p>
<p><code>Y = floor(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-t"><code>t</code></a><code>)</code> 将 <code>duration</code> 数组 <code>t</code> 的每个元素四舍五入到小于或等于此元素的最接近的秒数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-8">示例</a></p>
<p><code>Y = floor(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-t"><code>t</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-unit"><code>unit</code></a><code>)</code> 将 <code>t</code> 的每个元素四舍五入到小于或等于该元素的最接近数（使用指定的时间单位）。</p>
<h1 id="Fix"><a href="#Fix" class="headerlink" title="Fix"></a>Fix</h1><p>向零舍入</p>
<p><code>Y = fix(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/fix.html#bul3slv-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素朝零方向四舍五入为最近的整数。此操作实际上是通过删除 <code>X</code> 中每个数的小数部分，将它们截断为整数：</p>
<ul>
<li>对于正数，<code>fix</code> 的行为与 <code>floor</code> 相同。</li>
<li>对于负数，<code>fix</code> 的行为与 <code>ceil</code> 相同。</li>
</ul>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-06-12T16:00:00.000Z" title="2024/6/13 00:00:00">2024-06-13</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:42:51.295Z" title="2025/1/20 10:42:51">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a minute read (About 207 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/06/13/MATLAB%E4%B8%AD%E4%BD%BF%E7%94%A8HDL%20Coder%E7%94%9F%E6%88%90HDL%E4%BB%A3%E7%A0%81%E6%97%B6%E7%9A%84%E6%8A%A5%E9%94%99%E9%9B%86%E5%90%88/">MATLAB中使用HDL Coder生成HDL代码时的报错集合</a></p><div class="content"><h1 id="Delay-balancing-unsuccessful-because-an-extra-4-cycles-of-latency-introduced-by-optimizations-in-the-feedback-loop-cannot-be-offset-using-design-delays-for-the-loop-latency-budget"><a href="#Delay-balancing-unsuccessful-because-an-extra-4-cycles-of-latency-introduced-by-optimizations-in-the-feedback-loop-cannot-be-offset-using-design-delays-for-the-loop-latency-budget" class="headerlink" title="Delay balancing unsuccessful because an extra 4 cycles of latency introduced by optimizations in the feedback loop cannot be offset using design delays for the loop latency budget."></a>Delay balancing unsuccessful because an extra 4 cycles of latency introduced by optimizations in the feedback loop cannot be offset using design delays for the loop latency budget.</h1><h2 id="产生原因"><a href="#产生原因" class="headerlink" title="产生原因"></a>产生原因</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406132008890.png" alt="2024after4202406132008890.png"></p>
<p>由于时序考虑，在每个模块的输出端添加了1到2级的输入输出流水线，但是在这种带反馈的结构上添加输入输出流水线后，会产生如下的报错</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1718280602962.png" alt="1718280602962.png"></p>
<p>可以看出加入的输入输出流水线会导致额外的时钟延时，使得延时平衡失败。</p>
<h2 id="解决方法"><a href="#解决方法" class="headerlink" title="解决方法"></a>解决方法</h2><p>在保证时序的前提下将带有反馈回路的模块输入输出流水线设置为0，也可以在同级输出端口加入delay手动添加流水线。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-05-18T16:00:00.000Z" title="2024/5/19 00:00:00">2024-05-19</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:40:51.238Z" title="2025/1/20 10:40:51">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></span><span class="level-item">a minute read (About 182 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/05/19/NCO%E6%A8%A1%E5%9D%97%E7%9A%84%E5%90%84%E9%A1%B9%E5%8F%82%E6%95%B0/">NCO模块的各项参数</a></p><div class="content"><p>NCO模块可以生成实数或者复数正弦信号，同时提供硬件友好的控制信号</p>
<h1 id="Accumulator累加器位数"><a href="#Accumulator累加器位数" class="headerlink" title="Accumulator累加器位数"></a>Accumulator累加器位数</h1><p>正弦波的频率分辨率取决于累加器的位数的大小，根据频率分辨率可以计算出累加器的位数，根据此位数设置累加器的数据类型字长</p>
<p>计算公式为</p>
<p>$$<br>N&#x3D;ceil(log_2(\frac{F_s}{\Delta f}))<br>$$</p>
<h1 id="量化位数"><a href="#量化位数" class="headerlink" title="量化位数"></a>量化位数</h1><p>量化累加器的输出可以在不增加查找表的大小的情况下提高频率分辨率</p>
<p>要根据无杂散动态范围来计算量化位数，计算公式为</p>
<p>$$<br>Q&#x3D;ceil(\frac{SFDR-12}{6})<br>$$</p>
<h1 id="相位增量"><a href="#相位增量" class="headerlink" title="相位增量"></a>相位增量</h1><p>$$<br>phInc&#x3D;round(\frac{f\times 2^N}{F_s})<br>$$</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-04-24T16:00:00.000Z" title="2024/4/25 00:00:00">2024-04-25</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:43:30.253Z" title="2025/1/20 10:43:30">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">3 minutes read (About 486 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/04/25/Matlab%E7%94%9F%E6%88%90txt%E6%96%87%E4%BB%B6%E5%AF%BC%E5%85%A5%E5%88%B0Vivado%E4%BB%BF%E7%9C%9F/">Matlab生成txt文件导入到Vivado仿真</a></p><div class="content"><h1 id="Matlab处理数据并将其写入txt文件"><a href="#Matlab处理数据并将其写入txt文件" class="headerlink" title="Matlab处理数据并将其写入txt文件"></a>Matlab处理数据并将其写入txt文件</h1><figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">%% Txt Generate</span></span><br><span class="line">pre_RS_data=dec2bin(simDataIn,<span class="number">8</span>);       <span class="comment">%将数据转化为8bit的二进制</span></span><br><span class="line">fid=fopen(<span class="string">&quot;F:\FPGA\Xilinx_vivado\project\dvbstestbench\dbvs\matlab\pre_RS_data.txt&quot;</span>,<span class="string">&quot;wt&quot;</span>);</span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span>=<span class="number">1</span>:n*nMessages         <span class="comment">%数据长度</span></span><br><span class="line">    fprintf(fid,<span class="string">&quot;%s\n&quot;</span>,pre_RS_data(<span class="built_in">i</span>,<span class="number">1</span>:<span class="number">8</span>));  <span class="comment">%由于二进制数据为8位，因此是1:8</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">fclose(fid);</span><br></pre></td></tr></table></figure>


<p>使用fopen函数获取文件id，fopen的语法如下</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1714036628457.png" alt="1714036628457.png"></p>
<p>其中permisson为文件访问类型，有以下几种权限</p>
<table>
<thead>
<tr>
<th><code>&#39;r&#39;</code></th>
<th>打开要读取的文件。</th>
</tr>
</thead>
<tbody><tr>
<td><code>&#39;w&#39;</code></td>
<td>打开或创建要写入的新文件。放弃现有内容（如果有）。</td>
</tr>
<tr>
<td><code>&#39;a&#39;</code></td>
<td>打开或创建要写入的新文件。追加数据到文件末尾。</td>
</tr>
<tr>
<td><code>&#39;r+&#39;</code></td>
<td>打开要读写的文件。</td>
</tr>
<tr>
<td><code>&#39;w+&#39;</code></td>
<td>打开或创建要读写的新文件。放弃现有内容（如果有）。</td>
</tr>
<tr>
<td><code>&#39;a+&#39;</code></td>
<td>打开或创建要读写的新文件。追加数据到文件末尾。</td>
</tr>
<tr>
<td><code>&#39;A&#39;</code></td>
<td>打开文件以追加（但不自动刷新）当前输出缓冲区。</td>
</tr>
<tr>
<td><code>&#39;W&#39;</code></td>
<td>打开文件以写入（但不自动刷新）当前输出缓冲区。</td>
</tr>
</tbody></table>
<blockquote>
<p>💡 要以文本模式打开的话，要附加’t’</p>
</blockquote>
<h1 id="Vivado中testbench写法"><a href="#Vivado中testbench写法" class="headerlink" title="Vivado中testbench写法"></a>Vivado中testbench写法</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_tb();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">reg</span> rst_n;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]SEQ_IN_0;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_mem[<span class="number">1</span>:<span class="number">1020</span>];</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] i;</span><br><span class="line"><span class="keyword">wire</span> BIN_OUT;</span><br><span class="line"><span class="keyword">wire</span> ce_out;</span><br><span class="line"><span class="keyword">wire</span> locked;</span><br><span class="line"></span><br><span class="line"><span class="comment">//clk &amp; rst_n gen</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    rst_n=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">100</span></span><br><span class="line">    rst_n=<span class="number">1&#x27;b1</span>;  </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">5</span> clk=~clk;</span><br><span class="line"></span><br><span class="line"><span class="comment">//data read</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$readmemb</span>(<span class="string">&quot;F:/FPGA/Xilinx_vivado/project/dvbstestbench/dbvs/matlab/pre_RS_data.txt&quot;</span>,data_mem);</span><br><span class="line">  </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    i=<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">forever</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(i&lt;<span class="number">1020</span>)  <span class="keyword">begin</span></span><br><span class="line">            i=i+<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            i=<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">&quot;%s&quot;</span>,data_mem[i]);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    SEQ_IN_0&lt;=data_mem[i];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">top_wrapper top_wrapper_u0(</span><br><span class="line">    <span class="variable">.clk_0</span>    (clk),</span><br><span class="line">    <span class="variable">.rst_n_0</span>  (rst_n),</span><br><span class="line">    <span class="variable">.SEQ_IN_0</span>(SEQ_IN_0),</span><br><span class="line">    <span class="variable">.BIN_OUT_0</span>  (BIN_OUT),</span><br><span class="line">    <span class="variable">.ce_out_0</span>   (ce_out),</span><br><span class="line">    <span class="variable">.locked_0</span>   (locked)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<blockquote>
<p>💡 直接在文件夹内部复制的文件路径是\，但是testbench中要将所有反斜杠改为&#x2F;，否则无法读取txt文件</p>
</blockquote>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-03-23T16:00:00.000Z" title="2024/3/24 00:00:00">2024-03-24</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:39:54.913Z" title="2025/1/20 10:39:54">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></span><span class="level-item">3 minutes read (About 487 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/03/24/QPSK%20simulink%E5%AE%9E%E7%8E%B0/">QPSK simulink实现</a></p><div class="content"><h1 id="调制部分"><a href="#调制部分" class="headerlink" title="调制部分"></a>调制部分</h1><h2 id="总体框架"><a href="#总体框架" class="headerlink" title="总体框架"></a>总体框架</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212057092.png#id=LJGlx&originHeight=501&originWidth=1636&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<h2 id="各模块参数"><a href="#各模块参数" class="headerlink" title="各模块参数"></a>各模块参数</h2><p>升余弦滚降滤波器滚降系数为 1</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401211628053.png#height=385&id=bhKfw&originHeight=599&originWidth=778&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=500" alt="image"></p>
<p>单双极性变换</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401211629886.png#height=312&id=zaVYy&originHeight=357&originWidth=572&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=500" alt="image"></p>
<h2 id="各阶段波形"><a href="#各阶段波形" class="headerlink" title="各阶段波形"></a>各阶段波形</h2><h2 id="Buffer"><a href="#Buffer" class="headerlink" title="Buffer"></a>Buffer</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212121669.png#id=OcUth&originHeight=683&originWidth=830&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<h2 id="Demux"><a href="#Demux" class="headerlink" title="Demux"></a>Demux</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212121971.png#id=nYMmd&originHeight=628&originWidth=702&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<h2 id="Raised-Cosine-Transmit"><a href="#Raised-Cosine-Transmit" class="headerlink" title="Raised Cosine Transmit"></a>Raised Cosine Transmit</h2><p>Filter</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212127899.png#id=oRiV8&originHeight=628&originWidth=702&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<h2 id="QPSK-信号功率谱密度"><a href="#QPSK-信号功率谱密度" class="headerlink" title="QPSK 信号功率谱密度"></a>QPSK 信号功率谱密度</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212131255.png#id=zvEIe&originHeight=664&originWidth=1002&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<h1 id="解调部分"><a href="#解调部分" class="headerlink" title="解调部分"></a>解调部分</h1><p>经过 AWGN 信道后，假设已经进行了载波同步</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212140586.png#id=mIoHF&originHeight=433&originWidth=1257&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<h2 id="部分模块参数"><a href="#部分模块参数" class="headerlink" title="部分模块参数"></a>部分模块参数</h2><h2 id="载波模块"><a href="#载波模块" class="headerlink" title="载波模块"></a>载波模块</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212141258.png#height=630&id=fwivS&originHeight=759&originWidth=572&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=475" alt="image"></p>
<h2 id="Pulse-Generator"><a href="#Pulse-Generator" class="headerlink" title="Pulse Generator"></a>Pulse Generator</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212142578.png#height=643&id=jBQqM&originHeight=736&originWidth=572&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=500" alt="image"></p>
<p>由于经过了串并转换，因此数据率减半</p>
<h2 id="部分波形"><a href="#部分波形" class="headerlink" title="部分波形"></a>部分波形</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212150099.png#id=wGg2F&originHeight=1021&originWidth=1920&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
<p>将初始信号经过一定时间的延时后，在示波器中和解调输出的信号基本对齐，可以发现基本实现<br>QPSK 调制解调</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/pic/202401212152756.png#id=q8Kha&originHeight=1021&originWidth=1920&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=" alt="image"></p>
</div></article></div></div><div class="column column-left is-4-tablet is-4-desktop is-4-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/banner.png" alt="Sawen_Blog"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Sawen_Blog</p><p class="is-size-6 is-block">一个路过的工科牲</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Beijing, China</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">Posts</p><a href="/archives/"><p class="title">40</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Categories</p><a href="/categories/"><p class="title">4</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Tags</p><a href="/tags/"><p class="title">8</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/moerjie" target="_blank" rel="me noopener">Follow</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Github" href="https://github.com/moerjie"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="CSDN" href="https://blog.csdn.net/qq_66439282?type=blog"><i class="fa-brands fa-cuttlefish"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Xlog" href="https://moerjielovecookie-4735.xlog.app/"><i class="fa-brands fa-mixer"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Dribbble" href="https://dribbble.com"><i class="fab fa-dribbble"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="RSS" href="/"><i class="fas fa-rss"></i></a></div></div></div><!--!--><div class="card widget" data-type="links"><div class="card-content"><div class="menu"><h3 class="menu-label">Links</h3><ul class="menu-list"><li><a class="level is-mobile" href="https://hexo.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Hexo</span></span><span class="level-right"><span class="level-item tag">hexo.io</span></span></a></li><li><a class="level is-mobile" href="https://bulma.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bulma</span></span><span class="level-right"><span class="level-item tag">bulma.io</span></span></a></li></ul></div></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">Categories</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">16</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/"><span class="level-start"><span class="level-item">数字通信</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%9D%82%E7%B1%BB/"><span class="level-start"><span class="level-item">杂类</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li><li><a class="level is-mobile" href="/categories/%E7%94%B5%E8%B7%AF/"><span class="level-start"><span class="level-item">电路</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li></ul></div></div></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">Recents</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-24T16:00:00.000Z">2025-01-25</time></p><p class="title"><a href="/2025/01/25/AXI%20DMA+AXI-S%20FIFO%E5%9B%9E%E7%8E%AF%E5%AD%A6%E4%B9%A0/">AXI DMA+AXI-S FIFO回环学习</a></p><p class="categories"><a href="/categories/FPGA/">FPGA</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-23T16:00:00.000Z">2025-01-24</time></p><p class="title"><a href="/2025/01/24/hexo%E9%83%A8%E7%BD%B2%E5%88%B0github%20page%E6%97%B6%EF%BC%8Chexo%20d%E5%90%8Epage%E9%87%8C%E9%9D%A2%E7%BB%91%E5%AE%9A%E7%9A%84%E4%B8%AA%E4%BA%BA%E5%9F%9F%E5%90%8D%E6%B6%88%E5%A4%B1%E7%9A%84%E9%97%AE%E9%A2%98/">hexo部署到github page时，hexo d后page里面绑定的个人域名消失的问题</a></p><p class="categories"><a href="/categories/%E6%9D%82%E7%B1%BB/">杂类</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-20T16:00:00.000Z">2025-01-21</time></p><p class="title"><a href="/2025/01/21/Verilog%E4%B8%ADif%E8%AF%AD%E5%8F%A5%E5%92%8Ccase%E8%AF%AD%E5%8F%A5%E7%BB%BC%E5%90%88%E5%87%BA%E7%9A%84%E7%94%B5%E8%B7%AF%E5%8C%BA%E5%88%AB/">Verilog中if语句和case语句综合出的电路区别</a></p><p class="categories"><a href="/categories/FPGA/">FPGA</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T16:00:00.000Z">2025-01-20</time></p><p class="title"><a href="/2025/01/20/ZYNQ-IP-AXI-GPIO/">ZYNQ-IP-AXI-GPIO</a></p><p class="categories"><a href="/categories/FPGA/">FPGA</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T16:00:00.000Z">2025-01-20</time></p><p class="title"><a href="/2025/01/20/ZYNQ%E4%B8%AD%E7%9A%84IO/">ZYNQ中的GPIO</a></p><p class="categories"><a href="/categories/FPGA/">FPGA</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">Archives</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2025/01/"><span class="level-start"><span class="level-item">January 2025</span></span><span class="level-end"><span class="level-item tag">12</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/12/"><span class="level-start"><span class="level-item">December 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/11/"><span class="level-start"><span class="level-item">November 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/10/"><span class="level-start"><span class="level-item">October 2024</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/09/"><span class="level-start"><span class="level-item">September 2024</span></span><span class="level-end"><span class="level-item tag">6</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/08/"><span class="level-start"><span class="level-item">August 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/07/"><span class="level-start"><span class="level-item">July 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/06/"><span class="level-start"><span class="level-item">June 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/05/"><span class="level-start"><span class="level-item">May 2024</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/04/"><span class="level-start"><span class="level-item">April 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/03/"><span class="level-start"><span class="level-item">March 2024</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">Tags</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">19</span></a></div><div class="control"><a class="tags has-addons" href="/tags/MATLAB/"><span class="tag">MATLAB</span><span class="tag">7</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Report/"><span class="tag">Report</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/ZYNQ/"><span class="tag">ZYNQ</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/bug/"><span class="tag">bug</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/coding/"><span class="tag">coding</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/"><span class="tag">数字通信</span><span class="tag">11</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%94%B5%E8%B7%AF/"><span class="tag">电路</span><span class="tag">5</span></a></div></div></div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">Subscribe for updates</h3><form action="https://feedburner.google.com/fb/a/mailverify" method="post" target="popupwindow" onsubmit="window.open(&#039;https://feedburner.google.com/fb/a/mailverify?uri=&#039;,&#039;popupwindow&#039;,&#039;scrollbars=yes,width=550,height=520&#039;);return true"><input type="hidden" value="" name="uri"><input type="hidden" name="loc" value="en_US"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Subscribe"></div></div></form></div></div></div><div class="card widget"><div class="card-content"><div class="notification is-danger">You need to set <code>client_id</code> and <code>slot_id</code> to show this AD unit. Please set it in <code>_config.yml</code>.</div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">follow.it</h3><form action="" method="post" target="_blank"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Subscribe"></div></div></form></div></div></div></div><!--!--></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/favicon.png" alt="Sawen_Blog" height="28"></a><p class="is-size-7"><span>&copy; 2025 Sawen Moerjie</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p><p class="is-size-7">© 2023</p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ppoffice/hexo-theme-icarus"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script data-pjax src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="Back to top" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script data-pjax src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "This website uses cookies to improve your experience.",
          dismiss: "Got it!",
          allow: "Allow cookies",
          deny: "Decline",
          link: "Learn more",
          policy: "Cookie Policy",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/javascript" id="MathJax-script" async>MathJax = {
      tex: {
        inlineMath: [['$', '$'], ['\\(', '\\)']]
      },
      svg: {
        fontCache: 'global'
      },
      chtml: {
        matchFontHeight: false
      }
    };</script><script src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js"></script><script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.min.js"></script><script src="/js/pjax.js"></script><!--!--><!--!--><!--!--><script data-pjax src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Type something..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script data-pjax src="/js/insight.js" defer></script><script data-pjax>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Type something...","untitled":"(Untitled)","posts":"Posts","pages":"Pages","categories":"Categories","tags":"Tags"});
        });</script></body></html>