// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "12/16/2021 17:22:43"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	resetn,
	slow_clk,
	fast_clk,
	pc_out,
	inst_out,
	read_reg1_out,
	read_reg2_out,
	write_reg_out,
	read_data1_out,
	read_data2_out,
	write_data_out,
	branch_out,
	jump_out,
	bneo,
	beqo);
input 	resetn;
input 	slow_clk;
input 	fast_clk;
output 	[31:0] pc_out;
output 	[31:0] inst_out;
output 	[4:0] read_reg1_out;
output 	[4:0] read_reg2_out;
output 	[4:0] write_reg_out;
output 	[31:0] read_data1_out;
output 	[31:0] read_data2_out;
output 	[31:0] write_data_out;
output 	branch_out;
output 	jump_out;
output 	bneo;
output 	beqo;

// Design Ports Information
// pc_out[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[9]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[14]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[16]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[18]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[19]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[20]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[22]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[23]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[24]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[25]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[26]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[27]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[28]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[29]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[30]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[31]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[8]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[9]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[10]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[11]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[13]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[14]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[16]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[17]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[18]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[19]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[20]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[21]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[22]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[23]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[24]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[27]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[28]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[30]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst_out[31]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1_out[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1_out[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1_out[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1_out[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1_out[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2_out[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2_out[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2_out[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2_out[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2_out[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_out[0]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_out[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_out[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_out[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_out[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[6]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[7]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[8]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[9]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[11]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[13]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[14]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[16]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[17]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[18]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[19]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[20]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[21]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[22]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[23]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[24]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[25]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[26]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[27]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[28]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[29]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[30]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1_out[31]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[2]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[5]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[8]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[9]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[10]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[11]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[12]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[14]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[15]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[16]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[17]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[18]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[19]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[20]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[21]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[22]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[23]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[24]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[25]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[26]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[27]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[28]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[29]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[30]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2_out[31]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[6]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[8]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[10]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[11]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[12]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[13]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[14]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[15]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[16]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[17]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[18]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[19]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[20]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[21]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[22]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[23]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[24]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[25]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[26]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[27]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[28]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[29]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[30]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_out[31]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_out	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_out	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bneo	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// beqo	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slow_clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fast_clk	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \slow_clk~input_o ;
wire \slow_clk~inputCLKENA0_outclk ;
wire \fast_clk~input_o ;
wire \fast_clk~inputCLKENA0_outclk ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~17_sumout ;
wire \Add1~9_sumout ;
wire \Add1~1_sumout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \controller|ALUsrc~2_combout ;
wire \controller|Mux1~0_combout ;
wire \controller|Mux5~0_combout ;
wire \controller|Mux5~1_combout ;
wire \controller|ALUControl[2]~7_combout ;
wire \controller|Mux0~0_combout ;
wire \controller|ALUControl[3]~2_combout ;
wire \controller|ALUControl[3]~3_combout ;
wire \controller|ALUControl[1]~5_combout ;
wire \controller|ALUControl[1]~4_combout ;
wire \controller|ALUControl[1]~6_combout ;
wire \mainALU|Mux158~1_combout ;
wire \controller|Mux7~0_combout ;
wire \controller|ALUControl[0]~0_combout ;
wire \controller|ALUControl[0]~1_combout ;
wire \registers|registers[4][2]~feeder_combout ;
wire \resetn~input_o ;
wire \resetn~inputCLKENA0_outclk ;
wire \writeReg[1]~1_combout ;
wire \controller|RegWrite~0_combout ;
wire \writeReg[4]~4_combout ;
wire \writeReg[3]~3_combout ;
wire \writeReg[0]~0_combout ;
wire \writeReg[2]~2_combout ;
wire \registers|Decoder0~24_combout ;
wire \registers|registers[4][2]~q ;
wire \registers|registers[6][2]~feeder_combout ;
wire \registers|Decoder0~26_combout ;
wire \registers|registers[6][2]~q ;
wire \registers|Decoder0~25_combout ;
wire \registers|registers[5][2]~q ;
wire \registers|Decoder0~27_combout ;
wire \registers|registers[7][2]~q ;
wire \registers|Mux61~7_combout ;
wire \registers|Decoder0~29_combout ;
wire \registers|registers[1][2]~q ;
wire \registers|Decoder0~30_combout ;
wire \registers|registers[2][2]~q ;
wire \registers|Decoder0~31_combout ;
wire \registers|registers[3][2]~q ;
wire \registers|Decoder0~28_combout ;
wire \registers|registers[0][2]~q ;
wire \registers|Mux61~8_combout ;
wire \registers|Decoder0~20_combout ;
wire \registers|registers[12][2]~q ;
wire \registers|Decoder0~23_combout ;
wire \registers|registers[15][2]~q ;
wire \registers|Decoder0~21_combout ;
wire \registers|registers[13][2]~q ;
wire \registers|Mux61~6_combout ;
wire \registers|Mux61~9_combout ;
wire \controller|ALUsrc~0_combout ;
wire \registers|registers[8][2]~feeder_combout ;
wire \registers|Decoder0~16_combout ;
wire \registers|registers[8][2]~q ;
wire \registers|registers[9][2]~feeder_combout ;
wire \registers|Decoder0~17_combout ;
wire \registers|registers[9][2]~q ;
wire \registers|registers[11][2]~feeder_combout ;
wire \registers|Decoder0~19_combout ;
wire \registers|registers[11][2]~q ;
wire \registers|registers[10][2]~feeder_combout ;
wire \registers|Decoder0~18_combout ;
wire \registers|registers[10][2]~q ;
wire \registers|Mux61~11_combout ;
wire \registers|Mux61~5_combout ;
wire \registers|Decoder0~10_combout ;
wire \registers|registers[26][2]~q ;
wire \registers|Decoder0~11_combout ;
wire \registers|registers[30][2]~q ;
wire \registers|Decoder0~8_combout ;
wire \registers|registers[18][2]~q ;
wire \registers|Decoder0~9_combout ;
wire \registers|registers[22][2]~q ;
wire \registers|Mux61~2_combout ;
wire \registers|registers[28][2]~feeder_combout ;
wire \registers|Decoder0~3_combout ;
wire \registers|registers[28][2]~q ;
wire \registers|Decoder0~1_combout ;
wire \registers|registers[20][2]~q ;
wire \registers|Decoder0~2_combout ;
wire \registers|registers[24][2]~q ;
wire \registers|Decoder0~0_combout ;
wire \registers|registers[16][2]~q ;
wire \registers|Mux61~0_combout ;
wire \registers|registers[29][2]~feeder_combout ;
wire \registers|Decoder0~7_combout ;
wire \registers|registers[29][2]~q ;
wire \registers|registers[21][2]~feeder_combout ;
wire \registers|Decoder0~5_combout ;
wire \registers|registers[21][2]~q ;
wire \registers|Decoder0~6_combout ;
wire \registers|registers[25][2]~q ;
wire \registers|registers[17][2]~feeder_combout ;
wire \registers|Decoder0~4_combout ;
wire \registers|registers[17][2]~q ;
wire \registers|Mux61~1_combout ;
wire \registers|registers[19][2]~feeder_combout ;
wire \registers|Decoder0~12_combout ;
wire \registers|registers[19][2]~q ;
wire \registers|Decoder0~14_combout ;
wire \registers|registers[27][2]~q ;
wire \registers|registers[31][2]~feeder_combout ;
wire \registers|Decoder0~15_combout ;
wire \registers|registers[31][2]~q ;
wire \registers|Decoder0~13_combout ;
wire \registers|registers[23][2]~q ;
wire \registers|Mux61~3_combout ;
wire \registers|Mux61~4_combout ;
wire \ALUbaseInput[2]~25_combout ;
wire \controller|Mux5~2_combout ;
wire \controller|Mux1~1_combout ;
wire \mainALU|Mux156~6_combout ;
wire \mainALU|Mux155~5_combout ;
wire \mainALU|Mux155~2_combout ;
wire \mainALU|Mux155~1_combout ;
wire \mainALU|Mux155~10_combout ;
wire \controller|Equal10~0_combout ;
wire \mainALU|Mux156~7_combout ;
wire \registers|registers[18][7]~q ;
wire \registers|registers[22][7]~q ;
wire \registers|registers[30][7]~q ;
wire \registers|registers[26][7]~q ;
wire \registers|Mux56~2_combout ;
wire \registers|registers[27][7]~q ;
wire \registers|registers[31][7]~feeder_combout ;
wire \registers|registers[31][7]~q ;
wire \registers|registers[23][7]~feeder_combout ;
wire \registers|registers[23][7]~q ;
wire \registers|registers[19][7]~feeder_combout ;
wire \registers|registers[19][7]~q ;
wire \registers|Mux56~3_combout ;
wire \registers|registers[17][7]~feeder_combout ;
wire \registers|registers[17][7]~q ;
wire \registers|registers[25][7]~q ;
wire \registers|registers[29][7]~q ;
wire \registers|registers[21][7]~feeder_combout ;
wire \registers|registers[21][7]~q ;
wire \registers|Mux56~1_combout ;
wire \registers|registers[24][7]~q ;
wire \registers|registers[20][7]~q ;
wire \registers|registers[28][7]~q ;
wire \registers|registers[16][7]~q ;
wire \registers|Mux56~0_combout ;
wire \registers|Mux56~4_combout ;
wire \registers|registers[8][7]~q ;
wire \registers|registers[9][7]~q ;
wire \registers|registers[10][7]~feeder_combout ;
wire \registers|registers[10][7]~q ;
wire \registers|Mux56~11_combout ;
wire \registers|Mux56~5_combout ;
wire \registers|registers[7][7]~q ;
wire \registers|registers[6][7]~q ;
wire \registers|registers[4][7]~q ;
wire \registers|registers[5][7]~q ;
wire \registers|Mux56~7_combout ;
wire \registers|registers[13][7]~q ;
wire \registers|registers[12][7]~q ;
wire \registers|registers[15][7]~q ;
wire \registers|Decoder0~22_combout ;
wire \registers|registers[14][7]~q ;
wire \registers|Mux56~6_combout ;
wire \registers|registers[3][7]~q ;
wire \registers|registers[2][7]~q ;
wire \registers|registers[1][7]~q ;
wire \registers|registers[0][7]~feeder_combout ;
wire \registers|registers[0][7]~q ;
wire \registers|Mux56~8_combout ;
wire \registers|Mux56~9_combout ;
wire \ALUbaseInput[7]~14_combout ;
wire \registers|registers[30][6]~q ;
wire \registers|registers[18][6]~feeder_combout ;
wire \registers|registers[18][6]~q ;
wire \registers|registers[22][6]~q ;
wire \registers|registers[26][6]~q ;
wire \registers|Mux25~2_combout ;
wire \registers|registers[24][6]~q ;
wire \registers|registers[20][6]~q ;
wire \registers|registers[16][6]~q ;
wire \registers|Mux25~0_combout ;
wire \registers|registers[25][6]~q ;
wire \registers|registers[29][6]~q ;
wire \registers|registers[17][6]~q ;
wire \registers|registers[21][6]~q ;
wire \registers|Mux25~1_combout ;
wire \registers|registers[31][6]~q ;
wire \registers|registers[27][6]~q ;
wire \registers|registers[19][6]~q ;
wire \registers|registers[23][6]~q ;
wire \registers|Mux25~3_combout ;
wire \registers|Mux25~9_combout ;
wire \registers|registers[12][6]~q ;
wire \registers|registers[15][6]~q ;
wire \registers|registers[14][6]~q ;
wire \registers|registers[13][6]~q ;
wire \registers|Mux25~5_combout ;
wire \registers|registers[8][6]~q ;
wire \registers|registers[11][6]~q ;
wire \registers|registers[9][6]~q ;
wire \registers|registers[10][6]~q ;
wire \registers|Mux25~4_combout ;
wire \registers|registers[7][6]~q ;
wire \registers|registers[5][6]~q ;
wire \registers|registers[4][6]~q ;
wire \registers|registers[6][6]~q ;
wire \registers|Mux25~6_combout ;
wire \registers|registers[1][6]~q ;
wire \registers|registers[0][6]~q ;
wire \registers|registers[2][6]~q ;
wire \registers|registers[3][6]~q ;
wire \registers|Mux25~7_combout ;
wire \registers|Mux25~10_combout ;
wire \registers|Mux25~8_combout ;
wire \registers|registers[8][5]~q ;
wire \registers|registers[9][5]~q ;
wire \registers|registers[10][5]~q ;
wire \registers|Mux26~4_combout ;
wire \registers|registers[15][5]~q ;
wire \registers|registers[14][5]~q ;
wire \registers|registers[12][5]~q ;
wire \registers|registers[13][5]~q ;
wire \registers|Mux26~5_combout ;
wire \registers|registers[1][5]~q ;
wire \registers|registers[2][5]~q ;
wire \registers|registers[0][5]~q ;
wire \registers|registers[3][5]~feeder_combout ;
wire \registers|registers[3][5]~q ;
wire \registers|Mux26~7_combout ;
wire \registers|registers[5][5]~q ;
wire \registers|registers[7][5]~q ;
wire \registers|registers[6][5]~q ;
wire \registers|registers[4][5]~q ;
wire \registers|Mux26~6_combout ;
wire \registers|Mux26~10_combout ;
wire \registers|registers[22][5]~q ;
wire \registers|registers[30][5]~q ;
wire \registers|registers[18][5]~q ;
wire \registers|registers[26][5]~q ;
wire \registers|Mux26~2_combout ;
wire \registers|registers[24][5]~q ;
wire \registers|registers[28][5]~feeder_combout ;
wire \registers|registers[28][5]~q ;
wire \registers|registers[20][5]~q ;
wire \registers|registers[16][5]~q ;
wire \registers|Mux26~0_combout ;
wire \registers|registers[31][5]~q ;
wire \registers|registers[27][5]~q ;
wire \registers|registers[23][5]~q ;
wire \registers|registers[19][5]~feeder_combout ;
wire \registers|registers[19][5]~q ;
wire \registers|Mux26~3_combout ;
wire \registers|registers[17][5]~q ;
wire \registers|registers[21][5]~q ;
wire \registers|registers[29][5]~feeder_combout ;
wire \registers|registers[29][5]~q ;
wire \registers|registers[25][5]~q ;
wire \registers|Mux26~1_combout ;
wire \registers|Mux26~9_combout ;
wire \registers|Mux26~8_combout ;
wire \registers|registers[9][4]~feeder_combout ;
wire \registers|registers[9][4]~q ;
wire \registers|registers[10][4]~q ;
wire \registers|registers[11][4]~feeder_combout ;
wire \registers|registers[11][4]~q ;
wire \registers|registers[8][4]~q ;
wire \registers|Mux59~11_combout ;
wire \registers|Mux59~5_combout ;
wire \registers|registers[26][4]~q ;
wire \registers|registers[22][4]~q ;
wire \registers|registers[18][4]~q ;
wire \registers|registers[30][4]~q ;
wire \registers|Mux59~2_combout ;
wire \registers|registers[21][4]~q ;
wire \registers|registers[29][4]~q ;
wire \registers|registers[17][4]~q ;
wire \registers|registers[25][4]~q ;
wire \registers|Mux59~1_combout ;
wire \registers|registers[16][4]~q ;
wire \registers|registers[24][4]~feeder_combout ;
wire \registers|registers[24][4]~q ;
wire \registers|registers[20][4]~feeder_combout ;
wire \registers|registers[20][4]~q ;
wire \registers|registers[28][4]~feeder_combout ;
wire \registers|registers[28][4]~q ;
wire \registers|Mux59~0_combout ;
wire \registers|registers[23][4]~feeder_combout ;
wire \registers|registers[23][4]~q ;
wire \registers|registers[19][4]~q ;
wire \registers|registers[31][4]~feeder_combout ;
wire \registers|registers[31][4]~q ;
wire \registers|registers[27][4]~feeder_combout ;
wire \registers|registers[27][4]~q ;
wire \registers|Mux59~3_combout ;
wire \registers|Mux59~4_combout ;
wire \registers|registers[15][4]~q ;
wire \registers|registers[12][4]~feeder_combout ;
wire \registers|registers[12][4]~q ;
wire \registers|registers[13][4]~feeder_combout ;
wire \registers|registers[13][4]~q ;
wire \registers|Mux59~6_combout ;
wire \registers|registers[5][4]~feeder_combout ;
wire \registers|registers[5][4]~q ;
wire \registers|registers[4][4]~q ;
wire \registers|registers[7][4]~q ;
wire \registers|registers[6][4]~q ;
wire \registers|Mux59~7_combout ;
wire \registers|registers[1][4]~q ;
wire \registers|registers[2][4]~q ;
wire \registers|registers[0][4]~q ;
wire \registers|registers[3][4]~feeder_combout ;
wire \registers|registers[3][4]~q ;
wire \registers|Mux59~8_combout ;
wire \registers|Mux59~9_combout ;
wire \ALUbaseInput[4]~21_combout ;
wire \registers|registers[10][3]~feeder_combout ;
wire \registers|registers[10][3]~q ;
wire \registers|registers[11][3]~q ;
wire \registers|registers[9][3]~q ;
wire \registers|registers[8][3]~q ;
wire \registers|Mux28~4_combout ;
wire \registers|registers[2][3]~q ;
wire \registers|registers[3][3]~q ;
wire \registers|registers[0][3]~q ;
wire \registers|registers[1][3]~feeder_combout ;
wire \registers|registers[1][3]~q ;
wire \registers|Mux28~7_combout ;
wire \registers|registers[5][3]~q ;
wire \registers|registers[4][3]~q ;
wire \registers|registers[7][3]~q ;
wire \registers|registers[6][3]~feeder_combout ;
wire \registers|registers[6][3]~q ;
wire \registers|Mux28~6_combout ;
wire \registers|Mux28~10_combout ;
wire \registers|registers[15][3]~feeder_combout ;
wire \registers|registers[15][3]~q ;
wire \registers|registers[13][3]~feeder_combout ;
wire \registers|registers[13][3]~q ;
wire \registers|registers[12][3]~feeder_combout ;
wire \registers|registers[12][3]~q ;
wire \registers|registers[14][3]~feeder_combout ;
wire \registers|registers[14][3]~q ;
wire \registers|Mux28~5_combout ;
wire \registers|registers[25][3]~q ;
wire \registers|registers[17][3]~q ;
wire \registers|registers[29][3]~q ;
wire \registers|registers[21][3]~q ;
wire \registers|Mux28~1_combout ;
wire \registers|registers[19][3]~feeder_combout ;
wire \registers|registers[19][3]~q ;
wire \registers|registers[23][3]~q ;
wire \registers|registers[31][3]~q ;
wire \registers|registers[27][3]~q ;
wire \registers|Mux28~3_combout ;
wire \registers|registers[20][3]~q ;
wire \registers|registers[28][3]~feeder_combout ;
wire \registers|registers[28][3]~q ;
wire \registers|registers[16][3]~q ;
wire \registers|registers[24][3]~feeder_combout ;
wire \registers|registers[24][3]~q ;
wire \registers|Mux28~0_combout ;
wire \registers|registers[26][3]~feeder_combout ;
wire \registers|registers[26][3]~q ;
wire \registers|registers[18][3]~q ;
wire \registers|registers[22][3]~q ;
wire \registers|Mux28~2_combout ;
wire \registers|Mux28~9_combout ;
wire \registers|Mux28~8_combout ;
wire \mainALU|Add0~10 ;
wire \mainALU|Add0~14 ;
wire \mainALU|Add0~18 ;
wire \mainALU|Add0~22 ;
wire \mainALU|Add0~26 ;
wire \mainALU|Add0~29_sumout ;
wire \mainALU|Mux152~5_combout ;
wire \mainALU|Mux156~0_combout ;
wire \mainALU|Mux155~4_combout ;
wire \mainALU|Mux155~3_combout ;
wire \Mux15~0_combout ;
wire \ALUbaseInput[16]~3_combout ;
wire \registers|registers[19][12]~q ;
wire \registers|registers[31][12]~q ;
wire \registers|registers[23][12]~q ;
wire \registers|registers[27][12]~q ;
wire \registers|Mux51~3_combout ;
wire \registers|registers[18][12]~q ;
wire \registers|registers[26][12]~q ;
wire \registers|registers[30][12]~feeder_combout ;
wire \registers|registers[30][12]~q ;
wire \registers|registers[22][12]~q ;
wire \registers|Mux51~2_combout ;
wire \registers|registers[17][12]~feeder_combout ;
wire \registers|registers[17][12]~q ;
wire \registers|registers[21][12]~q ;
wire \registers|registers[29][12]~q ;
wire \registers|registers[25][12]~q ;
wire \registers|Mux51~1_combout ;
wire \registers|registers[28][12]~q ;
wire \registers|registers[16][12]~q ;
wire \registers|registers[20][12]~q ;
wire \registers|registers[24][12]~q ;
wire \registers|Mux51~0_combout ;
wire \registers|Mux51~4_combout ;
wire \registers|registers[8][12]~feeder_combout ;
wire \registers|registers[8][12]~q ;
wire \registers|registers[9][12]~feeder_combout ;
wire \registers|registers[9][12]~q ;
wire \registers|registers[11][12]~q ;
wire \registers|registers[10][12]~q ;
wire \registers|Mux51~11_combout ;
wire \registers|Mux51~5_combout ;
wire \ALUbaseInput[12]~22_combout ;
wire \registers|Mux19~0_combout ;
wire \registers|Mux19~1_combout ;
wire \registers|Mux19~2_combout ;
wire \registers|Mux19~3_combout ;
wire \registers|Mux19~10_combout ;
wire \registers|registers[2][12]~q ;
wire \registers|registers[3][12]~q ;
wire \registers|registers[1][12]~q ;
wire \registers|registers[0][12]~q ;
wire \registers|Mux19~7_combout ;
wire \registers|Mux19~4_combout ;
wire \registers|registers[15][12]~q ;
wire \registers|registers[13][12]~q ;
wire \registers|registers[14][12]~q ;
wire \registers|Mux19~5_combout ;
wire \registers|registers[5][12]~feeder_combout ;
wire \registers|registers[5][12]~q ;
wire \registers|registers[7][12]~feeder_combout ;
wire \registers|registers[7][12]~q ;
wire \registers|registers[6][12]~q ;
wire \registers|registers[4][12]~q ;
wire \registers|Mux19~6_combout ;
wire \registers|Mux19~9_combout ;
wire \registers|Mux19~8_combout ;
wire \registers|registers[28][11]~feeder_combout ;
wire \registers|registers[28][11]~q ;
wire \registers|registers[16][11]~q ;
wire \registers|registers[20][11]~q ;
wire \registers|Mux20~0_combout ;
wire \registers|registers[25][11]~q ;
wire \registers|registers[21][11]~q ;
wire \registers|registers[29][11]~q ;
wire \registers|registers[17][11]~q ;
wire \registers|Mux20~1_combout ;
wire \registers|registers[30][11]~q ;
wire \registers|registers[18][11]~feeder_combout ;
wire \registers|registers[18][11]~q ;
wire \registers|registers[26][11]~feeder_combout ;
wire \registers|registers[26][11]~q ;
wire \registers|registers[22][11]~feeder_combout ;
wire \registers|registers[22][11]~q ;
wire \registers|Mux20~2_combout ;
wire \registers|registers[23][11]~q ;
wire \registers|registers[19][11]~q ;
wire \registers|registers[27][11]~feeder_combout ;
wire \registers|registers[27][11]~q ;
wire \registers|registers[31][11]~feeder_combout ;
wire \registers|registers[31][11]~q ;
wire \registers|Mux20~3_combout ;
wire \registers|Mux20~10_combout ;
wire \registers|registers[7][11]~q ;
wire \registers|registers[5][11]~q ;
wire \registers|registers[6][11]~q ;
wire \registers|registers[4][11]~feeder_combout ;
wire \registers|registers[4][11]~q ;
wire \registers|Mux20~6_combout ;
wire \registers|registers[11][11]~q ;
wire \registers|registers[10][11]~q ;
wire \registers|registers[9][11]~q ;
wire \registers|registers[8][11]~q ;
wire \registers|Mux20~4_combout ;
wire \registers|registers[15][11]~q ;
wire \registers|registers[12][11]~q ;
wire \registers|registers[14][11]~q ;
wire \registers|registers[13][11]~q ;
wire \registers|Mux20~5_combout ;
wire \registers|registers[2][11]~feeder_combout ;
wire \registers|registers[2][11]~q ;
wire \registers|registers[0][11]~feeder_combout ;
wire \registers|registers[0][11]~q ;
wire \registers|registers[1][11]~q ;
wire \registers|registers[3][11]~q ;
wire \registers|Mux20~7_combout ;
wire \registers|Mux20~9_combout ;
wire \registers|Mux20~8_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \registers|registers[31][1]~feeder_combout ;
wire \registers|registers[31][1]~q ;
wire \registers|registers[19][1]~feeder_combout ;
wire \registers|registers[19][1]~q ;
wire \registers|registers[23][1]~feeder_combout ;
wire \registers|registers[23][1]~q ;
wire \registers|registers[27][1]~q ;
wire \registers|Mux62~3_combout ;
wire \registers|registers[26][1]~q ;
wire \registers|registers[30][1]~q ;
wire \registers|registers[18][1]~q ;
wire \registers|registers[22][1]~q ;
wire \registers|Mux62~2_combout ;
wire \registers|registers[28][1]~feeder_combout ;
wire \registers|registers[28][1]~q ;
wire \registers|registers[16][1]~feeder_combout ;
wire \registers|registers[16][1]~q ;
wire \registers|registers[20][1]~q ;
wire \registers|registers[24][1]~q ;
wire \registers|Mux62~0_combout ;
wire \registers|registers[17][1]~q ;
wire \registers|registers[29][1]~feeder_combout ;
wire \registers|registers[29][1]~q ;
wire \registers|registers[21][1]~feeder_combout ;
wire \registers|registers[21][1]~q ;
wire \registers|registers[25][1]~q ;
wire \registers|Mux62~1_combout ;
wire \registers|Mux62~4_combout ;
wire \registers|registers[10][1]~feeder_combout ;
wire \registers|registers[10][1]~q ;
wire \registers|registers[9][1]~feeder_combout ;
wire \registers|registers[9][1]~q ;
wire \registers|registers[8][1]~q ;
wire \registers|registers[11][1]~feeder_combout ;
wire \registers|registers[11][1]~q ;
wire \registers|Mux62~11_combout ;
wire \registers|Mux62~5_combout ;
wire \registers|Mux62~10_combout ;
wire \registers|Mux61~10_combout ;
wire \registers|Mux60~6_combout ;
wire \registers|Mux60~7_combout ;
wire \registers|Mux60~8_combout ;
wire \registers|Mux60~9_combout ;
wire \registers|Mux60~11_combout ;
wire \registers|Mux60~5_combout ;
wire \registers|Mux60~10_combout ;
wire \registers|Mux59~10_combout ;
wire \registers|Mux58~3_combout ;
wire \registers|Mux58~0_combout ;
wire \registers|Mux58~2_combout ;
wire \registers|Mux58~1_combout ;
wire \registers|Mux58~4_combout ;
wire \registers|Mux58~7_combout ;
wire \registers|Mux58~8_combout ;
wire \registers|Mux58~6_combout ;
wire \registers|Mux58~9_combout ;
wire \registers|Mux58~10_combout ;
wire \registers|Mux57~8_combout ;
wire \registers|Mux57~7_combout ;
wire \registers|Mux57~6_combout ;
wire \registers|Mux57~9_combout ;
wire \registers|Mux57~11_combout ;
wire \registers|Mux57~5_combout ;
wire \registers|Mux57~10_combout ;
wire \registers|Mux56~10_combout ;
wire \registers|registers[10][8]~feeder_combout ;
wire \registers|registers[10][8]~q ;
wire \registers|registers[11][8]~feeder_combout ;
wire \registers|registers[11][8]~q ;
wire \registers|registers[8][8]~q ;
wire \registers|registers[9][8]~feeder_combout ;
wire \registers|registers[9][8]~q ;
wire \registers|Mux55~11_combout ;
wire \registers|Mux55~5_combout ;
wire \registers|registers[5][8]~q ;
wire \registers|registers[6][8]~q ;
wire \registers|registers[4][8]~feeder_combout ;
wire \registers|registers[4][8]~q ;
wire \registers|registers[7][8]~q ;
wire \registers|Mux55~7_combout ;
wire \registers|registers[1][8]~q ;
wire \registers|registers[2][8]~q ;
wire \registers|registers[3][8]~q ;
wire \registers|registers[0][8]~feeder_combout ;
wire \registers|registers[0][8]~q ;
wire \registers|Mux55~8_combout ;
wire \registers|registers[12][8]~q ;
wire \registers|registers[14][8]~q ;
wire \registers|registers[15][8]~feeder_combout ;
wire \registers|registers[15][8]~q ;
wire \registers|registers[13][8]~q ;
wire \registers|Mux55~6_combout ;
wire \registers|Mux55~9_combout ;
wire \registers|registers[27][8]~q ;
wire \registers|registers[23][8]~q ;
wire \registers|registers[31][8]~q ;
wire \registers|registers[19][8]~q ;
wire \registers|Mux55~3_combout ;
wire \registers|registers[20][8]~q ;
wire \registers|registers[28][8]~q ;
wire \registers|registers[24][8]~q ;
wire \registers|Mux55~0_combout ;
wire \registers|registers[21][8]~q ;
wire \registers|registers[17][8]~q ;
wire \registers|registers[25][8]~feeder_combout ;
wire \registers|registers[25][8]~q ;
wire \registers|registers[29][8]~q ;
wire \registers|Mux55~1_combout ;
wire \registers|registers[30][8]~q ;
wire \registers|registers[26][8]~q ;
wire \registers|registers[18][8]~feeder_combout ;
wire \registers|registers[18][8]~q ;
wire \registers|registers[22][8]~q ;
wire \registers|Mux55~2_combout ;
wire \registers|Mux55~4_combout ;
wire \registers|Mux55~10_combout ;
wire \registers|registers[11][10]~q ;
wire \registers|registers[10][10]~feeder_combout ;
wire \registers|registers[10][10]~q ;
wire \registers|registers[9][10]~q ;
wire \registers|registers[8][10]~q ;
wire \registers|Mux53~11_combout ;
wire \registers|Mux53~5_combout ;
wire \registers|registers[28][10]~feeder_combout ;
wire \registers|registers[28][10]~q ;
wire \registers|registers[24][10]~q ;
wire \registers|registers[20][10]~q ;
wire \registers|registers[16][10]~q ;
wire \registers|Mux53~0_combout ;
wire \registers|registers[21][10]~q ;
wire \registers|registers[29][10]~q ;
wire \registers|registers[17][10]~feeder_combout ;
wire \registers|registers[17][10]~q ;
wire \registers|registers[25][10]~feeder_combout ;
wire \registers|registers[25][10]~q ;
wire \registers|Mux53~1_combout ;
wire \registers|registers[19][10]~q ;
wire \registers|registers[27][10]~feeder_combout ;
wire \registers|registers[27][10]~q ;
wire \registers|registers[31][10]~feeder_combout ;
wire \registers|registers[31][10]~q ;
wire \registers|registers[23][10]~q ;
wire \registers|Mux53~3_combout ;
wire \registers|registers[22][10]~feeder_combout ;
wire \registers|registers[22][10]~q ;
wire \registers|registers[26][10]~q ;
wire \registers|registers[30][10]~feeder_combout ;
wire \registers|registers[30][10]~q ;
wire \registers|registers[18][10]~q ;
wire \registers|Mux53~2_combout ;
wire \registers|Mux53~4_combout ;
wire \ALUbaseInput[10]~34_combout ;
wire \registers|Mux21~1_combout ;
wire \registers|Mux21~0_combout ;
wire \registers|Mux21~4_combout ;
wire \registers|registers[3][10]~q ;
wire \registers|registers[2][10]~q ;
wire \registers|registers[0][10]~q ;
wire \registers|Mux21~7_combout ;
wire \registers|registers[6][10]~q ;
wire \registers|registers[5][10]~q ;
wire \registers|registers[4][10]~q ;
wire \registers|registers[7][10]~q ;
wire \registers|Mux21~6_combout ;
wire \registers|registers[15][10]~feeder_combout ;
wire \registers|registers[15][10]~q ;
wire \registers|registers[12][10]~feeder_combout ;
wire \registers|registers[12][10]~q ;
wire \registers|registers[14][10]~q ;
wire \registers|registers[13][10]~feeder_combout ;
wire \registers|registers[13][10]~q ;
wire \registers|Mux21~5_combout ;
wire \registers|Mux21~9_combout ;
wire \registers|Mux21~2_combout ;
wire \registers|Mux21~3_combout ;
wire \registers|Mux21~10_combout ;
wire \registers|Mux21~8_combout ;
wire \registers|registers[29][9]~q ;
wire \registers|registers[21][9]~q ;
wire \registers|registers[25][9]~q ;
wire \registers|registers[17][9]~q ;
wire \registers|Mux54~1_combout ;
wire \registers|registers[18][9]~feeder_combout ;
wire \registers|registers[18][9]~q ;
wire \registers|registers[26][9]~feeder_combout ;
wire \registers|registers[26][9]~q ;
wire \registers|registers[22][9]~q ;
wire \registers|registers[30][9]~feeder_combout ;
wire \registers|registers[30][9]~q ;
wire \registers|Mux54~2_combout ;
wire \registers|registers[24][9]~feeder_combout ;
wire \registers|registers[24][9]~q ;
wire \registers|registers[28][9]~feeder_combout ;
wire \registers|registers[28][9]~q ;
wire \registers|registers[20][9]~q ;
wire \registers|registers[16][9]~q ;
wire \registers|Mux54~0_combout ;
wire \registers|registers[31][9]~q ;
wire \registers|registers[23][9]~q ;
wire \registers|registers[27][9]~q ;
wire \registers|registers[19][9]~q ;
wire \registers|Mux54~3_combout ;
wire \registers|Mux54~4_combout ;
wire \registers|registers[2][9]~q ;
wire \registers|registers[0][9]~q ;
wire \registers|registers[1][9]~feeder_combout ;
wire \registers|registers[1][9]~q ;
wire \registers|registers[3][9]~q ;
wire \registers|Mux54~8_combout ;
wire \registers|registers[14][9]~feeder_combout ;
wire \registers|registers[14][9]~q ;
wire \registers|registers[13][9]~q ;
wire \registers|registers[15][9]~q ;
wire \registers|registers[12][9]~q ;
wire \registers|Mux54~6_combout ;
wire \registers|registers[7][9]~q ;
wire \registers|registers[4][9]~feeder_combout ;
wire \registers|registers[4][9]~q ;
wire \registers|registers[5][9]~feeder_combout ;
wire \registers|registers[5][9]~q ;
wire \registers|registers[6][9]~feeder_combout ;
wire \registers|registers[6][9]~q ;
wire \registers|Mux54~7_combout ;
wire \registers|Mux54~9_combout ;
wire \ALUbaseInput[9]~33_combout ;
wire \registers|registers[11][9]~q ;
wire \registers|registers[10][9]~q ;
wire \registers|registers[9][9]~feeder_combout ;
wire \registers|registers[9][9]~q ;
wire \registers|Mux22~5_combout ;
wire \registers|Mux22~6_combout ;
wire \registers|Mux22~8_combout ;
wire \registers|Mux22~7_combout ;
wire \registers|Mux22~9_combout ;
wire \registers|Mux22~3_combout ;
wire \registers|Mux22~0_combout ;
wire \registers|Mux22~1_combout ;
wire \registers|Mux22~2_combout ;
wire \registers|Mux22~4_combout ;
wire \registers|Mux22~10_combout ;
wire \ALUbaseInput[8]~18_combout ;
wire \mainALU|Add0~30 ;
wire \mainALU|Add0~34 ;
wire \mainALU|Add0~38 ;
wire \mainALU|Add0~41_sumout ;
wire \mainALU|Mux149~5_combout ;
wire \registers|Mux52~11_combout ;
wire \registers|Mux52~5_combout ;
wire \registers|Mux52~6_combout ;
wire \registers|Mux52~8_combout ;
wire \registers|Mux52~7_combout ;
wire \registers|Mux52~9_combout ;
wire \registers|Mux52~10_combout ;
wire \registers|Mux42~0_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \controller|ALUsrc~1_combout ;
wire \branch~0_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \registers|registers[24][14]~q ;
wire \registers|registers[16][14]~q ;
wire \registers|registers[20][14]~q ;
wire \registers|registers[28][14]~q ;
wire \registers|Mux17~0_combout ;
wire \registers|registers[30][14]~q ;
wire \registers|registers[18][14]~feeder_combout ;
wire \registers|registers[18][14]~q ;
wire \registers|registers[26][14]~q ;
wire \registers|registers[22][14]~q ;
wire \registers|Mux17~2_combout ;
wire \registers|registers[19][14]~feeder_combout ;
wire \registers|registers[19][14]~q ;
wire \registers|registers[23][14]~q ;
wire \registers|registers[31][14]~feeder_combout ;
wire \registers|registers[31][14]~q ;
wire \registers|registers[27][14]~q ;
wire \registers|Mux17~3_combout ;
wire \registers|Mux17~10_combout ;
wire \registers|registers[21][14]~q ;
wire \registers|registers[25][14]~q ;
wire \registers|registers[29][14]~feeder_combout ;
wire \registers|registers[29][14]~q ;
wire \registers|registers[17][14]~feeder_combout ;
wire \registers|registers[17][14]~q ;
wire \registers|Mux17~1_combout ;
wire \registers|registers[12][14]~q ;
wire \registers|registers[15][14]~q ;
wire \registers|registers[13][14]~q ;
wire \registers|registers[14][14]~q ;
wire \registers|Mux17~5_combout ;
wire \registers|registers[6][14]~feeder_combout ;
wire \registers|registers[6][14]~q ;
wire \registers|registers[4][14]~q ;
wire \registers|registers[5][14]~q ;
wire \registers|Mux17~6_combout ;
wire \registers|registers[1][14]~q ;
wire \registers|registers[3][14]~q ;
wire \registers|registers[2][14]~q ;
wire \registers|registers[0][14]~feeder_combout ;
wire \registers|registers[0][14]~q ;
wire \registers|Mux17~7_combout ;
wire \registers|registers[11][14]~feeder_combout ;
wire \registers|registers[11][14]~q ;
wire \registers|registers[10][14]~feeder_combout ;
wire \registers|registers[10][14]~q ;
wire \registers|registers[8][14]~feeder_combout ;
wire \registers|registers[8][14]~q ;
wire \registers|registers[9][14]~q ;
wire \registers|Mux17~4_combout ;
wire \registers|Mux17~9_combout ;
wire \registers|Mux17~8_combout ;
wire \pcAddr[14]~14_combout ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \registers|registers[2][15]~q ;
wire \registers|registers[0][15]~q ;
wire \registers|registers[1][15]~q ;
wire \registers|registers[3][15]~q ;
wire \registers|Mux16~6_combout ;
wire \registers|registers[6][15]~q ;
wire \registers|registers[7][15]~q ;
wire \registers|registers[4][15]~q ;
wire \registers|registers[5][15]~q ;
wire \registers|Mux16~8_combout ;
wire \registers|registers[14][15]~q ;
wire \registers|registers[12][15]~q ;
wire \registers|registers[13][15]~q ;
wire \registers|registers[15][15]~q ;
wire \registers|Mux16~7_combout ;
wire \registers|registers[8][15]~feeder_combout ;
wire \registers|registers[8][15]~q ;
wire \registers|registers[10][15]~feeder_combout ;
wire \registers|registers[10][15]~q ;
wire \registers|registers[9][15]~feeder_combout ;
wire \registers|registers[9][15]~q ;
wire \registers|registers[11][15]~q ;
wire \registers|Mux16~5_combout ;
wire \registers|Mux16~9_combout ;
wire \registers|registers[27][15]~feeder_combout ;
wire \registers|registers[27][15]~q ;
wire \registers|registers[19][15]~q ;
wire \registers|registers[31][15]~q ;
wire \registers|Mux16~3_combout ;
wire \registers|registers[20][15]~q ;
wire \registers|registers[28][15]~feeder_combout ;
wire \registers|registers[28][15]~q ;
wire \registers|registers[24][15]~feeder_combout ;
wire \registers|registers[24][15]~q ;
wire \registers|registers[16][15]~q ;
wire \registers|Mux16~0_combout ;
wire \registers|registers[26][15]~feeder_combout ;
wire \registers|registers[26][15]~q ;
wire \registers|registers[18][15]~feeder_combout ;
wire \registers|registers[18][15]~q ;
wire \registers|registers[22][15]~q ;
wire \registers|registers[30][15]~q ;
wire \registers|Mux16~2_combout ;
wire \registers|registers[25][15]~q ;
wire \registers|registers[17][15]~q ;
wire \registers|registers[29][15]~q ;
wire \registers|registers[21][15]~q ;
wire \registers|Mux16~1_combout ;
wire \registers|Mux16~4_combout ;
wire \registers|Mux16~10_combout ;
wire \pcAddr[15]~15_combout ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \registers|registers[18][16]~feeder_combout ;
wire \registers|registers[18][16]~q ;
wire \registers|registers[22][16]~q ;
wire \registers|registers[30][16]~q ;
wire \registers|registers[26][16]~q ;
wire \registers|Mux15~2_combout ;
wire \registers|registers[20][16]~q ;
wire \registers|registers[28][16]~q ;
wire \registers|registers[16][16]~q ;
wire \registers|registers[24][16]~q ;
wire \registers|Mux15~0_combout ;
wire \registers|registers[25][16]~q ;
wire \registers|registers[17][16]~feeder_combout ;
wire \registers|registers[17][16]~q ;
wire \registers|registers[29][16]~q ;
wire \registers|registers[21][16]~q ;
wire \registers|Mux15~1_combout ;
wire \registers|registers[19][16]~feeder_combout ;
wire \registers|registers[19][16]~q ;
wire \registers|registers[23][16]~q ;
wire \registers|registers[31][16]~feeder_combout ;
wire \registers|registers[31][16]~q ;
wire \registers|registers[27][16]~feeder_combout ;
wire \registers|registers[27][16]~q ;
wire \registers|Mux15~3_combout ;
wire \registers|Mux15~4_combout ;
wire \registers|registers[2][16]~q ;
wire \registers|registers[0][16]~feeder_combout ;
wire \registers|registers[0][16]~q ;
wire \registers|registers[1][16]~q ;
wire \registers|Mux15~6_combout ;
wire \registers|registers[14][16]~q ;
wire \registers|registers[13][16]~q ;
wire \registers|registers[12][16]~q ;
wire \registers|registers[15][16]~q ;
wire \registers|Mux15~7_combout ;
wire \registers|registers[7][16]~feeder_combout ;
wire \registers|registers[7][16]~q ;
wire \registers|registers[6][16]~q ;
wire \registers|registers[4][16]~feeder_combout ;
wire \registers|registers[4][16]~q ;
wire \registers|registers[5][16]~q ;
wire \registers|Mux15~8_combout ;
wire \registers|registers[10][16]~feeder_combout ;
wire \registers|registers[10][16]~q ;
wire \registers|registers[11][16]~feeder_combout ;
wire \registers|registers[11][16]~q ;
wire \registers|registers[9][16]~feeder_combout ;
wire \registers|registers[9][16]~q ;
wire \registers|registers[8][16]~feeder_combout ;
wire \registers|registers[8][16]~q ;
wire \registers|Mux15~5_combout ;
wire \registers|Mux15~9_combout ;
wire \registers|Mux15~10_combout ;
wire \pcAddr[16]~16_combout ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \registers|registers[29][17]~feeder_combout ;
wire \registers|registers[29][17]~q ;
wire \registers|registers[21][17]~q ;
wire \registers|registers[17][17]~feeder_combout ;
wire \registers|registers[17][17]~q ;
wire \registers|registers[25][17]~q ;
wire \registers|Mux14~1_combout ;
wire \registers|registers[16][17]~q ;
wire \registers|registers[24][17]~q ;
wire \registers|registers[28][17]~q ;
wire \registers|registers[20][17]~q ;
wire \registers|Mux14~0_combout ;
wire \registers|registers[23][17]~q ;
wire \registers|registers[31][17]~q ;
wire \registers|registers[19][17]~q ;
wire \registers|registers[27][17]~q ;
wire \registers|Mux14~3_combout ;
wire \registers|registers[22][17]~q ;
wire \registers|registers[26][17]~q ;
wire \registers|registers[30][17]~feeder_combout ;
wire \registers|registers[30][17]~q ;
wire \registers|registers[18][17]~q ;
wire \registers|Mux14~2_combout ;
wire \registers|Mux14~4_combout ;
wire \registers|registers[6][17]~feeder_combout ;
wire \registers|registers[6][17]~q ;
wire \registers|registers[5][17]~q ;
wire \registers|registers[4][17]~feeder_combout ;
wire \registers|registers[4][17]~q ;
wire \registers|registers[7][17]~q ;
wire \registers|Mux14~8_combout ;
wire \registers|registers[0][17]~q ;
wire \registers|registers[3][17]~q ;
wire \registers|registers[2][17]~q ;
wire \registers|registers[1][17]~q ;
wire \registers|Mux14~6_combout ;
wire \registers|registers[12][17]~feeder_combout ;
wire \registers|registers[12][17]~q ;
wire \registers|registers[15][17]~q ;
wire \registers|registers[14][17]~q ;
wire \registers|registers[13][17]~q ;
wire \registers|Mux14~7_combout ;
wire \registers|registers[11][17]~feeder_combout ;
wire \registers|registers[11][17]~q ;
wire \registers|registers[9][17]~feeder_combout ;
wire \registers|registers[9][17]~q ;
wire \registers|registers[10][17]~feeder_combout ;
wire \registers|registers[10][17]~q ;
wire \registers|Mux14~5_combout ;
wire \registers|Mux14~9_combout ;
wire \registers|Mux14~10_combout ;
wire \pcAddr[17]~17_combout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \registers|registers[16][18]~q ;
wire \registers|registers[20][18]~q ;
wire \registers|registers[24][18]~q ;
wire \registers|registers[28][18]~q ;
wire \registers|Mux45~0_combout ;
wire \registers|registers[30][18]~q ;
wire \registers|registers[22][18]~feeder_combout ;
wire \registers|registers[22][18]~q ;
wire \registers|registers[18][18]~feeder_combout ;
wire \registers|registers[18][18]~q ;
wire \registers|registers[26][18]~feeder_combout ;
wire \registers|registers[26][18]~q ;
wire \registers|Mux45~2_combout ;
wire \registers|registers[19][18]~q ;
wire \registers|registers[27][18]~q ;
wire \registers|registers[23][18]~q ;
wire \registers|registers[31][18]~q ;
wire \registers|Mux45~3_combout ;
wire \registers|registers[17][18]~q ;
wire \registers|registers[21][18]~q ;
wire \registers|registers[25][18]~q ;
wire \registers|registers[29][18]~q ;
wire \registers|Mux45~1_combout ;
wire \registers|Mux45~4_combout ;
wire \registers|registers[10][18]~q ;
wire \registers|registers[11][18]~q ;
wire \registers|registers[9][18]~feeder_combout ;
wire \registers|registers[9][18]~q ;
wire \registers|registers[8][18]~feeder_combout ;
wire \registers|registers[8][18]~q ;
wire \registers|Mux45~5_combout ;
wire \registers|Mux45~6_combout ;
wire \registers|Mux45~11_combout ;
wire \registers|registers[6][19]~q ;
wire \registers|registers[5][19]~q ;
wire \registers|registers[4][19]~q ;
wire \registers|registers[7][19]~q ;
wire \registers|Mux12~8_combout ;
wire \registers|registers[1][19]~q ;
wire \registers|registers[3][19]~q ;
wire \registers|registers[0][19]~q ;
wire \registers|registers[2][19]~q ;
wire \registers|Mux12~6_combout ;
wire \registers|registers[8][19]~feeder_combout ;
wire \registers|registers[8][19]~q ;
wire \registers|registers[11][19]~q ;
wire \registers|registers[9][19]~q ;
wire \registers|Mux12~5_combout ;
wire \registers|registers[14][19]~feeder_combout ;
wire \registers|registers[14][19]~q ;
wire \registers|registers[12][19]~feeder_combout ;
wire \registers|registers[12][19]~q ;
wire \registers|registers[13][19]~q ;
wire \registers|registers[15][19]~q ;
wire \registers|Mux12~7_combout ;
wire \registers|Mux12~9_combout ;
wire \registers|registers[18][19]~feeder_combout ;
wire \registers|registers[18][19]~q ;
wire \registers|registers[22][19]~q ;
wire \registers|registers[26][19]~q ;
wire \registers|registers[30][19]~q ;
wire \registers|Mux12~2_combout ;
wire \registers|registers[29][19]~q ;
wire \registers|registers[21][19]~feeder_combout ;
wire \registers|registers[21][19]~q ;
wire \registers|registers[25][19]~q ;
wire \registers|registers[17][19]~q ;
wire \registers|Mux12~1_combout ;
wire \registers|registers[16][19]~q ;
wire \registers|registers[20][19]~feeder_combout ;
wire \registers|registers[20][19]~q ;
wire \registers|registers[24][19]~feeder_combout ;
wire \registers|registers[24][19]~q ;
wire \registers|registers[28][19]~feeder_combout ;
wire \registers|registers[28][19]~q ;
wire \registers|Mux12~0_combout ;
wire \registers|registers[31][19]~q ;
wire \registers|registers[27][19]~feeder_combout ;
wire \registers|registers[27][19]~q ;
wire \registers|registers[19][19]~feeder_combout ;
wire \registers|registers[19][19]~q ;
wire \registers|registers[23][19]~q ;
wire \registers|Mux12~3_combout ;
wire \registers|Mux12~4_combout ;
wire \registers|Mux12~10_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \registers|registers[14][18]~q ;
wire \registers|registers[15][18]~q ;
wire \registers|registers[13][18]~feeder_combout ;
wire \registers|registers[13][18]~q ;
wire \registers|Mux13~7_combout ;
wire \registers|registers[4][18]~q ;
wire \registers|registers[5][18]~q ;
wire \registers|registers[7][18]~q ;
wire \registers|registers[6][18]~q ;
wire \registers|Mux13~8_combout ;
wire \registers|Mux13~5_combout ;
wire \registers|registers[2][18]~feeder_combout ;
wire \registers|registers[2][18]~q ;
wire \registers|registers[0][18]~feeder_combout ;
wire \registers|registers[0][18]~q ;
wire \registers|registers[1][18]~feeder_combout ;
wire \registers|registers[1][18]~q ;
wire \registers|registers[3][18]~q ;
wire \registers|Mux13~6_combout ;
wire \registers|Mux13~9_combout ;
wire \registers|Mux13~1_combout ;
wire \registers|Mux13~2_combout ;
wire \registers|Mux13~0_combout ;
wire \registers|Mux13~3_combout ;
wire \registers|Mux13~4_combout ;
wire \registers|Mux13~10_combout ;
wire \pcAddr[18]~18_combout ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \pcAddr[19]~19_combout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \registers|registers[14][20]~q ;
wire \registers|registers[12][20]~feeder_combout ;
wire \registers|registers[12][20]~q ;
wire \registers|registers[15][20]~q ;
wire \registers|registers[13][20]~q ;
wire \registers|Mux11~7_combout ;
wire \registers|registers[5][20]~q ;
wire \registers|registers[4][20]~q ;
wire \registers|registers[6][20]~q ;
wire \registers|registers[7][20]~q ;
wire \registers|Mux11~8_combout ;
wire \registers|registers[11][20]~q ;
wire \registers|registers[10][20]~q ;
wire \registers|registers[8][20]~q ;
wire \registers|Mux11~5_combout ;
wire \registers|registers[1][20]~feeder_combout ;
wire \registers|registers[1][20]~q ;
wire \registers|registers[3][20]~feeder_combout ;
wire \registers|registers[3][20]~q ;
wire \registers|registers[0][20]~feeder_combout ;
wire \registers|registers[0][20]~q ;
wire \registers|registers[2][20]~feeder_combout ;
wire \registers|registers[2][20]~q ;
wire \registers|Mux11~6_combout ;
wire \registers|Mux11~9_combout ;
wire \registers|registers[27][20]~q ;
wire \registers|registers[31][20]~q ;
wire \registers|registers[19][20]~feeder_combout ;
wire \registers|registers[19][20]~q ;
wire \registers|registers[23][20]~q ;
wire \registers|Mux11~3_combout ;
wire \registers|registers[16][20]~feeder_combout ;
wire \registers|registers[16][20]~q ;
wire \registers|registers[24][20]~feeder_combout ;
wire \registers|registers[24][20]~q ;
wire \registers|registers[20][20]~feeder_combout ;
wire \registers|registers[20][20]~q ;
wire \registers|registers[28][20]~feeder_combout ;
wire \registers|registers[28][20]~q ;
wire \registers|Mux11~0_combout ;
wire \registers|registers[22][20]~feeder_combout ;
wire \registers|registers[22][20]~q ;
wire \registers|registers[26][20]~q ;
wire \registers|registers[30][20]~feeder_combout ;
wire \registers|registers[30][20]~q ;
wire \registers|registers[18][20]~feeder_combout ;
wire \registers|registers[18][20]~q ;
wire \registers|Mux11~2_combout ;
wire \registers|registers[17][20]~feeder_combout ;
wire \registers|registers[17][20]~q ;
wire \registers|registers[21][20]~q ;
wire \registers|registers[29][20]~q ;
wire \registers|registers[25][20]~q ;
wire \registers|Mux11~1_combout ;
wire \registers|Mux11~4_combout ;
wire \registers|Mux11~10_combout ;
wire \pcAddr[20]~20_combout ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \registers|registers[25][23]~q ;
wire \registers|registers[17][23]~feeder_combout ;
wire \registers|registers[17][23]~q ;
wire \registers|registers[21][23]~q ;
wire \registers|registers[29][23]~q ;
wire \registers|Mux8~1_combout ;
wire \registers|registers[19][23]~q ;
wire \registers|registers[23][23]~feeder_combout ;
wire \registers|registers[23][23]~q ;
wire \registers|registers[27][23]~feeder_combout ;
wire \registers|registers[27][23]~q ;
wire \registers|registers[31][23]~feeder_combout ;
wire \registers|registers[31][23]~q ;
wire \registers|Mux8~3_combout ;
wire \registers|registers[18][23]~q ;
wire \registers|registers[22][23]~q ;
wire \registers|registers[26][23]~q ;
wire \registers|registers[30][23]~q ;
wire \registers|Mux8~2_combout ;
wire \registers|registers[20][23]~feeder_combout ;
wire \registers|registers[20][23]~q ;
wire \registers|registers[24][23]~feeder_combout ;
wire \registers|registers[24][23]~q ;
wire \registers|registers[16][23]~feeder_combout ;
wire \registers|registers[16][23]~q ;
wire \registers|registers[28][23]~feeder_combout ;
wire \registers|registers[28][23]~q ;
wire \registers|Mux8~0_combout ;
wire \registers|Mux8~4_combout ;
wire \registers|registers[14][23]~feeder_combout ;
wire \registers|registers[14][23]~q ;
wire \registers|registers[12][23]~feeder_combout ;
wire \registers|registers[12][23]~q ;
wire \registers|registers[13][23]~feeder_combout ;
wire \registers|registers[13][23]~q ;
wire \registers|registers[15][23]~feeder_combout ;
wire \registers|registers[15][23]~q ;
wire \registers|Mux8~7_combout ;
wire \registers|registers[3][23]~q ;
wire \registers|registers[2][23]~q ;
wire \registers|registers[1][23]~q ;
wire \registers|registers[0][23]~feeder_combout ;
wire \registers|registers[0][23]~q ;
wire \registers|Mux8~6_combout ;
wire \registers|registers[4][23]~q ;
wire \registers|registers[7][23]~feeder_combout ;
wire \registers|registers[7][23]~q ;
wire \registers|registers[6][23]~q ;
wire \registers|Mux8~8_combout ;
wire \registers|registers[10][23]~feeder_combout ;
wire \registers|registers[10][23]~q ;
wire \registers|registers[9][23]~feeder_combout ;
wire \registers|registers[9][23]~q ;
wire \registers|registers[11][23]~q ;
wire \registers|registers[8][23]~feeder_combout ;
wire \registers|registers[8][23]~q ;
wire \registers|Mux8~5_combout ;
wire \registers|Mux8~9_combout ;
wire \registers|Mux8~10_combout ;
wire \registers|registers[4][22]~feeder_combout ;
wire \registers|registers[4][22]~q ;
wire \registers|registers[7][22]~q ;
wire \registers|registers[5][22]~q ;
wire \registers|registers[6][22]~q ;
wire \registers|Mux9~8_combout ;
wire \registers|registers[8][22]~feeder_combout ;
wire \registers|registers[8][22]~q ;
wire \registers|registers[11][22]~q ;
wire \registers|registers[10][22]~feeder_combout ;
wire \registers|registers[10][22]~q ;
wire \registers|Mux9~5_combout ;
wire \registers|registers[14][22]~q ;
wire \registers|registers[13][22]~feeder_combout ;
wire \registers|registers[13][22]~q ;
wire \registers|registers[15][22]~q ;
wire \registers|registers[12][22]~feeder_combout ;
wire \registers|registers[12][22]~q ;
wire \registers|Mux9~7_combout ;
wire \registers|registers[3][22]~q ;
wire \registers|registers[1][22]~q ;
wire \registers|registers[0][22]~feeder_combout ;
wire \registers|registers[0][22]~q ;
wire \registers|registers[2][22]~q ;
wire \registers|Mux9~6_combout ;
wire \registers|Mux9~9_combout ;
wire \registers|registers[16][22]~q ;
wire \registers|registers[24][22]~q ;
wire \registers|registers[20][22]~q ;
wire \registers|registers[28][22]~q ;
wire \registers|Mux9~0_combout ;
wire \registers|registers[25][22]~feeder_combout ;
wire \registers|registers[25][22]~q ;
wire \registers|registers[21][22]~q ;
wire \registers|registers[17][22]~q ;
wire \registers|registers[29][22]~q ;
wire \registers|Mux9~1_combout ;
wire \registers|registers[26][22]~feeder_combout ;
wire \registers|registers[26][22]~q ;
wire \registers|registers[22][22]~q ;
wire \registers|registers[18][22]~q ;
wire \registers|registers[30][22]~q ;
wire \registers|Mux9~2_combout ;
wire \registers|registers[23][22]~q ;
wire \registers|registers[19][22]~q ;
wire \registers|registers[27][22]~q ;
wire \registers|registers[31][22]~feeder_combout ;
wire \registers|registers[31][22]~q ;
wire \registers|Mux9~3_combout ;
wire \registers|Mux9~4_combout ;
wire \registers|Mux9~10_combout ;
wire \pcAddr[22]~24_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \registers|registers[26][21]~q ;
wire \registers|registers[30][21]~q ;
wire \registers|registers[22][21]~q ;
wire \registers|registers[18][21]~q ;
wire \registers|Mux10~2_combout ;
wire \registers|registers[17][21]~q ;
wire \registers|registers[21][21]~q ;
wire \registers|registers[25][21]~q ;
wire \registers|registers[29][21]~q ;
wire \registers|Mux10~1_combout ;
wire \registers|registers[28][21]~q ;
wire \registers|registers[20][21]~q ;
wire \registers|registers[16][21]~q ;
wire \registers|registers[24][21]~q ;
wire \registers|Mux10~0_combout ;
wire \registers|registers[23][21]~feeder_combout ;
wire \registers|registers[23][21]~q ;
wire \registers|registers[19][21]~q ;
wire \registers|registers[31][21]~feeder_combout ;
wire \registers|registers[31][21]~q ;
wire \registers|registers[27][21]~q ;
wire \registers|Mux10~3_combout ;
wire \registers|Mux10~4_combout ;
wire \registers|registers[3][21]~q ;
wire \registers|registers[0][21]~feeder_combout ;
wire \registers|registers[0][21]~q ;
wire \registers|registers[2][21]~feeder_combout ;
wire \registers|registers[2][21]~q ;
wire \registers|registers[1][21]~q ;
wire \registers|Mux10~6_combout ;
wire \registers|registers[5][21]~q ;
wire \registers|registers[6][21]~q ;
wire \registers|registers[7][21]~feeder_combout ;
wire \registers|registers[7][21]~q ;
wire \registers|registers[4][21]~feeder_combout ;
wire \registers|registers[4][21]~q ;
wire \registers|Mux10~8_combout ;
wire \registers|registers[9][21]~feeder_combout ;
wire \registers|registers[9][21]~q ;
wire \registers|registers[11][21]~q ;
wire \registers|registers[8][21]~q ;
wire \registers|registers[10][21]~q ;
wire \registers|Mux10~5_combout ;
wire \registers|registers[15][21]~q ;
wire \registers|registers[14][21]~q ;
wire \registers|registers[13][21]~feeder_combout ;
wire \registers|registers[13][21]~q ;
wire \registers|Mux10~7_combout ;
wire \registers|Mux10~9_combout ;
wire \registers|Mux10~10_combout ;
wire \pcAddr[21]~21_combout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \pcAddr[22]~23_combout ;
wire \pcAddr[22]~22_combout ;
wire \registers|registers[22][13]~feeder_combout ;
wire \registers|registers[22][13]~q ;
wire \registers|registers[18][13]~feeder_combout ;
wire \registers|registers[18][13]~q ;
wire \registers|registers[26][13]~q ;
wire \registers|registers[30][13]~q ;
wire \registers|Mux50~2_combout ;
wire \registers|registers[23][13]~q ;
wire \registers|registers[27][13]~q ;
wire \registers|registers[31][13]~q ;
wire \registers|registers[19][13]~feeder_combout ;
wire \registers|registers[19][13]~q ;
wire \registers|Mux50~3_combout ;
wire \registers|registers[17][13]~q ;
wire \registers|registers[29][13]~q ;
wire \registers|registers[21][13]~q ;
wire \registers|registers[25][13]~feeder_combout ;
wire \registers|registers[25][13]~q ;
wire \registers|Mux50~1_combout ;
wire \registers|registers[28][13]~q ;
wire \registers|registers[16][13]~q ;
wire \registers|registers[20][13]~q ;
wire \registers|registers[24][13]~q ;
wire \registers|Mux50~0_combout ;
wire \registers|Mux50~4_combout ;
wire \registers|registers[1][13]~q ;
wire \registers|registers[3][13]~q ;
wire \registers|registers[0][13]~feeder_combout ;
wire \registers|registers[0][13]~q ;
wire \registers|registers[2][13]~q ;
wire \registers|Mux50~8_combout ;
wire \registers|registers[13][13]~q ;
wire \registers|registers[12][13]~q ;
wire \registers|registers[14][13]~q ;
wire \registers|registers[15][13]~q ;
wire \registers|Mux50~6_combout ;
wire \registers|registers[4][13]~feeder_combout ;
wire \registers|registers[4][13]~q ;
wire \registers|registers[5][13]~q ;
wire \registers|registers[7][13]~q ;
wire \registers|registers[6][13]~q ;
wire \registers|Mux50~7_combout ;
wire \registers|Mux50~9_combout ;
wire \ALUbaseInput[13]~7_combout ;
wire \registers|Mux18~0_combout ;
wire \registers|Mux18~5_combout ;
wire \registers|Mux18~7_combout ;
wire \registers|registers[11][13]~q ;
wire \registers|registers[9][13]~q ;
wire \registers|registers[8][13]~q ;
wire \registers|Mux18~4_combout ;
wire \registers|Mux18~6_combout ;
wire \registers|Mux18~9_combout ;
wire \registers|Mux18~3_combout ;
wire \registers|Mux18~2_combout ;
wire \registers|Mux18~10_combout ;
wire \registers|Mux18~1_combout ;
wire \registers|Mux18~8_combout ;
wire \mainALU|Add0~50 ;
wire \mainALU|Add0~53_sumout ;
wire \mainALU|Mux146~5_combout ;
wire \registers|Mux46~9_combout ;
wire \registers|Mux46~7_combout ;
wire \registers|Mux46~8_combout ;
wire \registers|Mux46~10_combout ;
wire \registers|Mux46~2_combout ;
wire \registers|Mux46~0_combout ;
wire \registers|Mux46~3_combout ;
wire \registers|Mux46~1_combout ;
wire \registers|Mux46~4_combout ;
wire \ALUbaseInput[17]~4_combout ;
wire \registers|registers[13][24]~q ;
wire \registers|registers[14][24]~feeder_combout ;
wire \registers|registers[14][24]~q ;
wire \registers|registers[12][24]~feeder_combout ;
wire \registers|registers[12][24]~q ;
wire \registers|registers[15][24]~q ;
wire \registers|Mux7~7_combout ;
wire \registers|registers[0][24]~feeder_combout ;
wire \registers|registers[0][24]~q ;
wire \registers|registers[2][24]~feeder_combout ;
wire \registers|registers[2][24]~q ;
wire \registers|registers[3][24]~q ;
wire \registers|registers[1][24]~feeder_combout ;
wire \registers|registers[1][24]~q ;
wire \registers|Mux7~6_combout ;
wire \registers|registers[4][24]~feeder_combout ;
wire \registers|registers[4][24]~q ;
wire \registers|registers[5][24]~feeder_combout ;
wire \registers|registers[5][24]~q ;
wire \registers|registers[6][24]~feeder_combout ;
wire \registers|registers[6][24]~q ;
wire \registers|registers[7][24]~q ;
wire \registers|Mux7~8_combout ;
wire \registers|registers[11][24]~q ;
wire \registers|registers[9][24]~feeder_combout ;
wire \registers|registers[9][24]~q ;
wire \registers|registers[8][24]~feeder_combout ;
wire \registers|registers[8][24]~q ;
wire \registers|Mux7~5_combout ;
wire \registers|Mux7~9_combout ;
wire \registers|registers[16][24]~feeder_combout ;
wire \registers|registers[16][24]~q ;
wire \registers|registers[28][24]~q ;
wire \registers|registers[20][24]~q ;
wire \registers|registers[24][24]~q ;
wire \registers|Mux7~0_combout ;
wire \registers|registers[23][24]~q ;
wire \registers|registers[19][24]~q ;
wire \registers|registers[27][24]~q ;
wire \registers|registers[31][24]~q ;
wire \registers|Mux7~3_combout ;
wire \registers|registers[26][24]~q ;
wire \registers|registers[22][24]~q ;
wire \registers|registers[30][24]~q ;
wire \registers|registers[18][24]~feeder_combout ;
wire \registers|registers[18][24]~q ;
wire \registers|Mux7~2_combout ;
wire \registers|registers[17][24]~q ;
wire \registers|registers[21][24]~q ;
wire \registers|registers[25][24]~feeder_combout ;
wire \registers|registers[25][24]~q ;
wire \registers|registers[29][24]~q ;
wire \registers|Mux7~1_combout ;
wire \registers|Mux7~4_combout ;
wire \registers|Mux7~10_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \pcAddr[24]~27_combout ;
wire \Add1~78 ;
wire \Add1~82 ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \registers|registers[11][25]~q ;
wire \registers|registers[8][25]~feeder_combout ;
wire \registers|registers[8][25]~q ;
wire \registers|registers[10][25]~q ;
wire \registers|Mux6~5_combout ;
wire \registers|registers[1][25]~feeder_combout ;
wire \registers|registers[1][25]~q ;
wire \registers|registers[0][25]~q ;
wire \registers|registers[3][25]~feeder_combout ;
wire \registers|registers[3][25]~q ;
wire \registers|registers[2][25]~feeder_combout ;
wire \registers|registers[2][25]~q ;
wire \registers|Mux6~6_combout ;
wire \registers|registers[12][25]~q ;
wire \registers|registers[14][25]~feeder_combout ;
wire \registers|registers[14][25]~q ;
wire \registers|registers[13][25]~q ;
wire \registers|registers[15][25]~q ;
wire \registers|Mux6~7_combout ;
wire \registers|registers[6][25]~feeder_combout ;
wire \registers|registers[6][25]~q ;
wire \registers|registers[7][25]~q ;
wire \registers|registers[4][25]~feeder_combout ;
wire \registers|registers[4][25]~q ;
wire \registers|registers[5][25]~q ;
wire \registers|Mux6~8_combout ;
wire \registers|Mux6~9_combout ;
wire \registers|registers[19][25]~feeder_combout ;
wire \registers|registers[19][25]~q ;
wire \registers|registers[23][25]~feeder_combout ;
wire \registers|registers[23][25]~q ;
wire \registers|registers[27][25]~feeder_combout ;
wire \registers|registers[27][25]~q ;
wire \registers|registers[31][25]~feeder_combout ;
wire \registers|registers[31][25]~q ;
wire \registers|Mux6~3_combout ;
wire \registers|registers[29][25]~q ;
wire \registers|registers[17][25]~feeder_combout ;
wire \registers|registers[17][25]~q ;
wire \registers|registers[21][25]~q ;
wire \registers|registers[25][25]~feeder_combout ;
wire \registers|registers[25][25]~q ;
wire \registers|Mux6~1_combout ;
wire \registers|registers[24][25]~q ;
wire \registers|registers[16][25]~feeder_combout ;
wire \registers|registers[16][25]~q ;
wire \registers|registers[28][25]~q ;
wire \registers|registers[20][25]~q ;
wire \registers|Mux6~0_combout ;
wire \registers|registers[22][25]~feeder_combout ;
wire \registers|registers[22][25]~q ;
wire \registers|registers[30][25]~feeder_combout ;
wire \registers|registers[30][25]~q ;
wire \registers|registers[18][25]~q ;
wire \registers|registers[26][25]~q ;
wire \registers|Mux6~2_combout ;
wire \registers|Mux6~4_combout ;
wire \registers|Mux6~10_combout ;
wire \pcAddr[25]~28_combout ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \registers|Mux39~2_combout ;
wire \registers|Mux39~0_combout ;
wire \registers|Mux39~1_combout ;
wire \registers|Mux39~3_combout ;
wire \registers|Mux39~4_combout ;
wire \registers|Mux39~9_combout ;
wire \registers|Mux39~8_combout ;
wire \registers|Mux39~7_combout ;
wire \registers|Mux39~10_combout ;
wire \registers|Mux39~11_combout ;
wire \registers|Mux38~1_combout ;
wire \registers|Mux38~2_combout ;
wire \registers|Mux38~0_combout ;
wire \registers|Mux38~3_combout ;
wire \registers|Mux38~4_combout ;
wire \registers|Mux38~7_combout ;
wire \registers|Mux38~8_combout ;
wire \registers|Mux38~9_combout ;
wire \registers|Mux38~10_combout ;
wire \registers|Mux38~11_combout ;
wire \registers|registers[1][28]~q ;
wire \registers|registers[0][28]~q ;
wire \registers|registers[2][28]~q ;
wire \registers|registers[3][28]~feeder_combout ;
wire \registers|registers[3][28]~q ;
wire \registers|Mux3~6_combout ;
wire \registers|registers[10][28]~feeder_combout ;
wire \registers|registers[10][28]~q ;
wire \registers|registers[11][28]~q ;
wire \registers|registers[9][28]~q ;
wire \registers|registers[8][28]~q ;
wire \registers|Mux3~5_combout ;
wire \registers|registers[5][28]~feeder_combout ;
wire \registers|registers[5][28]~q ;
wire \registers|registers[6][28]~q ;
wire \registers|registers[4][28]~q ;
wire \registers|Mux3~8_combout ;
wire \registers|registers[13][28]~q ;
wire \registers|registers[14][28]~q ;
wire \registers|registers[12][28]~q ;
wire \registers|registers[15][28]~q ;
wire \registers|Mux3~7_combout ;
wire \registers|Mux3~9_combout ;
wire \registers|registers[22][28]~q ;
wire \registers|registers[26][28]~q ;
wire \registers|registers[18][28]~feeder_combout ;
wire \registers|registers[18][28]~q ;
wire \registers|registers[30][28]~q ;
wire \registers|Mux3~2_combout ;
wire \registers|registers[24][28]~q ;
wire \registers|registers[28][28]~feeder_combout ;
wire \registers|registers[28][28]~q ;
wire \registers|registers[20][28]~q ;
wire \registers|registers[16][28]~q ;
wire \registers|Mux3~0_combout ;
wire \registers|registers[19][28]~feeder_combout ;
wire \registers|registers[19][28]~q ;
wire \registers|registers[23][28]~q ;
wire \registers|registers[27][28]~q ;
wire \registers|registers[31][28]~q ;
wire \registers|Mux3~3_combout ;
wire \registers|registers[21][28]~q ;
wire \registers|registers[29][28]~q ;
wire \registers|registers[25][28]~q ;
wire \registers|registers[17][28]~q ;
wire \registers|Mux3~1_combout ;
wire \registers|Mux3~4_combout ;
wire \registers|Mux3~10_combout ;
wire \registers|registers[14][30]~q ;
wire \registers|registers[13][30]~feeder_combout ;
wire \registers|registers[13][30]~q ;
wire \registers|registers[12][30]~feeder_combout ;
wire \registers|registers[12][30]~q ;
wire \registers|registers[15][30]~q ;
wire \registers|Mux33~7_combout ;
wire \registers|registers[4][30]~q ;
wire \registers|registers[6][30]~q ;
wire \registers|registers[7][30]~q ;
wire \registers|Mux33~8_combout ;
wire \registers|registers[1][30]~q ;
wire \registers|registers[0][30]~q ;
wire \registers|registers[3][30]~q ;
wire \registers|registers[2][30]~feeder_combout ;
wire \registers|registers[2][30]~q ;
wire \registers|Mux33~9_combout ;
wire \registers|Mux33~10_combout ;
wire \registers|registers[8][30]~feeder_combout ;
wire \registers|registers[8][30]~q ;
wire \registers|registers[11][30]~q ;
wire \registers|registers[9][30]~feeder_combout ;
wire \registers|registers[9][30]~q ;
wire \registers|registers[10][30]~feeder_combout ;
wire \registers|registers[10][30]~q ;
wire \registers|Mux33~5_combout ;
wire \registers|Mux33~6_combout ;
wire \registers|registers[31][30]~q ;
wire \registers|registers[19][30]~feeder_combout ;
wire \registers|registers[19][30]~q ;
wire \registers|registers[27][30]~q ;
wire \registers|registers[23][30]~feeder_combout ;
wire \registers|registers[23][30]~q ;
wire \registers|Mux33~3_combout ;
wire \registers|registers[24][30]~feeder_combout ;
wire \registers|registers[24][30]~q ;
wire \registers|registers[20][30]~q ;
wire \registers|registers[28][30]~q ;
wire \registers|registers[16][30]~q ;
wire \registers|Mux33~0_combout ;
wire \registers|registers[30][30]~q ;
wire \registers|registers[22][30]~q ;
wire \registers|registers[26][30]~feeder_combout ;
wire \registers|registers[26][30]~q ;
wire \registers|registers[18][30]~feeder_combout ;
wire \registers|registers[18][30]~q ;
wire \registers|Mux33~2_combout ;
wire \registers|registers[17][30]~feeder_combout ;
wire \registers|registers[17][30]~q ;
wire \registers|registers[29][30]~q ;
wire \registers|registers[25][30]~feeder_combout ;
wire \registers|registers[25][30]~q ;
wire \registers|registers[21][30]~q ;
wire \registers|Mux33~1_combout ;
wire \registers|Mux33~4_combout ;
wire \registers|Mux33~11_combout ;
wire \registers|registers[21][31]~q ;
wire \registers|registers[29][31]~q ;
wire \registers|registers[25][31]~q ;
wire \registers|registers[17][31]~q ;
wire \registers|Mux32~1_combout ;
wire \registers|registers[28][31]~feeder_combout ;
wire \registers|registers[28][31]~q ;
wire \registers|registers[16][31]~q ;
wire \registers|registers[20][31]~q ;
wire \registers|registers[24][31]~q ;
wire \registers|Mux32~0_combout ;
wire \registers|registers[31][31]~q ;
wire \registers|registers[19][31]~q ;
wire \registers|registers[23][31]~feeder_combout ;
wire \registers|registers[23][31]~q ;
wire \registers|registers[27][31]~feeder_combout ;
wire \registers|registers[27][31]~q ;
wire \registers|Mux32~3_combout ;
wire \registers|registers[26][31]~q ;
wire \registers|registers[18][31]~q ;
wire \registers|registers[22][31]~q ;
wire \registers|registers[30][31]~q ;
wire \registers|Mux32~2_combout ;
wire \registers|Mux32~4_combout ;
wire \registers|registers[8][31]~feeder_combout ;
wire \registers|registers[8][31]~q ;
wire \registers|registers[10][31]~feeder_combout ;
wire \registers|registers[10][31]~q ;
wire \registers|registers[11][31]~feeder_combout ;
wire \registers|registers[11][31]~q ;
wire \registers|registers[9][31]~feeder_combout ;
wire \registers|registers[9][31]~q ;
wire \registers|Mux32~5_combout ;
wire \registers|Mux32~6_combout ;
wire \registers|Mux32~11_combout ;
wire \registers|registers[6][29]~q ;
wire \registers|registers[5][29]~q ;
wire \registers|registers[7][29]~q ;
wire \registers|registers[4][29]~q ;
wire \registers|Mux2~8_combout ;
wire \registers|registers[8][29]~feeder_combout ;
wire \registers|registers[8][29]~q ;
wire \registers|registers[10][29]~q ;
wire \registers|registers[9][29]~q ;
wire \registers|registers[11][29]~q ;
wire \registers|Mux2~5_combout ;
wire \registers|registers[3][29]~q ;
wire \registers|registers[1][29]~q ;
wire \registers|registers[2][29]~q ;
wire \registers|Mux2~6_combout ;
wire \registers|registers[14][29]~q ;
wire \registers|registers[15][29]~q ;
wire \registers|registers[13][29]~feeder_combout ;
wire \registers|registers[13][29]~q ;
wire \registers|registers[12][29]~feeder_combout ;
wire \registers|registers[12][29]~q ;
wire \registers|Mux2~7_combout ;
wire \registers|Mux2~9_combout ;
wire \registers|registers[26][29]~feeder_combout ;
wire \registers|registers[26][29]~q ;
wire \registers|registers[18][29]~q ;
wire \registers|registers[22][29]~q ;
wire \registers|registers[30][29]~q ;
wire \registers|Mux2~2_combout ;
wire \registers|registers[19][29]~q ;
wire \registers|registers[23][29]~q ;
wire \registers|registers[31][29]~q ;
wire \registers|registers[27][29]~q ;
wire \registers|Mux2~3_combout ;
wire \registers|registers[20][29]~q ;
wire \registers|registers[16][29]~q ;
wire \registers|registers[24][29]~q ;
wire \registers|registers[28][29]~q ;
wire \registers|Mux2~0_combout ;
wire \registers|registers[21][29]~q ;
wire \registers|registers[17][29]~feeder_combout ;
wire \registers|registers[17][29]~q ;
wire \registers|registers[25][29]~feeder_combout ;
wire \registers|registers[25][29]~q ;
wire \registers|registers[29][29]~feeder_combout ;
wire \registers|registers[29][29]~q ;
wire \registers|Mux2~1_combout ;
wire \registers|Mux2~4_combout ;
wire \registers|Mux2~10_combout ;
wire \registers|registers[15][27]~q ;
wire \registers|registers[13][27]~feeder_combout ;
wire \registers|registers[13][27]~q ;
wire \registers|registers[12][27]~feeder_combout ;
wire \registers|registers[12][27]~q ;
wire \registers|Mux4~7_combout ;
wire \registers|registers[3][27]~feeder_combout ;
wire \registers|registers[3][27]~q ;
wire \registers|registers[2][27]~feeder_combout ;
wire \registers|registers[2][27]~q ;
wire \registers|registers[1][27]~feeder_combout ;
wire \registers|registers[1][27]~q ;
wire \registers|registers[0][27]~q ;
wire \registers|Mux4~6_combout ;
wire \registers|registers[7][27]~q ;
wire \registers|registers[5][27]~q ;
wire \registers|registers[4][27]~q ;
wire \registers|registers[6][27]~q ;
wire \registers|Mux4~8_combout ;
wire \registers|registers[8][27]~feeder_combout ;
wire \registers|registers[8][27]~q ;
wire \registers|registers[9][27]~q ;
wire \registers|registers[11][27]~q ;
wire \registers|registers[10][27]~q ;
wire \registers|Mux4~5_combout ;
wire \registers|Mux4~9_combout ;
wire \registers|registers[30][27]~q ;
wire \registers|registers[26][27]~q ;
wire \registers|registers[22][27]~q ;
wire \registers|registers[18][27]~q ;
wire \registers|Mux4~2_combout ;
wire \registers|registers[28][27]~feeder_combout ;
wire \registers|registers[28][27]~q ;
wire \registers|registers[16][27]~q ;
wire \registers|registers[24][27]~q ;
wire \registers|registers[20][27]~q ;
wire \registers|Mux4~0_combout ;
wire \registers|registers[17][27]~feeder_combout ;
wire \registers|registers[17][27]~q ;
wire \registers|registers[25][27]~q ;
wire \registers|registers[29][27]~feeder_combout ;
wire \registers|registers[29][27]~q ;
wire \registers|registers[21][27]~q ;
wire \registers|Mux4~1_combout ;
wire \registers|registers[31][27]~feeder_combout ;
wire \registers|registers[31][27]~q ;
wire \registers|registers[23][27]~feeder_combout ;
wire \registers|registers[23][27]~q ;
wire \registers|registers[27][27]~q ;
wire \registers|registers[19][27]~q ;
wire \registers|Mux4~3_combout ;
wire \registers|Mux4~4_combout ;
wire \registers|Mux4~10_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \registers|registers[15][26]~q ;
wire \registers|registers[12][26]~q ;
wire \registers|registers[14][26]~q ;
wire \registers|registers[13][26]~q ;
wire \registers|Mux5~7_combout ;
wire \registers|registers[3][26]~feeder_combout ;
wire \registers|registers[3][26]~q ;
wire \registers|registers[1][26]~feeder_combout ;
wire \registers|registers[1][26]~q ;
wire \registers|registers[2][26]~feeder_combout ;
wire \registers|registers[2][26]~q ;
wire \registers|registers[0][26]~feeder_combout ;
wire \registers|registers[0][26]~q ;
wire \registers|Mux5~6_combout ;
wire \registers|registers[6][26]~feeder_combout ;
wire \registers|registers[6][26]~q ;
wire \registers|registers[7][26]~q ;
wire \registers|registers[4][26]~feeder_combout ;
wire \registers|registers[4][26]~q ;
wire \registers|registers[5][26]~feeder_combout ;
wire \registers|registers[5][26]~q ;
wire \registers|Mux5~8_combout ;
wire \registers|registers[9][26]~q ;
wire \registers|registers[11][26]~feeder_combout ;
wire \registers|registers[11][26]~q ;
wire \registers|registers[10][26]~feeder_combout ;
wire \registers|registers[10][26]~q ;
wire \registers|Mux5~5_combout ;
wire \registers|Mux5~9_combout ;
wire \registers|registers[22][26]~q ;
wire \registers|registers[26][26]~feeder_combout ;
wire \registers|registers[26][26]~q ;
wire \registers|registers[18][26]~q ;
wire \registers|registers[30][26]~q ;
wire \registers|Mux5~2_combout ;
wire \registers|registers[16][26]~feeder_combout ;
wire \registers|registers[16][26]~q ;
wire \registers|registers[24][26]~feeder_combout ;
wire \registers|registers[24][26]~q ;
wire \registers|registers[20][26]~feeder_combout ;
wire \registers|registers[20][26]~q ;
wire \registers|registers[28][26]~q ;
wire \registers|Mux5~0_combout ;
wire \registers|registers[23][26]~feeder_combout ;
wire \registers|registers[23][26]~q ;
wire \registers|registers[31][26]~feeder_combout ;
wire \registers|registers[31][26]~q ;
wire \registers|registers[19][26]~q ;
wire \registers|registers[27][26]~feeder_combout ;
wire \registers|registers[27][26]~q ;
wire \registers|Mux5~3_combout ;
wire \registers|registers[21][26]~feeder_combout ;
wire \registers|registers[21][26]~q ;
wire \registers|registers[25][26]~q ;
wire \registers|registers[29][26]~q ;
wire \registers|registers[17][26]~feeder_combout ;
wire \registers|registers[17][26]~q ;
wire \registers|Mux5~1_combout ;
wire \registers|Mux5~4_combout ;
wire \registers|Mux5~10_combout ;
wire \pcAddr[26]~29_combout ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \pcAddr[27]~30_combout ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \Add0~102 ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \pcAddr[29]~32_combout ;
wire \Add1~102 ;
wire \Add1~106 ;
wire \Add1~109_sumout ;
wire \mainALU|Mux64~23_combout ;
wire \registers|Mux42~3_combout ;
wire \registers|Mux42~2_combout ;
wire \registers|Mux42~1_combout ;
wire \registers|Mux42~4_combout ;
wire \registers|Mux42~5_combout ;
wire \registers|Mux42~6_combout ;
wire \registers|Mux42~7_combout ;
wire \ALUbaseInput[21]~8_combout ;
wire \registers|Mux34~5_combout ;
wire \registers|Mux34~6_combout ;
wire \registers|Mux34~3_combout ;
wire \registers|Mux34~1_combout ;
wire \registers|Mux34~2_combout ;
wire \registers|Mux34~0_combout ;
wire \registers|Mux34~4_combout ;
wire \ALUbaseInput[29]~9_combout ;
wire \mainALU|Mux64~32_combout ;
wire \mainALU|Mux64~33_combout ;
wire \registers|registers[14][0]~feeder_combout ;
wire \registers|registers[14][0]~q ;
wire \registers|registers[13][0]~feeder_combout ;
wire \registers|registers[13][0]~q ;
wire \registers|registers[15][0]~q ;
wire \registers|registers[12][0]~feeder_combout ;
wire \registers|registers[12][0]~q ;
wire \registers|Mux31~5_combout ;
wire \registers|registers[7][0]~feeder_combout ;
wire \registers|registers[7][0]~q ;
wire \registers|registers[6][0]~q ;
wire \registers|registers[5][0]~feeder_combout ;
wire \registers|registers[5][0]~q ;
wire \registers|registers[4][0]~q ;
wire \registers|Mux31~6_combout ;
wire \registers|registers[3][0]~feeder_combout ;
wire \registers|registers[3][0]~q ;
wire \registers|registers[0][0]~feeder_combout ;
wire \registers|registers[0][0]~q ;
wire \registers|registers[2][0]~q ;
wire \registers|registers[1][0]~q ;
wire \registers|Mux31~7_combout ;
wire \registers|Mux31~10_combout ;
wire \registers|registers[29][0]~q ;
wire \registers|registers[17][0]~q ;
wire \registers|registers[21][0]~q ;
wire \registers|registers[25][0]~q ;
wire \registers|Mux31~1_combout ;
wire \registers|registers[28][0]~feeder_combout ;
wire \registers|registers[28][0]~q ;
wire \registers|registers[20][0]~feeder_combout ;
wire \registers|registers[20][0]~q ;
wire \registers|registers[16][0]~feeder_combout ;
wire \registers|registers[16][0]~q ;
wire \registers|registers[24][0]~feeder_combout ;
wire \registers|registers[24][0]~q ;
wire \registers|Mux31~0_combout ;
wire \registers|registers[18][0]~q ;
wire \registers|registers[26][0]~q ;
wire \registers|registers[30][0]~q ;
wire \registers|registers[22][0]~q ;
wire \registers|Mux31~2_combout ;
wire \registers|registers[31][0]~q ;
wire \registers|registers[27][0]~q ;
wire \registers|registers[19][0]~q ;
wire \registers|Mux31~3_combout ;
wire \registers|Mux31~9_combout ;
wire \registers|registers[8][0]~feeder_combout ;
wire \registers|registers[8][0]~q ;
wire \registers|registers[10][0]~feeder_combout ;
wire \registers|registers[10][0]~q ;
wire \registers|registers[11][0]~q ;
wire \registers|registers[9][0]~q ;
wire \registers|Mux31~4_combout ;
wire \registers|Mux31~8_combout ;
wire \registers|Mux35~5_combout ;
wire \registers|Mux35~6_combout ;
wire \registers|Mux35~2_combout ;
wire \registers|Mux35~1_combout ;
wire \registers|Mux35~0_combout ;
wire \registers|Mux35~3_combout ;
wire \registers|Mux35~4_combout ;
wire \ALUbaseInput[28]~24_combout ;
wire \registers|Mux43~7_combout ;
wire \registers|Mux43~8_combout ;
wire \registers|Mux43~9_combout ;
wire \registers|Mux43~10_combout ;
wire \registers|Mux43~3_combout ;
wire \registers|Mux43~2_combout ;
wire \registers|Mux43~1_combout ;
wire \registers|Mux43~0_combout ;
wire \registers|Mux43~4_combout ;
wire \ALUbaseInput[20]~23_combout ;
wire \mainALU|Mux64~30_combout ;
wire \registers|Mux63~6_combout ;
wire \registers|Mux63~7_combout ;
wire \registers|Mux63~8_combout ;
wire \registers|Mux63~9_combout ;
wire \registers|Mux63~11_combout ;
wire \registers|Mux63~5_combout ;
wire \ALUbaseInput[0]~0_combout ;
wire \registers|Mux47~2_combout ;
wire \registers|Mux47~0_combout ;
wire \registers|Mux47~3_combout ;
wire \registers|Mux47~1_combout ;
wire \registers|Mux47~4_combout ;
wire \registers|Mux47~5_combout ;
wire \registers|Mux47~6_combout ;
wire \ALUbaseInput[16]~19_combout ;
wire \mainALU|Mux64~21_combout ;
wire \mainALU|Mux64~31_combout ;
wire \registers|Mux30~1_combout ;
wire \registers|Mux30~3_combout ;
wire \registers|Mux30~0_combout ;
wire \registers|Mux30~2_combout ;
wire \registers|Mux30~9_combout ;
wire \registers|registers[5][1]~q ;
wire \registers|registers[7][1]~q ;
wire \registers|registers[4][1]~feeder_combout ;
wire \registers|registers[4][1]~q ;
wire \registers|registers[6][1]~q ;
wire \registers|Mux30~6_combout ;
wire \registers|registers[3][1]~q ;
wire \registers|registers[1][1]~q ;
wire \registers|registers[0][1]~q ;
wire \registers|Mux30~7_combout ;
wire \registers|Mux30~10_combout ;
wire \registers|Mux30~4_combout ;
wire \registers|registers[12][1]~feeder_combout ;
wire \registers|registers[12][1]~q ;
wire \registers|registers[13][1]~feeder_combout ;
wire \registers|registers[13][1]~q ;
wire \registers|registers[15][1]~feeder_combout ;
wire \registers|registers[15][1]~q ;
wire \registers|registers[14][1]~feeder_combout ;
wire \registers|registers[14][1]~q ;
wire \registers|Mux30~5_combout ;
wire \registers|Mux30~8_combout ;
wire \registers|Mux48~5_combout ;
wire \registers|Mux48~6_combout ;
wire \registers|Mux48~7_combout ;
wire \registers|Mux48~9_combout ;
wire \registers|Mux48~8_combout ;
wire \registers|Mux48~10_combout ;
wire \ALUbaseInput[15]~15_combout ;
wire \registers|Mux40~2_combout ;
wire \registers|Mux40~0_combout ;
wire \registers|Mux40~3_combout ;
wire \registers|Mux40~1_combout ;
wire \registers|Mux40~4_combout ;
wire \registers|Mux40~5_combout ;
wire \registers|Mux40~6_combout ;
wire \ALUbaseInput[23]~16_combout ;
wire \mainALU|Mux64~28_combout ;
wire \registers|Mux44~7_combout ;
wire \registers|Mux44~9_combout ;
wire \registers|Mux44~8_combout ;
wire \registers|Mux44~10_combout ;
wire \registers|Mux44~1_combout ;
wire \registers|Mux44~2_combout ;
wire \registers|Mux44~3_combout ;
wire \registers|Mux44~0_combout ;
wire \registers|Mux44~4_combout ;
wire \ALUbaseInput[19]~12_combout ;
wire \registers|Mux36~1_combout ;
wire \registers|Mux36~3_combout ;
wire \registers|Mux36~2_combout ;
wire \registers|Mux36~0_combout ;
wire \registers|Mux36~4_combout ;
wire \registers|Mux36~5_combout ;
wire \registers|Mux36~6_combout ;
wire \ALUbaseInput[27]~13_combout ;
wire \mainALU|Mux64~27_combout ;
wire \mainALU|Mux64~29_combout ;
wire \registers|Mux41~9_combout ;
wire \registers|Mux41~8_combout ;
wire \registers|Mux41~7_combout ;
wire \registers|Mux41~10_combout ;
wire \registers|Mux41~0_combout ;
wire \registers|Mux41~3_combout ;
wire \registers|Mux41~1_combout ;
wire \registers|Mux41~2_combout ;
wire \registers|Mux41~4_combout ;
wire \ALUbaseInput[22]~31_combout ;
wire \mainALU|Mux127~69_combout ;
wire \registers|Mux37~7_combout ;
wire \registers|Mux37~9_combout ;
wire \registers|Mux37~8_combout ;
wire \registers|Mux37~10_combout ;
wire \registers|Mux37~0_combout ;
wire \registers|Mux37~3_combout ;
wire \registers|Mux37~1_combout ;
wire \registers|Mux37~2_combout ;
wire \registers|Mux37~4_combout ;
wire \ALUbaseInput[26]~28_combout ;
wire \mainALU|Mux64~25_combout ;
wire \registers|Mux49~5_combout ;
wire \registers|Mux49~6_combout ;
wire \registers|Mux49~2_combout ;
wire \registers|Mux49~0_combout ;
wire \registers|Mux49~3_combout ;
wire \registers|Mux49~1_combout ;
wire \registers|Mux49~4_combout ;
wire \ALUbaseInput[14]~30_combout ;
wire \mainALU|Mux127~41_combout ;
wire \mainALU|Mux64~26_combout ;
wire \mainALU|Mux66~0_combout ;
wire \mainALU|Mux31~0_combout ;
wire \mainALU|Mux63~74_combout ;
wire \mainALU|Mux31~2_combout ;
wire \ALUbaseInput[30]~32_combout ;
wire \mainALU|Mux63~69_combout ;
wire \mainALU|Mux130~1_combout ;
wire \mainALU|Mux130~10_combout ;
wire \mainALU|Mux0~26_combout ;
wire \mainALU|Mux0~27_combout ;
wire \mainALU|Mux0~28_combout ;
wire \mainALU|Mux0~31_combout ;
wire \ALUbaseInput[9]~35_combout ;
wire \mainALU|Mux0~22_combout ;
wire \mainALU|Mux0~32_combout ;
wire \mainALU|Mux63~67_combout ;
wire \ALUbaseInput[10]~36_combout ;
wire \mainALU|Mux0~24_combout ;
wire \mainALU|Mux63~43_combout ;
wire \mainALU|Mux0~25_combout ;
wire \mainALU|Mux0~29_combout ;
wire \mainALU|Mux0~20_combout ;
wire \mainALU|Mux0~30_combout ;
wire \mainALU|Mux2~0_combout ;
wire \mainALU|Mux130~6_combout ;
wire \mainALU|Mux130~0_combout ;
wire \mainALU|Add0~54 ;
wire \mainALU|Add0~58 ;
wire \mainALU|Add0~62 ;
wire \mainALU|Add0~66 ;
wire \mainALU|Add0~70 ;
wire \mainALU|Add0~74 ;
wire \mainALU|Add0~78 ;
wire \mainALU|Add0~82 ;
wire \mainALU|Add0~86 ;
wire \mainALU|Add0~90 ;
wire \mainALU|Add0~94 ;
wire \mainALU|Add0~98 ;
wire \mainALU|Add0~102 ;
wire \mainALU|Add0~106 ;
wire \mainALU|Add0~110 ;
wire \mainALU|Add0~114 ;
wire \mainALU|Add0~117_sumout ;
wire \mainALU|Mux130~2_combout ;
wire \writeData[29]~22_combout ;
wire \registers|registers[0][29]~q ;
wire \registers|Mux34~9_combout ;
wire \registers|Mux34~8_combout ;
wire \registers|Mux34~7_combout ;
wire \registers|Mux34~10_combout ;
wire \registers|Mux34~11_combout ;
wire \mainALU|Add0~118 ;
wire \mainALU|Add0~122_sumout ;
wire \mainALU|Mux129~0_combout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \pcAddr[30]~33_combout ;
wire \Add1~110 ;
wire \Add1~113_sumout ;
wire \writeData[30]~24_combout ;
wire \registers|registers[5][30]~q ;
wire \registers|Mux1~8_combout ;
wire \registers|Mux1~5_combout ;
wire \registers|Mux1~6_combout ;
wire \registers|Mux1~7_combout ;
wire \registers|Mux1~9_combout ;
wire \registers|Mux1~3_combout ;
wire \registers|Mux1~1_combout ;
wire \registers|Mux1~0_combout ;
wire \registers|Mux1~2_combout ;
wire \registers|Mux1~4_combout ;
wire \registers|Mux1~10_combout ;
wire \mainALU|Add0~120_combout ;
wire \mainALU|Mux31~1_combout ;
wire \mainALU|Add0~125_combout ;
wire \mainALU|Mux0~33_combout ;
wire \mainALU|Mux0~34_combout ;
wire \mainALU|Add0~143_combout ;
wire \mainALU|Add0~127_combout ;
wire \mainALU|Mux64~0_combout ;
wire \mainALU|Mux64~34_combout ;
wire \mainALU|Mux64~35_combout ;
wire \mainALU|Add0~126_combout ;
wire \mainALU|Add0~128_combout ;
wire \mainALU|Mux129~4_combout ;
wire \mainALU|Add0~61_sumout ;
wire \mainALU|Mux144~5_combout ;
wire \mainALU|Mux63~46_combout ;
wire \mainALU|Mux63~36_combout ;
wire \mainALU|Mux63~25_combout ;
wire \mainALU|Mux63~47_combout ;
wire \mainALU|Mux0~45_combout ;
wire \mainALU|Mux0~37_combout ;
wire \mainALU|Mux0~49_combout ;
wire \mainALU|Mux63~45_combout ;
wire \mainALU|Mux0~41_combout ;
wire \mainALU|Mux144~2_combout ;
wire \mainALU|Mux127~49_combout ;
wire \mainALU|Mux127~39_combout ;
wire \mainALU|Mux127~30_combout ;
wire \mainALU|Mux127~26_combout ;
wire \mainALU|Mux127~50_combout ;
wire \mainALU|Mux127~34_combout ;
wire \mainALU|Mux127~28_combout ;
wire \mainALU|Mux127~44_combout ;
wire \mainALU|Mux127~24_combout ;
wire \mainALU|Mux127~45_combout ;
wire \mainALU|Mux64~46_combout ;
wire \mainALU|Mux64~42_combout ;
wire \mainALU|Mux64~50_combout ;
wire \mainALU|Mux64~38_combout ;
wire \mainALU|Mux144~0_combout ;
wire \mainALU|Mux144~1_combout ;
wire \mainALU|Mux63~51_combout ;
wire \mainALU|Mux63~41_combout ;
wire \mainALU|Mux63~31_combout ;
wire \mainALU|Mux63~52_combout ;
wire \mainALU|Mux144~3_combout ;
wire \mainALU|Mux144~4_combout ;
wire \mainALU|Equal0~9_combout ;
wire \mainALU|Mux142~7_combout ;
wire \mainALU|Mux142~8_combout ;
wire \mainALU|Mux63~65_combout ;
wire \mainALU|Mux63~57_combout ;
wire \mainALU|Mux63~61_combout ;
wire \mainALU|Mux63~66_combout ;
wire \mainALU|Mux63~54_combout ;
wire \mainALU|Mux63~79_combout ;
wire \mainALU|Mux63~38_combout ;
wire \mainALU|Mux63~64_combout ;
wire \mainALU|Mux63~40_combout ;
wire \mainALU|Mux63~56_combout ;
wire \mainALU|Mux0~17_combout ;
wire \mainALU|Mux63~50_combout ;
wire \mainALU|Mux63~48_combout ;
wire \mainALU|Mux63~60_combout ;
wire \mainALU|Mux63~49_combout ;
wire \mainALU|Mux0~15_combout ;
wire \mainALU|Mux63~59_combout ;
wire \mainALU|Mux0~18_combout ;
wire \mainALU|Mux63~33_combout ;
wire \mainALU|Mux63~63_combout ;
wire \mainALU|Mux63~53_combout ;
wire \mainALU|Mux63~35_combout ;
wire \mainALU|Mux0~16_combout ;
wire \mainALU|Mux137~3_combout ;
wire \mainALU|Mux127~70_combout ;
wire \mainALU|Mux127~64_combout ;
wire \mainALU|Mux127~52_combout ;
wire \mainALU|Mux127~58_combout ;
wire \mainALU|Mux127~71_combout ;
wire \mainALU|Mux127~55_combout ;
wire \mainALU|Mux127~67_combout ;
wire \mainALU|Mux127~61_combout ;
wire \mainALU|Mux127~68_combout ;
wire \mainALU|Mux127~66_combout ;
wire \mainALU|Mux127~36_combout ;
wire \mainALU|Mux127~54_combout ;
wire \mainALU|Mux127~38_combout ;
wire \mainALU|Mux64~18_combout ;
wire \mainALU|Mux127~47_combout ;
wire \mainALU|Mux127~48_combout ;
wire \mainALU|Mux127~60_combout ;
wire \mainALU|Mux127~46_combout ;
wire \mainALU|Mux64~16_combout ;
wire \mainALU|Mux127~43_combout ;
wire \mainALU|Mux127~57_combout ;
wire \mainALU|Mux64~19_combout ;
wire \mainALU|Mux127~51_combout ;
wire \mainALU|Mux127~32_combout ;
wire \mainALU|Mux127~33_combout ;
wire \mainALU|Mux127~63_combout ;
wire \mainALU|Mux64~17_combout ;
wire \mainALU|Mux137~1_combout ;
wire \mainALU|Mux137~2_combout ;
wire \mainALU|Mux137~4_combout ;
wire \mainALU|Mux142~1_combout ;
wire \mainALU|Mux142~0_combout ;
wire \mainALU|Add0~89_sumout ;
wire \mainALU|Mux137~0_combout ;
wire \mainALU|Mux137~5_combout ;
wire \mainALU|Add0~57_sumout ;
wire \mainALU|Mux145~4_combout ;
wire \mainALU|Add0~42 ;
wire \mainALU|Add0~45_sumout ;
wire \mainALU|Mux148~5_combout ;
wire \mainALU|Mux63~23_combout ;
wire \mainALU|Mux63~42_combout ;
wire \mainALU|Mux64~12_combout ;
wire \mainALU|Mux145~0_combout ;
wire \mainALU|Mux127~22_combout ;
wire \mainALU|Mux127~40_combout ;
wire \mainALU|Mux145~1_combout ;
wire \mainALU|Mux0~11_combout ;
wire \mainALU|Mux145~2_combout ;
wire \mainALU|Mux145~3_combout ;
wire \mainALU|Mux63~19_combout ;
wire \mainALU|Mux63~32_combout ;
wire \mainALU|Mux63~21_combout ;
wire \mainALU|Mux63~17_combout ;
wire \mainALU|Mux63~30_combout ;
wire \mainALU|Mux127~20_combout ;
wire \mainALU|Mux127~16_combout ;
wire \mainALU|Mux127~29_combout ;
wire \mainALU|Mux64~9_combout ;
wire \mainALU|Mux64~11_combout ;
wire \mainALU|Mux64~10_combout ;
wire \mainALU|Mux148~0_combout ;
wire \mainALU|Mux127~18_combout ;
wire \mainALU|Mux127~31_combout ;
wire \mainALU|Mux148~1_combout ;
wire \mainALU|Mux0~8_combout ;
wire \mainALU|Mux0~9_combout ;
wire \mainALU|Mux0~10_combout ;
wire \mainALU|Mux148~2_combout ;
wire \mainALU|Mux148~3_combout ;
wire \mainALU|Mux148~4_combout ;
wire \mainALU|Equal0~1_combout ;
wire \mainALU|Mux63~70_combout ;
wire \mainALU|Mux63~68_combout ;
wire \mainALU|Mux0~19_combout ;
wire \mainALU|Mux0~21_combout ;
wire \mainALU|Mux135~3_combout ;
wire \mainALU|Mux63~75_combout ;
wire \mainALU|Mux64~22_combout ;
wire \mainALU|Mux127~72_combout ;
wire \mainALU|Mux64~20_combout ;
wire \mainALU|Mux135~1_combout ;
wire \mainALU|Mux127~75_combout ;
wire \mainALU|Mux127~76_combout ;
wire \mainALU|Mux127~73_combout ;
wire \mainALU|Mux127~74_combout ;
wire \mainALU|Mux135~2_combout ;
wire \mainALU|Mux135~4_combout ;
wire \mainALU|Add0~97_sumout ;
wire \mainALU|Mux135~0_combout ;
wire \mainALU|Mux135~5_combout ;
wire \mainALU|Mux131~5_combout ;
wire \mainALU|Mux143~4_combout ;
wire \mainALU|Mux131~1_combout ;
wire \mainALU|Mux64~24_combout ;
wire \mainALU|Mux131~0_combout ;
wire \mainALU|Mux131~2_combout ;
wire \mainALU|Mux63~73_combout ;
wire \mainALU|Mux0~23_combout ;
wire \mainALU|Mux131~3_combout ;
wire \mainALU|Mux131~4_combout ;
wire \mainALU|Mux131~6_combout ;
wire \mainALU|Add0~113_sumout ;
wire \mainALU|Mux131~7_combout ;
wire \mainALU|Mux131~8_combout ;
wire \mainALU|Mux132~5_combout ;
wire \mainALU|Mux127~78_combout ;
wire \mainALU|Mux132~1_combout ;
wire \mainALU|Mux132~0_combout ;
wire \mainALU|Mux132~2_combout ;
wire \mainALU|Mux63~72_combout ;
wire \mainALU|Mux132~3_combout ;
wire \mainALU|Mux132~4_combout ;
wire \mainALU|Mux132~6_combout ;
wire \mainALU|Add0~109_sumout ;
wire \mainALU|Mux132~7_combout ;
wire \mainALU|Mux132~8_combout ;
wire \controller|Mux1~2_combout ;
wire \mainALU|Add0~137_cout ;
wire \mainALU|Add0~2 ;
wire \mainALU|Add0~5_sumout ;
wire \mainALU|Mux158~0_combout ;
wire \mainALU|Mux30~0_combout ;
wire \mainALU|Mux94~0_combout ;
wire \mainALU|Mux158~4_combout ;
wire \mainALU|Mux155~0_combout ;
wire \mainALU|Mux63~2_combout ;
wire \ALUbaseInput[9]~2_combout ;
wire \mainALU|Mux63~0_combout ;
wire \mainALU|Mux63~3_combout ;
wire \mainALU|Mux63~1_combout ;
wire \mainALU|Mux63~4_combout ;
wire \mainALU|Mux63~8_combout ;
wire \mainALU|Mux63~6_combout ;
wire \ALUbaseInput[10]~26_combout ;
wire \mainALU|Mux63~7_combout ;
wire \mainALU|Mux63~11_combout ;
wire \mainALU|Mux63~12_combout ;
wire \mainALU|Mux127~8_combout ;
wire \mainALU|Mux127~7_combout ;
wire \mainALU|Mux127~6_combout ;
wire \mainALU|Mux127~10_combout ;
wire \mainALU|Mux127~11_combout ;
wire \mainALU|Mux127~2_combout ;
wire \mainALU|Mux127~0_combout ;
wire \mainALU|Mux127~1_combout ;
wire \mainALU|Mux127~3_combout ;
wire \mainALU|Mux127~4_combout ;
wire \mainALU|Mux158~8_combout ;
wire \mainALU|Mux158~2_combout ;
wire \mainALU|Mux158~3_combout ;
wire \mainALU|Mux155~11_combout ;
wire \mainALU|Mux155~12_combout ;
wire \mainALU|Mux151~4_combout ;
wire \mainALU|Add0~33_sumout ;
wire \mainALU|Mux63~13_combout ;
wire \mainALU|Mux63~26_combout ;
wire \mainALU|Mux64~7_combout ;
wire \mainALU|Mux64~8_combout ;
wire \mainALU|Mux64~6_combout ;
wire \mainALU|Mux151~0_combout ;
wire \mainALU|Mux127~14_combout ;
wire \mainALU|Mux127~23_combout ;
wire \mainALU|Mux127~12_combout ;
wire \mainALU|Mux127~25_combout ;
wire \mainALU|Mux151~1_combout ;
wire \mainALU|Mux0~6_combout ;
wire \mainALU|Mux0~5_combout ;
wire \mainALU|Mux0~7_combout ;
wire \mainALU|Mux151~2_combout ;
wire \mainALU|Mux151~3_combout ;
wire \mainALU|Mux151~5_combout ;
wire \mainALU|Mux63~5_combout ;
wire \mainALU|Mux63~9_combout ;
wire \mainALU|Mux63~10_combout ;
wire \mainALU|Mux159~13_combout ;
wire \mainALU|Mux159~2_combout ;
wire \mainALU|Mux159~0_combout ;
wire \mainALU|Mux159~1_combout ;
wire \mainALU|Mux127~5_combout ;
wire \mainALU|Mux127~9_combout ;
wire \mainALU|Add0~1_sumout ;
wire \mainALU|Mux159~9_combout ;
wire \mainALU|LessThan0~21_combout ;
wire \mainALU|LessThan0~20_combout ;
wire \mainALU|LessThan0~19_combout ;
wire \mainALU|LessThan0~25_combout ;
wire \mainALU|LessThan0~26_combout ;
wire \mainALU|LessThan0~27_combout ;
wire \mainALU|LessThan0~28_combout ;
wire \mainALU|LessThan0~30_combout ;
wire \mainALU|LessThan0~29_combout ;
wire \mainALU|LessThan0~32_combout ;
wire \mainALU|LessThan0~31_combout ;
wire \mainALU|LessThan0~33_combout ;
wire \registers|registers[3][31]~q ;
wire \registers|registers[0][31]~feeder_combout ;
wire \registers|registers[0][31]~q ;
wire \registers|registers[2][31]~q ;
wire \registers|Mux0~6_combout ;
wire \registers|registers[13][31]~q ;
wire \registers|registers[12][31]~feeder_combout ;
wire \registers|registers[12][31]~q ;
wire \registers|registers[14][31]~feeder_combout ;
wire \registers|registers[14][31]~q ;
wire \registers|registers[15][31]~q ;
wire \registers|Mux0~7_combout ;
wire \registers|registers[6][31]~q ;
wire \registers|registers[7][31]~q ;
wire \registers|registers[4][31]~feeder_combout ;
wire \registers|registers[4][31]~q ;
wire \registers|registers[5][31]~feeder_combout ;
wire \registers|registers[5][31]~q ;
wire \registers|Mux0~8_combout ;
wire \registers|Mux0~5_combout ;
wire \registers|Mux0~9_combout ;
wire \registers|Mux0~1_combout ;
wire \registers|Mux0~0_combout ;
wire \registers|Mux0~3_combout ;
wire \registers|Mux0~2_combout ;
wire \registers|Mux0~4_combout ;
wire \registers|Mux0~10_combout ;
wire \mainALU|Mux159~3_combout ;
wire \mainALU|Mux159~4_combout ;
wire \mainALU|LessThan0~35_combout ;
wire \mainALU|LessThan0~36_combout ;
wire \mainALU|LessThan0~34_combout ;
wire \mainALU|LessThan0~37_combout ;
wire \mainALU|Mux159~5_combout ;
wire \mainALU|Mux159~6_combout ;
wire \mainALU|LessThan0~0_combout ;
wire \mainALU|LessThan0~8_combout ;
wire \mainALU|LessThan0~7_combout ;
wire \mainALU|LessThan0~9_combout ;
wire \mainALU|LessThan0~1_combout ;
wire \mainALU|LessThan0~5_combout ;
wire \mainALU|LessThan0~4_combout ;
wire \mainALU|LessThan0~3_combout ;
wire \mainALU|LessThan0~2_combout ;
wire \mainALU|LessThan0~6_combout ;
wire \mainALU|LessThan0~15_combout ;
wire \mainALU|LessThan0~10_combout ;
wire \mainALU|LessThan0~16_combout ;
wire \mainALU|LessThan0~22_combout ;
wire \mainALU|LessThan0~23_combout ;
wire \mainALU|LessThan0~11_combout ;
wire \mainALU|LessThan0~13_combout ;
wire \mainALU|LessThan0~12_combout ;
wire \mainALU|LessThan0~14_combout ;
wire \mainALU|LessThan0~17_combout ;
wire \mainALU|LessThan0~18_combout ;
wire \mainALU|LessThan0~24_combout ;
wire \mainALU|Mux159~7_combout ;
wire \mainALU|Mux159~8_combout ;
wire \mainALU|Equal0~0_combout ;
wire \mainALU|Equal0~2_combout ;
wire \mainALU|Mux63~55_combout ;
wire \mainALU|Mux63~58_combout ;
wire \mainALU|Mux63~39_combout ;
wire \mainALU|Mux0~13_combout ;
wire \mainALU|Mux63~34_combout ;
wire \mainALU|Mux0~12_combout ;
wire \mainALU|Mux142~5_combout ;
wire \mainALU|Mux127~37_combout ;
wire \mainALU|Mux64~14_combout ;
wire \mainALU|Mux64~13_combout ;
wire \mainALU|Mux142~3_combout ;
wire \mainALU|Mux127~53_combout ;
wire \mainALU|Mux127~56_combout ;
wire \mainALU|Mux142~4_combout ;
wire \mainALU|Mux142~6_combout ;
wire \mainALU|Add0~69_sumout ;
wire \mainALU|Mux142~2_combout ;
wire \mainALU|Mux142~9_combout ;
wire \mainALU|Add0~13_sumout ;
wire \mainALU|Mux156~8_combout ;
wire \mainALU|Mux63~20_combout ;
wire \mainALU|Mux0~0_combout ;
wire \mainALU|Mux0~3_combout ;
wire \mainALU|Mux0~4_combout ;
wire \mainALU|Mux154~2_combout ;
wire \mainALU|Mux127~17_combout ;
wire \mainALU|Mux64~1_combout ;
wire \mainALU|Mux64~4_combout ;
wire \mainALU|Mux64~5_combout ;
wire \mainALU|Mux154~0_combout ;
wire \mainALU|Mux127~19_combout ;
wire \mainALU|Mux154~1_combout ;
wire \mainALU|Mux63~18_combout ;
wire \mainALU|Mux154~3_combout ;
wire \mainALU|Mux154~4_combout ;
wire \mainALU|Equal0~7_combout ;
wire \mainALU|Add0~37_sumout ;
wire \mainALU|Mux150~5_combout ;
wire \mainALU|Mux150~2_combout ;
wire \mainALU|Mux127~27_combout ;
wire \mainALU|Mux150~0_combout ;
wire \mainALU|Mux150~1_combout ;
wire \mainALU|Mux150~3_combout ;
wire \mainALU|Mux150~4_combout ;
wire \mainALU|Equal0~5_combout ;
wire \mainALU|Mux153~2_combout ;
wire \mainALU|Mux63~22_combout ;
wire \mainALU|Mux153~0_combout ;
wire \mainALU|Mux127~21_combout ;
wire \mainALU|Mux153~1_combout ;
wire \mainALU|Mux153~3_combout ;
wire \mainALU|Mux153~4_combout ;
wire \mainALU|Equal0~6_combout ;
wire \mainALU|Mux143~5_combout ;
wire \mainALU|Mux143~6_combout ;
wire \mainALU|Add0~65_sumout ;
wire \mainALU|Mux143~7_combout ;
wire \mainALU|Mux143~2_combout ;
wire \mainALU|Mux143~0_combout ;
wire \mainALU|Mux143~1_combout ;
wire \mainALU|Mux143~3_combout ;
wire \mainALU|Mux143~8_combout ;
wire \mainALU|Mux141~4_combout ;
wire \mainALU|Mux63~87_combout ;
wire \mainALU|Mux127~59_combout ;
wire \mainALU|Mux127~42_combout ;
wire \mainALU|Mux64~15_combout ;
wire \mainALU|Mux141~0_combout ;
wire \mainALU|Mux141~1_combout ;
wire \mainALU|Mux63~44_combout ;
wire \mainALU|Mux0~14_combout ;
wire \mainALU|Mux141~2_combout ;
wire \mainALU|Mux141~3_combout ;
wire \mainALU|Mux141~5_combout ;
wire \mainALU|Add0~73_sumout ;
wire \mainALU|Mux141~6_combout ;
wire \mainALU|Mux141~7_combout ;
wire \mainALU|Equal0~8_combout ;
wire \mainALU|Mux63~83_combout ;
wire \mainALU|Mux63~62_combout ;
wire \mainALU|Mux127~65_combout ;
wire \mainALU|Mux139~1_combout ;
wire \mainALU|Mux127~62_combout ;
wire \mainALU|Mux139~2_combout ;
wire \mainALU|Mux139~3_combout ;
wire \mainALU|Mux139~4_combout ;
wire \mainALU|Add0~81_sumout ;
wire \mainALU|Mux139~0_combout ;
wire \mainALU|Mux139~5_combout ;
wire \mainALU|Mux136~5_combout ;
wire \mainALU|Add0~93_sumout ;
wire \mainALU|Mux136~6_combout ;
wire \mainALU|Mux136~4_combout ;
wire \mainALU|Mux136~0_combout ;
wire \mainALU|Mux136~1_combout ;
wire \mainALU|Mux136~2_combout ;
wire \mainALU|Mux136~3_combout ;
wire \mainALU|Mux136~7_combout ;
wire \mainALU|Mux138~4_combout ;
wire \mainALU|Mux138~2_combout ;
wire \mainALU|Mux138~0_combout ;
wire \mainALU|Mux138~1_combout ;
wire \mainALU|Mux138~3_combout ;
wire \mainALU|Mux138~5_combout ;
wire \mainALU|Add0~85_sumout ;
wire \mainALU|Mux138~6_combout ;
wire \mainALU|Mux138~7_combout ;
wire \mainALU|Mux140~4_combout ;
wire \mainALU|Mux140~2_combout ;
wire \mainALU|Mux140~0_combout ;
wire \mainALU|Mux140~1_combout ;
wire \mainALU|Mux140~3_combout ;
wire \mainALU|Mux140~5_combout ;
wire \mainALU|Add0~77_sumout ;
wire \mainALU|Mux140~6_combout ;
wire \mainALU|Mux140~7_combout ;
wire \mainALU|Mux133~4_combout ;
wire \mainALU|Mux63~71_combout ;
wire \mainALU|Mux133~2_combout ;
wire \mainALU|Mux127~77_combout ;
wire \mainALU|Mux133~0_combout ;
wire \mainALU|Mux133~1_combout ;
wire \mainALU|Mux133~3_combout ;
wire \mainALU|Mux133~5_combout ;
wire \mainALU|Add0~105_sumout ;
wire \mainALU|Mux133~6_combout ;
wire \mainALU|Mux133~7_combout ;
wire \mainALU|Mux134~2_combout ;
wire \mainALU|Mux134~0_combout ;
wire \mainALU|Mux134~1_combout ;
wire \mainALU|Mux134~3_combout ;
wire \mainALU|Mux134~4_combout ;
wire \mainALU|Mux134~5_combout ;
wire \mainALU|Add0~101_sumout ;
wire \mainALU|Mux134~6_combout ;
wire \mainALU|Mux134~7_combout ;
wire \mainALU|Equal0~4_combout ;
wire \mainALU|Equal0~10_combout ;
wire \branch~1_combout ;
wire \Add0~105_sumout ;
wire \pcAddr[28]~31_combout ;
wire \Add1~105_sumout ;
wire \writeData[28]~21_combout ;
wire \registers|registers[7][28]~q ;
wire \registers|Mux35~8_combout ;
wire \registers|Mux35~7_combout ;
wire \registers|Mux35~9_combout ;
wire \registers|Mux35~10_combout ;
wire \registers|Mux35~11_combout ;
wire \writeData[27]~20_combout ;
wire \registers|registers[14][27]~q ;
wire \registers|Mux36~7_combout ;
wire \registers|Mux36~8_combout ;
wire \registers|Mux36~9_combout ;
wire \registers|Mux36~10_combout ;
wire \registers|Mux36~11_combout ;
wire \writeData[26]~19_combout ;
wire \registers|registers[8][26]~feeder_combout ;
wire \registers|registers[8][26]~q ;
wire \registers|Mux37~5_combout ;
wire \registers|Mux37~6_combout ;
wire \registers|Mux37~11_combout ;
wire \writeData[25]~18_combout ;
wire \registers|registers[9][25]~feeder_combout ;
wire \registers|registers[9][25]~q ;
wire \registers|Mux38~5_combout ;
wire \registers|Mux38~6_combout ;
wire \ALUbaseInput[25]~5_combout ;
wire \mainALU|Mux63~29_combout ;
wire \mainALU|Mux63~37_combout ;
wire \mainALU|Mux146~2_combout ;
wire \mainALU|Mux146~0_combout ;
wire \mainALU|Mux127~35_combout ;
wire \mainALU|Mux146~1_combout ;
wire \mainALU|Mux146~3_combout ;
wire \mainALU|Mux146~4_combout ;
wire \mainALU|Mux147~2_combout ;
wire \mainALU|Mux147~0_combout ;
wire \mainALU|Mux147~1_combout ;
wire \mainALU|Mux147~3_combout ;
wire \mainALU|Mux147~4_combout ;
wire \mainALU|Equal0~3_combout ;
wire \mainALU|Equal0~11_combout ;
wire \pcAddr[22]~25_combout ;
wire \Add1~81_sumout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \pcAddr[23]~26_combout ;
wire \Add1~85_sumout ;
wire \writeData[23]~16_combout ;
wire \registers|registers[5][23]~feeder_combout ;
wire \registers|registers[5][23]~q ;
wire \registers|Mux40~8_combout ;
wire \registers|Mux40~9_combout ;
wire \registers|Mux40~7_combout ;
wire \registers|Mux40~10_combout ;
wire \registers|Mux40~11_combout ;
wire \writeData[22]~15_combout ;
wire \registers|registers[9][22]~feeder_combout ;
wire \registers|registers[9][22]~q ;
wire \registers|Mux41~5_combout ;
wire \registers|Mux41~6_combout ;
wire \registers|Mux41~11_combout ;
wire \writeData[21]~14_combout ;
wire \registers|registers[12][21]~q ;
wire \registers|Mux42~8_combout ;
wire \registers|Mux42~10_combout ;
wire \registers|Mux42~9_combout ;
wire \registers|Mux42~11_combout ;
wire \registers|Mux42~12_combout ;
wire \writeData[20]~13_combout ;
wire \registers|registers[9][20]~q ;
wire \registers|Mux43~5_combout ;
wire \registers|Mux43~6_combout ;
wire \registers|Mux43~11_combout ;
wire \writeData[19]~12_combout ;
wire \registers|registers[10][19]~feeder_combout ;
wire \registers|registers[10][19]~q ;
wire \registers|Mux44~5_combout ;
wire \registers|Mux44~6_combout ;
wire \registers|Mux44~11_combout ;
wire \writeData[17]~10_combout ;
wire \registers|registers[8][17]~feeder_combout ;
wire \registers|registers[8][17]~q ;
wire \registers|Mux46~5_combout ;
wire \registers|Mux46~6_combout ;
wire \registers|Mux46~11_combout ;
wire \writeData[16]~9_combout ;
wire \registers|registers[3][16]~q ;
wire \registers|Mux47~9_combout ;
wire \registers|Mux47~7_combout ;
wire \registers|Mux47~8_combout ;
wire \registers|Mux47~10_combout ;
wire \registers|Mux47~11_combout ;
wire \writeData[15]~28_combout ;
wire \registers|registers[23][15]~q ;
wire \registers|Mux48~3_combout ;
wire \registers|Mux48~2_combout ;
wire \registers|Mux48~0_combout ;
wire \registers|Mux48~1_combout ;
wire \registers|Mux48~4_combout ;
wire \registers|Mux48~11_combout ;
wire \writeData[14]~32_combout ;
wire \registers|registers[7][14]~q ;
wire \registers|Mux49~8_combout ;
wire \registers|Mux49~9_combout ;
wire \registers|Mux49~7_combout ;
wire \registers|Mux49~10_combout ;
wire \registers|Mux49~11_combout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \pcAddr[31]~34_combout ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \writeData[31]~23_combout ;
wire \registers|registers[1][31]~q ;
wire \registers|Mux32~9_combout ;
wire \registers|Mux32~7_combout ;
wire \registers|Mux32~8_combout ;
wire \registers|Mux32~10_combout ;
wire \ALUbaseInput[31]~17_combout ;
wire \mainALU|Mux128~0_combout ;
wire \mainALU|Add0~123 ;
wire \mainALU|Add0~131_sumout ;
wire \mainALU|Add0~129_combout ;
wire \mainALU|Mux0~35_combout ;
wire \mainALU|Mux0~36_combout ;
wire \mainALU|Add0~134_combout ;
wire \mainALU|Mux64~36_combout ;
wire \mainALU|Mux64~37_combout ;
wire \mainALU|Add0~139_combout ;
wire \mainALU|Mux128~5_combout ;
wire \mainALU|Mux128~1_combout ;
wire \program_counter|q[24]~0_combout ;
wire \pcAddr[12]~12_combout ;
wire \Add1~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \pcAddr[13]~13_combout ;
wire \Add1~45_sumout ;
wire \writeData[13]~36_combout ;
wire \registers|registers[10][13]~q ;
wire \registers|Mux50~11_combout ;
wire \registers|Mux50~5_combout ;
wire \registers|Mux50~10_combout ;
wire \writeData[24]~17_combout ;
wire \registers|registers[10][24]~q ;
wire \registers|Mux39~5_combout ;
wire \registers|Mux39~6_combout ;
wire \ALUbaseInput[24]~20_combout ;
wire \mainALU|Mux63~27_combout ;
wire \mainALU|Mux63~28_combout ;
wire \mainALU|Mux149~2_combout ;
wire \mainALU|Mux149~0_combout ;
wire \mainALU|Mux149~1_combout ;
wire \mainALU|Mux149~3_combout ;
wire \mainALU|Mux149~4_combout ;
wire \writeData[10]~48_combout ;
wire \registers|registers[1][10]~q ;
wire \registers|Mux53~8_combout ;
wire \registers|Mux53~7_combout ;
wire \registers|Mux53~6_combout ;
wire \registers|Mux53~9_combout ;
wire \registers|Mux53~10_combout ;
wire \writeData[9]~52_combout ;
wire \registers|registers[8][9]~q ;
wire \registers|Mux54~11_combout ;
wire \registers|Mux54~5_combout ;
wire \registers|Mux54~10_combout ;
wire \writeData[8]~8_combout ;
wire \registers|registers[16][8]~q ;
wire \registers|Mux23~0_combout ;
wire \registers|Mux23~1_combout ;
wire \registers|Mux23~5_combout ;
wire \registers|Mux23~7_combout ;
wire \registers|Mux23~6_combout ;
wire \registers|Mux23~4_combout ;
wire \registers|Mux23~9_combout ;
wire \registers|Mux23~3_combout ;
wire \registers|Mux23~2_combout ;
wire \registers|Mux23~10_combout ;
wire \registers|Mux23~8_combout ;
wire \pcAddr[8]~8_combout ;
wire \Add1~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \pcAddr[9]~9_combout ;
wire \Add1~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \pcAddr[10]~10_combout ;
wire \Add1~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \pcAddr[11]~11_combout ;
wire \Add1~37_sumout ;
wire \writeData[11]~44_combout ;
wire \registers|registers[24][11]~q ;
wire \registers|Mux52~0_combout ;
wire \registers|Mux52~1_combout ;
wire \registers|Mux52~3_combout ;
wire \registers|Mux52~2_combout ;
wire \registers|Mux52~4_combout ;
wire \ALUbaseInput[11]~11_combout ;
wire \mainALU|Add0~46 ;
wire \mainALU|Add0~49_sumout ;
wire \mainALU|Mux147~5_combout ;
wire \writeData[12]~40_combout ;
wire \registers|registers[12][12]~q ;
wire \registers|Mux51~6_combout ;
wire \registers|Mux51~7_combout ;
wire \registers|Mux51~8_combout ;
wire \registers|Mux51~9_combout ;
wire \registers|Mux51~10_combout ;
wire \writeData[18]~11_combout ;
wire \registers|registers[12][18]~feeder_combout ;
wire \registers|registers[12][18]~q ;
wire \registers|Mux45~7_combout ;
wire \registers|Mux45~9_combout ;
wire \registers|Mux45~8_combout ;
wire \registers|Mux45~10_combout ;
wire \ALUbaseInput[18]~27_combout ;
wire \mainALU|Mux63~15_combout ;
wire \mainALU|Mux63~24_combout ;
wire \mainALU|Mux152~2_combout ;
wire \mainALU|Mux152~0_combout ;
wire \mainALU|Mux152~1_combout ;
wire \mainALU|Mux152~3_combout ;
wire \mainALU|Mux152~4_combout ;
wire \mainALU|Mux152~6_combout ;
wire \writeData[6]~6_combout ;
wire \registers|registers[28][6]~q ;
wire \registers|Mux57~0_combout ;
wire \registers|Mux57~2_combout ;
wire \registers|Mux57~1_combout ;
wire \registers|Mux57~3_combout ;
wire \registers|Mux57~4_combout ;
wire \ALUbaseInput[6]~29_combout ;
wire \mainALU|Add0~25_sumout ;
wire \mainALU|Mux153~5_combout ;
wire \mainALU|Mux153~6_combout ;
wire \writeData[5]~5_combout ;
wire \registers|registers[11][5]~q ;
wire \registers|Mux58~11_combout ;
wire \registers|Mux58~5_combout ;
wire \ALUbaseInput[5]~6_combout ;
wire \mainALU|Add0~21_sumout ;
wire \mainALU|Mux154~5_combout ;
wire \mainALU|Mux154~6_combout ;
wire \writeData[4]~4_combout ;
wire \registers|registers[14][4]~feeder_combout ;
wire \registers|registers[14][4]~q ;
wire \registers|Mux27~5_combout ;
wire \registers|Mux27~6_combout ;
wire \registers|Mux27~7_combout ;
wire \registers|Mux27~10_combout ;
wire \registers|Mux27~0_combout ;
wire \registers|Mux27~3_combout ;
wire \registers|Mux27~2_combout ;
wire \registers|Mux27~1_combout ;
wire \registers|Mux27~9_combout ;
wire \registers|Mux27~4_combout ;
wire \registers|Mux27~8_combout ;
wire \mainALU|Mux155~13_combout ;
wire \mainALU|Add0~17_sumout ;
wire \mainALU|Mux0~1_combout ;
wire \mainALU|Mux155~8_combout ;
wire \mainALU|Mux64~2_combout ;
wire \mainALU|Mux155~6_combout ;
wire \mainALU|Mux127~15_combout ;
wire \mainALU|Mux155~7_combout ;
wire \mainALU|Mux63~16_combout ;
wire \mainALU|Mux155~9_combout ;
wire \mainALU|Mux155~14_combout ;
wire \writeData[3]~3_combout ;
wire \registers|registers[30][3]~feeder_combout ;
wire \registers|registers[30][3]~q ;
wire \registers|Mux60~2_combout ;
wire \registers|Mux60~3_combout ;
wire \registers|Mux60~1_combout ;
wire \registers|Mux60~0_combout ;
wire \registers|Mux60~4_combout ;
wire \ALUbaseInput[3]~10_combout ;
wire \mainALU|Mux0~2_combout ;
wire \mainALU|Mux156~3_combout ;
wire \mainALU|Mux63~14_combout ;
wire \mainALU|Mux127~13_combout ;
wire \mainALU|Mux64~3_combout ;
wire \mainALU|Mux156~1_combout ;
wire \mainALU|Mux156~2_combout ;
wire \mainALU|Mux156~4_combout ;
wire \mainALU|Mux156~5_combout ;
wire \mainALU|Mux156~9_combout ;
wire \pcAddr[1]~1_combout ;
wire \writeData[1]~1_combout ;
wire \registers|registers[2][1]~q ;
wire \registers|Mux62~8_combout ;
wire \registers|Mux62~7_combout ;
wire \registers|Mux62~6_combout ;
wire \registers|Mux62~9_combout ;
wire \ALUbaseInput[1]~1_combout ;
wire \mainALU|Add0~6 ;
wire \mainALU|Add0~9_sumout ;
wire \mainALU|Mux157~0_combout ;
wire \mainALU|Mux29~0_combout ;
wire \mainALU|Mux93~0_combout ;
wire \mainALU|Mux157~3_combout ;
wire \mainALU|Mux157~7_combout ;
wire \mainALU|Mux157~1_combout ;
wire \mainALU|Mux157~2_combout ;
wire \writeData[0]~0_combout ;
wire \registers|registers[23][0]~q ;
wire \registers|Mux63~3_combout ;
wire \registers|Mux63~2_combout ;
wire \registers|Mux63~1_combout ;
wire \registers|Mux63~0_combout ;
wire \registers|Mux63~4_combout ;
wire \registers|Mux63~10_combout ;
wire \writeData[7]~7_combout ;
wire \registers|registers[11][7]~q ;
wire \registers|Mux24~4_combout ;
wire \registers|Mux24~5_combout ;
wire \registers|Mux24~6_combout ;
wire \registers|Mux24~7_combout ;
wire \registers|Mux24~10_combout ;
wire \registers|Mux24~0_combout ;
wire \registers|Mux24~3_combout ;
wire \registers|Mux24~2_combout ;
wire \registers|Mux24~1_combout ;
wire \registers|Mux24~9_combout ;
wire \registers|Mux24~8_combout ;
wire \pcAddr[7]~7_combout ;
wire \Add0~17_sumout ;
wire \pcAddr[6]~6_combout ;
wire \Add0~13_sumout ;
wire \pcAddr[5]~5_combout ;
wire \Add0~9_sumout ;
wire \pcAddr[4]~4_combout ;
wire \controller|Jr~0_combout ;
wire \controller|Equal2~0_combout ;
wire \isJump~0_combout ;
wire \Add0~5_sumout ;
wire \pcAddr[3]~3_combout ;
wire \controller|Jal~0_combout ;
wire \writeData[2]~2_combout ;
wire \registers|registers[14][2]~q ;
wire \registers|Mux29~5_combout ;
wire \registers|Mux29~3_combout ;
wire \registers|Mux29~1_combout ;
wire \registers|Mux29~0_combout ;
wire \registers|Mux29~2_combout ;
wire \registers|Mux29~9_combout ;
wire \registers|Mux29~4_combout ;
wire \registers|Mux29~7_combout ;
wire \registers|Mux29~6_combout ;
wire \registers|Mux29~10_combout ;
wire \registers|Mux29~8_combout ;
wire \Add0~1_sumout ;
wire \pcAddr[2]~2_combout ;
wire \controller|Equal0~0_combout ;
wire \controller|Jr~1_combout ;
wire \pcAddr[0]~0_combout ;
wire \controller|Bne~0_combout ;
wire \controller|Beq~0_combout ;
wire [31:0] \instructions|altsyncram_component|auto_generated|q_a ;
wire [31:0] \memory|altsyncram_component|auto_generated|q_a ;
wire [31:0] \program_counter|q ;

wire [39:0] \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;

assign \instructions|altsyncram_component|auto_generated|q_a [0] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \instructions|altsyncram_component|auto_generated|q_a [1] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \instructions|altsyncram_component|auto_generated|q_a [2] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \instructions|altsyncram_component|auto_generated|q_a [3] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \instructions|altsyncram_component|auto_generated|q_a [4] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \instructions|altsyncram_component|auto_generated|q_a [5] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \instructions|altsyncram_component|auto_generated|q_a [6] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \instructions|altsyncram_component|auto_generated|q_a [7] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \instructions|altsyncram_component|auto_generated|q_a [8] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \instructions|altsyncram_component|auto_generated|q_a [9] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \instructions|altsyncram_component|auto_generated|q_a [10] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \instructions|altsyncram_component|auto_generated|q_a [11] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \instructions|altsyncram_component|auto_generated|q_a [12] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \instructions|altsyncram_component|auto_generated|q_a [13] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \instructions|altsyncram_component|auto_generated|q_a [14] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \instructions|altsyncram_component|auto_generated|q_a [15] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \instructions|altsyncram_component|auto_generated|q_a [16] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \instructions|altsyncram_component|auto_generated|q_a [17] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \instructions|altsyncram_component|auto_generated|q_a [18] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \instructions|altsyncram_component|auto_generated|q_a [19] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \instructions|altsyncram_component|auto_generated|q_a [20] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \instructions|altsyncram_component|auto_generated|q_a [21] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \instructions|altsyncram_component|auto_generated|q_a [22] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \instructions|altsyncram_component|auto_generated|q_a [23] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \instructions|altsyncram_component|auto_generated|q_a [24] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \instructions|altsyncram_component|auto_generated|q_a [25] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \instructions|altsyncram_component|auto_generated|q_a [26] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \instructions|altsyncram_component|auto_generated|q_a [27] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \instructions|altsyncram_component|auto_generated|q_a [28] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \instructions|altsyncram_component|auto_generated|q_a [29] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \instructions|altsyncram_component|auto_generated|q_a [30] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \instructions|altsyncram_component|auto_generated|q_a [31] = \instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \memory|altsyncram_component|auto_generated|q_a [0] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_a [1] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_a [2] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_a [3] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory|altsyncram_component|auto_generated|q_a [4] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory|altsyncram_component|auto_generated|q_a [5] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory|altsyncram_component|auto_generated|q_a [6] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory|altsyncram_component|auto_generated|q_a [7] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory|altsyncram_component|auto_generated|q_a [8] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory|altsyncram_component|auto_generated|q_a [9] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory|altsyncram_component|auto_generated|q_a [10] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory|altsyncram_component|auto_generated|q_a [11] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \memory|altsyncram_component|auto_generated|q_a [12] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_a [13] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_a [14] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_a [15] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \memory|altsyncram_component|auto_generated|q_a [16] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \memory|altsyncram_component|auto_generated|q_a [17] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \memory|altsyncram_component|auto_generated|q_a [18] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \memory|altsyncram_component|auto_generated|q_a [19] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \memory|altsyncram_component|auto_generated|q_a [20] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \memory|altsyncram_component|auto_generated|q_a [21] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];
assign \memory|altsyncram_component|auto_generated|q_a [22] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [10];
assign \memory|altsyncram_component|auto_generated|q_a [23] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [11];
assign \memory|altsyncram_component|auto_generated|q_a [24] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [12];
assign \memory|altsyncram_component|auto_generated|q_a [25] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [13];
assign \memory|altsyncram_component|auto_generated|q_a [26] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [14];
assign \memory|altsyncram_component|auto_generated|q_a [27] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [15];
assign \memory|altsyncram_component|auto_generated|q_a [28] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [16];
assign \memory|altsyncram_component|auto_generated|q_a [29] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [17];
assign \memory|altsyncram_component|auto_generated|q_a [30] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [18];
assign \memory|altsyncram_component|auto_generated|q_a [31] = \memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [19];

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \pc_out[0]~output (
	.i(\program_counter|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
defparam \pc_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \pc_out[1]~output (
	.i(\program_counter|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
defparam \pc_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \pc_out[2]~output (
	.i(\program_counter|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
defparam \pc_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \pc_out[3]~output (
	.i(\program_counter|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
defparam \pc_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \pc_out[4]~output (
	.i(\program_counter|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
defparam \pc_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \pc_out[5]~output (
	.i(\program_counter|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
defparam \pc_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N2
cyclonev_io_obuf \pc_out[6]~output (
	.i(\program_counter|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
defparam \pc_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N36
cyclonev_io_obuf \pc_out[7]~output (
	.i(\program_counter|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
defparam \pc_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \pc_out[8]~output (
	.i(\program_counter|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
defparam \pc_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \pc_out[9]~output (
	.i(\program_counter|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
defparam \pc_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \pc_out[10]~output (
	.i(\program_counter|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
defparam \pc_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \pc_out[11]~output (
	.i(\program_counter|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[11]),
	.obar());
// synopsys translate_off
defparam \pc_out[11]~output .bus_hold = "false";
defparam \pc_out[11]~output .open_drain_output = "false";
defparam \pc_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \pc_out[12]~output (
	.i(\program_counter|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[12]),
	.obar());
// synopsys translate_off
defparam \pc_out[12]~output .bus_hold = "false";
defparam \pc_out[12]~output .open_drain_output = "false";
defparam \pc_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N2
cyclonev_io_obuf \pc_out[13]~output (
	.i(\program_counter|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[13]),
	.obar());
// synopsys translate_off
defparam \pc_out[13]~output .bus_hold = "false";
defparam \pc_out[13]~output .open_drain_output = "false";
defparam \pc_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \pc_out[14]~output (
	.i(\program_counter|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[14]),
	.obar());
// synopsys translate_off
defparam \pc_out[14]~output .bus_hold = "false";
defparam \pc_out[14]~output .open_drain_output = "false";
defparam \pc_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \pc_out[15]~output (
	.i(\program_counter|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[15]),
	.obar());
// synopsys translate_off
defparam \pc_out[15]~output .bus_hold = "false";
defparam \pc_out[15]~output .open_drain_output = "false";
defparam \pc_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \pc_out[16]~output (
	.i(\program_counter|q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[16]),
	.obar());
// synopsys translate_off
defparam \pc_out[16]~output .bus_hold = "false";
defparam \pc_out[16]~output .open_drain_output = "false";
defparam \pc_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \pc_out[17]~output (
	.i(\program_counter|q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[17]),
	.obar());
// synopsys translate_off
defparam \pc_out[17]~output .bus_hold = "false";
defparam \pc_out[17]~output .open_drain_output = "false";
defparam \pc_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \pc_out[18]~output (
	.i(\program_counter|q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[18]),
	.obar());
// synopsys translate_off
defparam \pc_out[18]~output .bus_hold = "false";
defparam \pc_out[18]~output .open_drain_output = "false";
defparam \pc_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \pc_out[19]~output (
	.i(\program_counter|q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[19]),
	.obar());
// synopsys translate_off
defparam \pc_out[19]~output .bus_hold = "false";
defparam \pc_out[19]~output .open_drain_output = "false";
defparam \pc_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \pc_out[20]~output (
	.i(\program_counter|q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[20]),
	.obar());
// synopsys translate_off
defparam \pc_out[20]~output .bus_hold = "false";
defparam \pc_out[20]~output .open_drain_output = "false";
defparam \pc_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \pc_out[21]~output (
	.i(\program_counter|q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[21]),
	.obar());
// synopsys translate_off
defparam \pc_out[21]~output .bus_hold = "false";
defparam \pc_out[21]~output .open_drain_output = "false";
defparam \pc_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \pc_out[22]~output (
	.i(!\program_counter|q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[22]),
	.obar());
// synopsys translate_off
defparam \pc_out[22]~output .bus_hold = "false";
defparam \pc_out[22]~output .open_drain_output = "false";
defparam \pc_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \pc_out[23]~output (
	.i(\program_counter|q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[23]),
	.obar());
// synopsys translate_off
defparam \pc_out[23]~output .bus_hold = "false";
defparam \pc_out[23]~output .open_drain_output = "false";
defparam \pc_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N19
cyclonev_io_obuf \pc_out[24]~output (
	.i(\program_counter|q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[24]),
	.obar());
// synopsys translate_off
defparam \pc_out[24]~output .bus_hold = "false";
defparam \pc_out[24]~output .open_drain_output = "false";
defparam \pc_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \pc_out[25]~output (
	.i(\program_counter|q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[25]),
	.obar());
// synopsys translate_off
defparam \pc_out[25]~output .bus_hold = "false";
defparam \pc_out[25]~output .open_drain_output = "false";
defparam \pc_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \pc_out[26]~output (
	.i(\program_counter|q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[26]),
	.obar());
// synopsys translate_off
defparam \pc_out[26]~output .bus_hold = "false";
defparam \pc_out[26]~output .open_drain_output = "false";
defparam \pc_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \pc_out[27]~output (
	.i(\program_counter|q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[27]),
	.obar());
// synopsys translate_off
defparam \pc_out[27]~output .bus_hold = "false";
defparam \pc_out[27]~output .open_drain_output = "false";
defparam \pc_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \pc_out[28]~output (
	.i(\program_counter|q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[28]),
	.obar());
// synopsys translate_off
defparam \pc_out[28]~output .bus_hold = "false";
defparam \pc_out[28]~output .open_drain_output = "false";
defparam \pc_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \pc_out[29]~output (
	.i(\program_counter|q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[29]),
	.obar());
// synopsys translate_off
defparam \pc_out[29]~output .bus_hold = "false";
defparam \pc_out[29]~output .open_drain_output = "false";
defparam \pc_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \pc_out[30]~output (
	.i(\program_counter|q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[30]),
	.obar());
// synopsys translate_off
defparam \pc_out[30]~output .bus_hold = "false";
defparam \pc_out[30]~output .open_drain_output = "false";
defparam \pc_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \pc_out[31]~output (
	.i(\program_counter|q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[31]),
	.obar());
// synopsys translate_off
defparam \pc_out[31]~output .bus_hold = "false";
defparam \pc_out[31]~output .open_drain_output = "false";
defparam \pc_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \inst_out[0]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[0]),
	.obar());
// synopsys translate_off
defparam \inst_out[0]~output .bus_hold = "false";
defparam \inst_out[0]~output .open_drain_output = "false";
defparam \inst_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \inst_out[1]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[1]),
	.obar());
// synopsys translate_off
defparam \inst_out[1]~output .bus_hold = "false";
defparam \inst_out[1]~output .open_drain_output = "false";
defparam \inst_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \inst_out[2]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[2]),
	.obar());
// synopsys translate_off
defparam \inst_out[2]~output .bus_hold = "false";
defparam \inst_out[2]~output .open_drain_output = "false";
defparam \inst_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \inst_out[3]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[3]),
	.obar());
// synopsys translate_off
defparam \inst_out[3]~output .bus_hold = "false";
defparam \inst_out[3]~output .open_drain_output = "false";
defparam \inst_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \inst_out[4]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[4]),
	.obar());
// synopsys translate_off
defparam \inst_out[4]~output .bus_hold = "false";
defparam \inst_out[4]~output .open_drain_output = "false";
defparam \inst_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \inst_out[5]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[5]),
	.obar());
// synopsys translate_off
defparam \inst_out[5]~output .bus_hold = "false";
defparam \inst_out[5]~output .open_drain_output = "false";
defparam \inst_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \inst_out[6]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[6]),
	.obar());
// synopsys translate_off
defparam \inst_out[6]~output .bus_hold = "false";
defparam \inst_out[6]~output .open_drain_output = "false";
defparam \inst_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \inst_out[7]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[7]),
	.obar());
// synopsys translate_off
defparam \inst_out[7]~output .bus_hold = "false";
defparam \inst_out[7]~output .open_drain_output = "false";
defparam \inst_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \inst_out[8]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[8]),
	.obar());
// synopsys translate_off
defparam \inst_out[8]~output .bus_hold = "false";
defparam \inst_out[8]~output .open_drain_output = "false";
defparam \inst_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \inst_out[9]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[9]),
	.obar());
// synopsys translate_off
defparam \inst_out[9]~output .bus_hold = "false";
defparam \inst_out[9]~output .open_drain_output = "false";
defparam \inst_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \inst_out[10]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[10]),
	.obar());
// synopsys translate_off
defparam \inst_out[10]~output .bus_hold = "false";
defparam \inst_out[10]~output .open_drain_output = "false";
defparam \inst_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \inst_out[11]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[11]),
	.obar());
// synopsys translate_off
defparam \inst_out[11]~output .bus_hold = "false";
defparam \inst_out[11]~output .open_drain_output = "false";
defparam \inst_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \inst_out[12]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[12]),
	.obar());
// synopsys translate_off
defparam \inst_out[12]~output .bus_hold = "false";
defparam \inst_out[12]~output .open_drain_output = "false";
defparam \inst_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \inst_out[13]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[13]),
	.obar());
// synopsys translate_off
defparam \inst_out[13]~output .bus_hold = "false";
defparam \inst_out[13]~output .open_drain_output = "false";
defparam \inst_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \inst_out[14]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[14]),
	.obar());
// synopsys translate_off
defparam \inst_out[14]~output .bus_hold = "false";
defparam \inst_out[14]~output .open_drain_output = "false";
defparam \inst_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \inst_out[15]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[15]),
	.obar());
// synopsys translate_off
defparam \inst_out[15]~output .bus_hold = "false";
defparam \inst_out[15]~output .open_drain_output = "false";
defparam \inst_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \inst_out[16]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[16]),
	.obar());
// synopsys translate_off
defparam \inst_out[16]~output .bus_hold = "false";
defparam \inst_out[16]~output .open_drain_output = "false";
defparam \inst_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \inst_out[17]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[17]),
	.obar());
// synopsys translate_off
defparam \inst_out[17]~output .bus_hold = "false";
defparam \inst_out[17]~output .open_drain_output = "false";
defparam \inst_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \inst_out[18]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[18]),
	.obar());
// synopsys translate_off
defparam \inst_out[18]~output .bus_hold = "false";
defparam \inst_out[18]~output .open_drain_output = "false";
defparam \inst_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \inst_out[19]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[19]),
	.obar());
// synopsys translate_off
defparam \inst_out[19]~output .bus_hold = "false";
defparam \inst_out[19]~output .open_drain_output = "false";
defparam \inst_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \inst_out[20]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[20]),
	.obar());
// synopsys translate_off
defparam \inst_out[20]~output .bus_hold = "false";
defparam \inst_out[20]~output .open_drain_output = "false";
defparam \inst_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \inst_out[21]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[21]),
	.obar());
// synopsys translate_off
defparam \inst_out[21]~output .bus_hold = "false";
defparam \inst_out[21]~output .open_drain_output = "false";
defparam \inst_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N2
cyclonev_io_obuf \inst_out[22]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[22]),
	.obar());
// synopsys translate_off
defparam \inst_out[22]~output .bus_hold = "false";
defparam \inst_out[22]~output .open_drain_output = "false";
defparam \inst_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \inst_out[23]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[23]),
	.obar());
// synopsys translate_off
defparam \inst_out[23]~output .bus_hold = "false";
defparam \inst_out[23]~output .open_drain_output = "false";
defparam \inst_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \inst_out[24]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[24]),
	.obar());
// synopsys translate_off
defparam \inst_out[24]~output .bus_hold = "false";
defparam \inst_out[24]~output .open_drain_output = "false";
defparam \inst_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \inst_out[25]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[25]),
	.obar());
// synopsys translate_off
defparam \inst_out[25]~output .bus_hold = "false";
defparam \inst_out[25]~output .open_drain_output = "false";
defparam \inst_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \inst_out[26]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[26]),
	.obar());
// synopsys translate_off
defparam \inst_out[26]~output .bus_hold = "false";
defparam \inst_out[26]~output .open_drain_output = "false";
defparam \inst_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \inst_out[27]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[27]),
	.obar());
// synopsys translate_off
defparam \inst_out[27]~output .bus_hold = "false";
defparam \inst_out[27]~output .open_drain_output = "false";
defparam \inst_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \inst_out[28]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[28]),
	.obar());
// synopsys translate_off
defparam \inst_out[28]~output .bus_hold = "false";
defparam \inst_out[28]~output .open_drain_output = "false";
defparam \inst_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \inst_out[29]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[29]),
	.obar());
// synopsys translate_off
defparam \inst_out[29]~output .bus_hold = "false";
defparam \inst_out[29]~output .open_drain_output = "false";
defparam \inst_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N19
cyclonev_io_obuf \inst_out[30]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[30]),
	.obar());
// synopsys translate_off
defparam \inst_out[30]~output .bus_hold = "false";
defparam \inst_out[30]~output .open_drain_output = "false";
defparam \inst_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \inst_out[31]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst_out[31]),
	.obar());
// synopsys translate_off
defparam \inst_out[31]~output .bus_hold = "false";
defparam \inst_out[31]~output .open_drain_output = "false";
defparam \inst_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \read_reg1_out[0]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1_out[0]),
	.obar());
// synopsys translate_off
defparam \read_reg1_out[0]~output .bus_hold = "false";
defparam \read_reg1_out[0]~output .open_drain_output = "false";
defparam \read_reg1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \read_reg1_out[1]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1_out[1]),
	.obar());
// synopsys translate_off
defparam \read_reg1_out[1]~output .bus_hold = "false";
defparam \read_reg1_out[1]~output .open_drain_output = "false";
defparam \read_reg1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \read_reg1_out[2]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1_out[2]),
	.obar());
// synopsys translate_off
defparam \read_reg1_out[2]~output .bus_hold = "false";
defparam \read_reg1_out[2]~output .open_drain_output = "false";
defparam \read_reg1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N53
cyclonev_io_obuf \read_reg1_out[3]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1_out[3]),
	.obar());
// synopsys translate_off
defparam \read_reg1_out[3]~output .bus_hold = "false";
defparam \read_reg1_out[3]~output .open_drain_output = "false";
defparam \read_reg1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \read_reg1_out[4]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg1_out[4]),
	.obar());
// synopsys translate_off
defparam \read_reg1_out[4]~output .bus_hold = "false";
defparam \read_reg1_out[4]~output .open_drain_output = "false";
defparam \read_reg1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \read_reg2_out[0]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2_out[0]),
	.obar());
// synopsys translate_off
defparam \read_reg2_out[0]~output .bus_hold = "false";
defparam \read_reg2_out[0]~output .open_drain_output = "false";
defparam \read_reg2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \read_reg2_out[1]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2_out[1]),
	.obar());
// synopsys translate_off
defparam \read_reg2_out[1]~output .bus_hold = "false";
defparam \read_reg2_out[1]~output .open_drain_output = "false";
defparam \read_reg2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \read_reg2_out[2]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2_out[2]),
	.obar());
// synopsys translate_off
defparam \read_reg2_out[2]~output .bus_hold = "false";
defparam \read_reg2_out[2]~output .open_drain_output = "false";
defparam \read_reg2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \read_reg2_out[3]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2_out[3]),
	.obar());
// synopsys translate_off
defparam \read_reg2_out[3]~output .bus_hold = "false";
defparam \read_reg2_out[3]~output .open_drain_output = "false";
defparam \read_reg2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \read_reg2_out[4]~output (
	.i(\instructions|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_reg2_out[4]),
	.obar());
// synopsys translate_off
defparam \read_reg2_out[4]~output .bus_hold = "false";
defparam \read_reg2_out[4]~output .open_drain_output = "false";
defparam \read_reg2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \write_reg_out[0]~output (
	.i(\writeReg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg_out[0]),
	.obar());
// synopsys translate_off
defparam \write_reg_out[0]~output .bus_hold = "false";
defparam \write_reg_out[0]~output .open_drain_output = "false";
defparam \write_reg_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \write_reg_out[1]~output (
	.i(\writeReg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg_out[1]),
	.obar());
// synopsys translate_off
defparam \write_reg_out[1]~output .bus_hold = "false";
defparam \write_reg_out[1]~output .open_drain_output = "false";
defparam \write_reg_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \write_reg_out[2]~output (
	.i(\writeReg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg_out[2]),
	.obar());
// synopsys translate_off
defparam \write_reg_out[2]~output .bus_hold = "false";
defparam \write_reg_out[2]~output .open_drain_output = "false";
defparam \write_reg_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \write_reg_out[3]~output (
	.i(\writeReg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg_out[3]),
	.obar());
// synopsys translate_off
defparam \write_reg_out[3]~output .bus_hold = "false";
defparam \write_reg_out[3]~output .open_drain_output = "false";
defparam \write_reg_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \write_reg_out[4]~output (
	.i(\writeReg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg_out[4]),
	.obar());
// synopsys translate_off
defparam \write_reg_out[4]~output .bus_hold = "false";
defparam \write_reg_out[4]~output .open_drain_output = "false";
defparam \write_reg_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \read_data1_out[0]~output (
	.i(\registers|Mux31~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[0]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[0]~output .bus_hold = "false";
defparam \read_data1_out[0]~output .open_drain_output = "false";
defparam \read_data1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \read_data1_out[1]~output (
	.i(\registers|Mux30~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[1]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[1]~output .bus_hold = "false";
defparam \read_data1_out[1]~output .open_drain_output = "false";
defparam \read_data1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N93
cyclonev_io_obuf \read_data1_out[2]~output (
	.i(\registers|Mux29~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[2]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[2]~output .bus_hold = "false";
defparam \read_data1_out[2]~output .open_drain_output = "false";
defparam \read_data1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \read_data1_out[3]~output (
	.i(\registers|Mux28~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[3]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[3]~output .bus_hold = "false";
defparam \read_data1_out[3]~output .open_drain_output = "false";
defparam \read_data1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \read_data1_out[4]~output (
	.i(\registers|Mux27~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[4]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[4]~output .bus_hold = "false";
defparam \read_data1_out[4]~output .open_drain_output = "false";
defparam \read_data1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \read_data1_out[5]~output (
	.i(\registers|Mux26~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[5]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[5]~output .bus_hold = "false";
defparam \read_data1_out[5]~output .open_drain_output = "false";
defparam \read_data1_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \read_data1_out[6]~output (
	.i(\registers|Mux25~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[6]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[6]~output .bus_hold = "false";
defparam \read_data1_out[6]~output .open_drain_output = "false";
defparam \read_data1_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \read_data1_out[7]~output (
	.i(\registers|Mux24~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[7]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[7]~output .bus_hold = "false";
defparam \read_data1_out[7]~output .open_drain_output = "false";
defparam \read_data1_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \read_data1_out[8]~output (
	.i(\registers|Mux23~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[8]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[8]~output .bus_hold = "false";
defparam \read_data1_out[8]~output .open_drain_output = "false";
defparam \read_data1_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \read_data1_out[9]~output (
	.i(\registers|Mux22~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[9]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[9]~output .bus_hold = "false";
defparam \read_data1_out[9]~output .open_drain_output = "false";
defparam \read_data1_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \read_data1_out[10]~output (
	.i(\registers|Mux21~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[10]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[10]~output .bus_hold = "false";
defparam \read_data1_out[10]~output .open_drain_output = "false";
defparam \read_data1_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \read_data1_out[11]~output (
	.i(\registers|Mux20~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[11]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[11]~output .bus_hold = "false";
defparam \read_data1_out[11]~output .open_drain_output = "false";
defparam \read_data1_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \read_data1_out[12]~output (
	.i(\registers|Mux19~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[12]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[12]~output .bus_hold = "false";
defparam \read_data1_out[12]~output .open_drain_output = "false";
defparam \read_data1_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \read_data1_out[13]~output (
	.i(\registers|Mux18~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[13]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[13]~output .bus_hold = "false";
defparam \read_data1_out[13]~output .open_drain_output = "false";
defparam \read_data1_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \read_data1_out[14]~output (
	.i(\registers|Mux17~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[14]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[14]~output .bus_hold = "false";
defparam \read_data1_out[14]~output .open_drain_output = "false";
defparam \read_data1_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \read_data1_out[15]~output (
	.i(\registers|Mux16~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[15]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[15]~output .bus_hold = "false";
defparam \read_data1_out[15]~output .open_drain_output = "false";
defparam \read_data1_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \read_data1_out[16]~output (
	.i(\registers|Mux15~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[16]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[16]~output .bus_hold = "false";
defparam \read_data1_out[16]~output .open_drain_output = "false";
defparam \read_data1_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \read_data1_out[17]~output (
	.i(\registers|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[17]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[17]~output .bus_hold = "false";
defparam \read_data1_out[17]~output .open_drain_output = "false";
defparam \read_data1_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \read_data1_out[18]~output (
	.i(\registers|Mux13~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[18]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[18]~output .bus_hold = "false";
defparam \read_data1_out[18]~output .open_drain_output = "false";
defparam \read_data1_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \read_data1_out[19]~output (
	.i(\registers|Mux12~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[19]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[19]~output .bus_hold = "false";
defparam \read_data1_out[19]~output .open_drain_output = "false";
defparam \read_data1_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \read_data1_out[20]~output (
	.i(\registers|Mux11~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[20]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[20]~output .bus_hold = "false";
defparam \read_data1_out[20]~output .open_drain_output = "false";
defparam \read_data1_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \read_data1_out[21]~output (
	.i(\registers|Mux10~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[21]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[21]~output .bus_hold = "false";
defparam \read_data1_out[21]~output .open_drain_output = "false";
defparam \read_data1_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \read_data1_out[22]~output (
	.i(\registers|Mux9~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[22]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[22]~output .bus_hold = "false";
defparam \read_data1_out[22]~output .open_drain_output = "false";
defparam \read_data1_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \read_data1_out[23]~output (
	.i(\registers|Mux8~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[23]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[23]~output .bus_hold = "false";
defparam \read_data1_out[23]~output .open_drain_output = "false";
defparam \read_data1_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \read_data1_out[24]~output (
	.i(\registers|Mux7~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[24]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[24]~output .bus_hold = "false";
defparam \read_data1_out[24]~output .open_drain_output = "false";
defparam \read_data1_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \read_data1_out[25]~output (
	.i(\registers|Mux6~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[25]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[25]~output .bus_hold = "false";
defparam \read_data1_out[25]~output .open_drain_output = "false";
defparam \read_data1_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \read_data1_out[26]~output (
	.i(\registers|Mux5~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[26]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[26]~output .bus_hold = "false";
defparam \read_data1_out[26]~output .open_drain_output = "false";
defparam \read_data1_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \read_data1_out[27]~output (
	.i(\registers|Mux4~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[27]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[27]~output .bus_hold = "false";
defparam \read_data1_out[27]~output .open_drain_output = "false";
defparam \read_data1_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \read_data1_out[28]~output (
	.i(\registers|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[28]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[28]~output .bus_hold = "false";
defparam \read_data1_out[28]~output .open_drain_output = "false";
defparam \read_data1_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \read_data1_out[29]~output (
	.i(\registers|Mux2~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[29]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[29]~output .bus_hold = "false";
defparam \read_data1_out[29]~output .open_drain_output = "false";
defparam \read_data1_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \read_data1_out[30]~output (
	.i(\registers|Mux1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[30]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[30]~output .bus_hold = "false";
defparam \read_data1_out[30]~output .open_drain_output = "false";
defparam \read_data1_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \read_data1_out[31]~output (
	.i(\registers|Mux0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1_out[31]),
	.obar());
// synopsys translate_off
defparam \read_data1_out[31]~output .bus_hold = "false";
defparam \read_data1_out[31]~output .open_drain_output = "false";
defparam \read_data1_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N19
cyclonev_io_obuf \read_data2_out[0]~output (
	.i(\registers|Mux63~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[0]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[0]~output .bus_hold = "false";
defparam \read_data2_out[0]~output .open_drain_output = "false";
defparam \read_data2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \read_data2_out[1]~output (
	.i(\registers|Mux62~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[1]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[1]~output .bus_hold = "false";
defparam \read_data2_out[1]~output .open_drain_output = "false";
defparam \read_data2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N2
cyclonev_io_obuf \read_data2_out[2]~output (
	.i(\registers|Mux61~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[2]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[2]~output .bus_hold = "false";
defparam \read_data2_out[2]~output .open_drain_output = "false";
defparam \read_data2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \read_data2_out[3]~output (
	.i(\registers|Mux60~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[3]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[3]~output .bus_hold = "false";
defparam \read_data2_out[3]~output .open_drain_output = "false";
defparam \read_data2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \read_data2_out[4]~output (
	.i(\registers|Mux59~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[4]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[4]~output .bus_hold = "false";
defparam \read_data2_out[4]~output .open_drain_output = "false";
defparam \read_data2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \read_data2_out[5]~output (
	.i(\registers|Mux58~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[5]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[5]~output .bus_hold = "false";
defparam \read_data2_out[5]~output .open_drain_output = "false";
defparam \read_data2_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N53
cyclonev_io_obuf \read_data2_out[6]~output (
	.i(\registers|Mux57~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[6]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[6]~output .bus_hold = "false";
defparam \read_data2_out[6]~output .open_drain_output = "false";
defparam \read_data2_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \read_data2_out[7]~output (
	.i(\registers|Mux56~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[7]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[7]~output .bus_hold = "false";
defparam \read_data2_out[7]~output .open_drain_output = "false";
defparam \read_data2_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \read_data2_out[8]~output (
	.i(\registers|Mux55~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[8]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[8]~output .bus_hold = "false";
defparam \read_data2_out[8]~output .open_drain_output = "false";
defparam \read_data2_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N42
cyclonev_io_obuf \read_data2_out[9]~output (
	.i(\registers|Mux54~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[9]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[9]~output .bus_hold = "false";
defparam \read_data2_out[9]~output .open_drain_output = "false";
defparam \read_data2_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \read_data2_out[10]~output (
	.i(\registers|Mux53~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[10]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[10]~output .bus_hold = "false";
defparam \read_data2_out[10]~output .open_drain_output = "false";
defparam \read_data2_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \read_data2_out[11]~output (
	.i(\registers|Mux52~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[11]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[11]~output .bus_hold = "false";
defparam \read_data2_out[11]~output .open_drain_output = "false";
defparam \read_data2_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \read_data2_out[12]~output (
	.i(\registers|Mux51~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[12]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[12]~output .bus_hold = "false";
defparam \read_data2_out[12]~output .open_drain_output = "false";
defparam \read_data2_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \read_data2_out[13]~output (
	.i(\registers|Mux50~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[13]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[13]~output .bus_hold = "false";
defparam \read_data2_out[13]~output .open_drain_output = "false";
defparam \read_data2_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \read_data2_out[14]~output (
	.i(\registers|Mux49~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[14]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[14]~output .bus_hold = "false";
defparam \read_data2_out[14]~output .open_drain_output = "false";
defparam \read_data2_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \read_data2_out[15]~output (
	.i(\registers|Mux48~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[15]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[15]~output .bus_hold = "false";
defparam \read_data2_out[15]~output .open_drain_output = "false";
defparam \read_data2_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \read_data2_out[16]~output (
	.i(\registers|Mux47~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[16]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[16]~output .bus_hold = "false";
defparam \read_data2_out[16]~output .open_drain_output = "false";
defparam \read_data2_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N19
cyclonev_io_obuf \read_data2_out[17]~output (
	.i(\registers|Mux46~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[17]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[17]~output .bus_hold = "false";
defparam \read_data2_out[17]~output .open_drain_output = "false";
defparam \read_data2_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N93
cyclonev_io_obuf \read_data2_out[18]~output (
	.i(\registers|Mux45~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[18]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[18]~output .bus_hold = "false";
defparam \read_data2_out[18]~output .open_drain_output = "false";
defparam \read_data2_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \read_data2_out[19]~output (
	.i(\registers|Mux44~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[19]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[19]~output .bus_hold = "false";
defparam \read_data2_out[19]~output .open_drain_output = "false";
defparam \read_data2_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \read_data2_out[20]~output (
	.i(\registers|Mux43~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[20]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[20]~output .bus_hold = "false";
defparam \read_data2_out[20]~output .open_drain_output = "false";
defparam \read_data2_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \read_data2_out[21]~output (
	.i(\registers|Mux42~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[21]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[21]~output .bus_hold = "false";
defparam \read_data2_out[21]~output .open_drain_output = "false";
defparam \read_data2_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \read_data2_out[22]~output (
	.i(\registers|Mux41~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[22]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[22]~output .bus_hold = "false";
defparam \read_data2_out[22]~output .open_drain_output = "false";
defparam \read_data2_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \read_data2_out[23]~output (
	.i(\registers|Mux40~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[23]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[23]~output .bus_hold = "false";
defparam \read_data2_out[23]~output .open_drain_output = "false";
defparam \read_data2_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \read_data2_out[24]~output (
	.i(\registers|Mux39~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[24]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[24]~output .bus_hold = "false";
defparam \read_data2_out[24]~output .open_drain_output = "false";
defparam \read_data2_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \read_data2_out[25]~output (
	.i(\registers|Mux38~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[25]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[25]~output .bus_hold = "false";
defparam \read_data2_out[25]~output .open_drain_output = "false";
defparam \read_data2_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \read_data2_out[26]~output (
	.i(\registers|Mux37~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[26]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[26]~output .bus_hold = "false";
defparam \read_data2_out[26]~output .open_drain_output = "false";
defparam \read_data2_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \read_data2_out[27]~output (
	.i(\registers|Mux36~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[27]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[27]~output .bus_hold = "false";
defparam \read_data2_out[27]~output .open_drain_output = "false";
defparam \read_data2_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \read_data2_out[28]~output (
	.i(\registers|Mux35~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[28]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[28]~output .bus_hold = "false";
defparam \read_data2_out[28]~output .open_drain_output = "false";
defparam \read_data2_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \read_data2_out[29]~output (
	.i(\registers|Mux34~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[29]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[29]~output .bus_hold = "false";
defparam \read_data2_out[29]~output .open_drain_output = "false";
defparam \read_data2_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \read_data2_out[30]~output (
	.i(\registers|Mux33~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[30]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[30]~output .bus_hold = "false";
defparam \read_data2_out[30]~output .open_drain_output = "false";
defparam \read_data2_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \read_data2_out[31]~output (
	.i(\registers|Mux32~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2_out[31]),
	.obar());
// synopsys translate_off
defparam \read_data2_out[31]~output .bus_hold = "false";
defparam \read_data2_out[31]~output .open_drain_output = "false";
defparam \read_data2_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \write_data_out[0]~output (
	.i(\writeData[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[0]),
	.obar());
// synopsys translate_off
defparam \write_data_out[0]~output .bus_hold = "false";
defparam \write_data_out[0]~output .open_drain_output = "false";
defparam \write_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \write_data_out[1]~output (
	.i(\writeData[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[1]),
	.obar());
// synopsys translate_off
defparam \write_data_out[1]~output .bus_hold = "false";
defparam \write_data_out[1]~output .open_drain_output = "false";
defparam \write_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \write_data_out[2]~output (
	.i(\writeData[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[2]),
	.obar());
// synopsys translate_off
defparam \write_data_out[2]~output .bus_hold = "false";
defparam \write_data_out[2]~output .open_drain_output = "false";
defparam \write_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \write_data_out[3]~output (
	.i(\writeData[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[3]),
	.obar());
// synopsys translate_off
defparam \write_data_out[3]~output .bus_hold = "false";
defparam \write_data_out[3]~output .open_drain_output = "false";
defparam \write_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
cyclonev_io_obuf \write_data_out[4]~output (
	.i(\writeData[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[4]),
	.obar());
// synopsys translate_off
defparam \write_data_out[4]~output .bus_hold = "false";
defparam \write_data_out[4]~output .open_drain_output = "false";
defparam \write_data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \write_data_out[5]~output (
	.i(\writeData[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[5]),
	.obar());
// synopsys translate_off
defparam \write_data_out[5]~output .bus_hold = "false";
defparam \write_data_out[5]~output .open_drain_output = "false";
defparam \write_data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \write_data_out[6]~output (
	.i(\writeData[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[6]),
	.obar());
// synopsys translate_off
defparam \write_data_out[6]~output .bus_hold = "false";
defparam \write_data_out[6]~output .open_drain_output = "false";
defparam \write_data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N59
cyclonev_io_obuf \write_data_out[7]~output (
	.i(\writeData[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[7]),
	.obar());
// synopsys translate_off
defparam \write_data_out[7]~output .bus_hold = "false";
defparam \write_data_out[7]~output .open_drain_output = "false";
defparam \write_data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \write_data_out[8]~output (
	.i(\writeData[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[8]),
	.obar());
// synopsys translate_off
defparam \write_data_out[8]~output .bus_hold = "false";
defparam \write_data_out[8]~output .open_drain_output = "false";
defparam \write_data_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \write_data_out[9]~output (
	.i(\writeData[9]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[9]),
	.obar());
// synopsys translate_off
defparam \write_data_out[9]~output .bus_hold = "false";
defparam \write_data_out[9]~output .open_drain_output = "false";
defparam \write_data_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \write_data_out[10]~output (
	.i(\writeData[10]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[10]),
	.obar());
// synopsys translate_off
defparam \write_data_out[10]~output .bus_hold = "false";
defparam \write_data_out[10]~output .open_drain_output = "false";
defparam \write_data_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N76
cyclonev_io_obuf \write_data_out[11]~output (
	.i(\writeData[11]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[11]),
	.obar());
// synopsys translate_off
defparam \write_data_out[11]~output .bus_hold = "false";
defparam \write_data_out[11]~output .open_drain_output = "false";
defparam \write_data_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \write_data_out[12]~output (
	.i(\writeData[12]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[12]),
	.obar());
// synopsys translate_off
defparam \write_data_out[12]~output .bus_hold = "false";
defparam \write_data_out[12]~output .open_drain_output = "false";
defparam \write_data_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \write_data_out[13]~output (
	.i(\writeData[13]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[13]),
	.obar());
// synopsys translate_off
defparam \write_data_out[13]~output .bus_hold = "false";
defparam \write_data_out[13]~output .open_drain_output = "false";
defparam \write_data_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \write_data_out[14]~output (
	.i(\writeData[14]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[14]),
	.obar());
// synopsys translate_off
defparam \write_data_out[14]~output .bus_hold = "false";
defparam \write_data_out[14]~output .open_drain_output = "false";
defparam \write_data_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \write_data_out[15]~output (
	.i(\writeData[15]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[15]),
	.obar());
// synopsys translate_off
defparam \write_data_out[15]~output .bus_hold = "false";
defparam \write_data_out[15]~output .open_drain_output = "false";
defparam \write_data_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \write_data_out[16]~output (
	.i(\writeData[16]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[16]),
	.obar());
// synopsys translate_off
defparam \write_data_out[16]~output .bus_hold = "false";
defparam \write_data_out[16]~output .open_drain_output = "false";
defparam \write_data_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \write_data_out[17]~output (
	.i(\writeData[17]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[17]),
	.obar());
// synopsys translate_off
defparam \write_data_out[17]~output .bus_hold = "false";
defparam \write_data_out[17]~output .open_drain_output = "false";
defparam \write_data_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \write_data_out[18]~output (
	.i(\writeData[18]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[18]),
	.obar());
// synopsys translate_off
defparam \write_data_out[18]~output .bus_hold = "false";
defparam \write_data_out[18]~output .open_drain_output = "false";
defparam \write_data_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \write_data_out[19]~output (
	.i(\writeData[19]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[19]),
	.obar());
// synopsys translate_off
defparam \write_data_out[19]~output .bus_hold = "false";
defparam \write_data_out[19]~output .open_drain_output = "false";
defparam \write_data_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \write_data_out[20]~output (
	.i(\writeData[20]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[20]),
	.obar());
// synopsys translate_off
defparam \write_data_out[20]~output .bus_hold = "false";
defparam \write_data_out[20]~output .open_drain_output = "false";
defparam \write_data_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \write_data_out[21]~output (
	.i(\writeData[21]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[21]),
	.obar());
// synopsys translate_off
defparam \write_data_out[21]~output .bus_hold = "false";
defparam \write_data_out[21]~output .open_drain_output = "false";
defparam \write_data_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \write_data_out[22]~output (
	.i(\writeData[22]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[22]),
	.obar());
// synopsys translate_off
defparam \write_data_out[22]~output .bus_hold = "false";
defparam \write_data_out[22]~output .open_drain_output = "false";
defparam \write_data_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \write_data_out[23]~output (
	.i(\writeData[23]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[23]),
	.obar());
// synopsys translate_off
defparam \write_data_out[23]~output .bus_hold = "false";
defparam \write_data_out[23]~output .open_drain_output = "false";
defparam \write_data_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \write_data_out[24]~output (
	.i(\writeData[24]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[24]),
	.obar());
// synopsys translate_off
defparam \write_data_out[24]~output .bus_hold = "false";
defparam \write_data_out[24]~output .open_drain_output = "false";
defparam \write_data_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \write_data_out[25]~output (
	.i(\writeData[25]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[25]),
	.obar());
// synopsys translate_off
defparam \write_data_out[25]~output .bus_hold = "false";
defparam \write_data_out[25]~output .open_drain_output = "false";
defparam \write_data_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \write_data_out[26]~output (
	.i(\writeData[26]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[26]),
	.obar());
// synopsys translate_off
defparam \write_data_out[26]~output .bus_hold = "false";
defparam \write_data_out[26]~output .open_drain_output = "false";
defparam \write_data_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \write_data_out[27]~output (
	.i(\writeData[27]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[27]),
	.obar());
// synopsys translate_off
defparam \write_data_out[27]~output .bus_hold = "false";
defparam \write_data_out[27]~output .open_drain_output = "false";
defparam \write_data_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \write_data_out[28]~output (
	.i(\writeData[28]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[28]),
	.obar());
// synopsys translate_off
defparam \write_data_out[28]~output .bus_hold = "false";
defparam \write_data_out[28]~output .open_drain_output = "false";
defparam \write_data_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \write_data_out[29]~output (
	.i(\writeData[29]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[29]),
	.obar());
// synopsys translate_off
defparam \write_data_out[29]~output .bus_hold = "false";
defparam \write_data_out[29]~output .open_drain_output = "false";
defparam \write_data_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \write_data_out[30]~output (
	.i(\writeData[30]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[30]),
	.obar());
// synopsys translate_off
defparam \write_data_out[30]~output .bus_hold = "false";
defparam \write_data_out[30]~output .open_drain_output = "false";
defparam \write_data_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \write_data_out[31]~output (
	.i(\writeData[31]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_data_out[31]),
	.obar());
// synopsys translate_off
defparam \write_data_out[31]~output .bus_hold = "false";
defparam \write_data_out[31]~output .open_drain_output = "false";
defparam \write_data_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \branch_out~output (
	.i(!\branch~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(branch_out),
	.obar());
// synopsys translate_off
defparam \branch_out~output .bus_hold = "false";
defparam \branch_out~output .open_drain_output = "false";
defparam \branch_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \jump_out~output (
	.i(\isJump~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jump_out),
	.obar());
// synopsys translate_off
defparam \jump_out~output .bus_hold = "false";
defparam \jump_out~output .open_drain_output = "false";
defparam \jump_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \bneo~output (
	.i(\controller|Bne~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bneo),
	.obar());
// synopsys translate_off
defparam \bneo~output .bus_hold = "false";
defparam \bneo~output .open_drain_output = "false";
defparam \bneo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \beqo~output (
	.i(\controller|Beq~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(beqo),
	.obar());
// synopsys translate_off
defparam \beqo~output .bus_hold = "false";
defparam \beqo~output .open_drain_output = "false";
defparam \beqo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \slow_clk~input (
	.i(slow_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slow_clk~input_o ));
// synopsys translate_off
defparam \slow_clk~input .bus_hold = "false";
defparam \slow_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \slow_clk~inputCLKENA0 (
	.inclk(\slow_clk~input_o ),
	.ena(vcc),
	.outclk(\slow_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \slow_clk~inputCLKENA0 .clock_type = "global clock";
defparam \slow_clk~inputCLKENA0 .disable_mode = "low";
defparam \slow_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \slow_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \slow_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N18
cyclonev_io_ibuf \fast_clk~input (
	.i(fast_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fast_clk~input_o ));
// synopsys translate_off
defparam \fast_clk~input .bus_hold = "false";
defparam \fast_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \fast_clk~inputCLKENA0 (
	.inclk(\fast_clk~input_o ),
	.ena(vcc),
	.outclk(\fast_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \fast_clk~inputCLKENA0 .clock_type = "global clock";
defparam \fast_clk~inputCLKENA0 .disable_mode = "low";
defparam \fast_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \fast_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \fast_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \program_counter|q [2] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( \program_counter|q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \program_counter|q [3] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \program_counter|q [3] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \program_counter|q [4] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \program_counter|q [4] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\program_counter|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \program_counter|q [5] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \program_counter|q [5] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \instructions|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\program_counter|q [7],\program_counter|q [6],\program_counter|q [5],\program_counter|q [4],\program_counter|q [3],\program_counter|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructions|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .init_file = "text.mif";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "InstructionMemory:instructions|altsyncram:altsyncram_component|altsyncram_lt14:auto_generated|ALTSYNCRAM";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \instructions|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081000000008100002002108FFFF00110000020000004820002008000A";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \program_counter|q [6] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \program_counter|q [6] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \program_counter|q [7] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \program_counter|q [7] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \Add1~1_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))
// \Add0~2  = CARRY(( \Add1~1_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [1] ) + ( \Add1~5_sumout  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [1] ) + ( \Add1~5_sumout  ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \Add1~9_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \Add1~9_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [2] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(!\Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [3] ) + ( \Add1~13_sumout  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [3] ) + ( \Add1~13_sumout  ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \Add1~17_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \Add1~17_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [5] ) + ( \Add1~21_sumout  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [5] ) + ( \Add1~21_sumout  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \controller|ALUsrc~2 (
// Equation(s):
// \controller|ALUsrc~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [29] & ( \instructions|altsyncram_component|auto_generated|q_a [26] & ( (!\instructions|altsyncram_component|auto_generated|q_a [30] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [28] & (\instructions|altsyncram_component|auto_generated|q_a [27] & \instructions|altsyncram_component|auto_generated|q_a [31]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUsrc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUsrc~2 .extended_lut = "off";
defparam \controller|ALUsrc~2 .lut_mask = 64'h0000000000000008;
defparam \controller|ALUsrc~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \controller|Mux1~0 (
// Equation(s):
// \controller|Mux1~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [1] & ( (!\instructions|altsyncram_component|auto_generated|q_a [0] & ((!\instructions|altsyncram_component|auto_generated|q_a [2]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [0] & (!\instructions|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux1~0 .extended_lut = "off";
defparam \controller|Mux1~0 .lut_mask = 64'h00000000FA0AFA0A;
defparam \controller|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N45
cyclonev_lcell_comb \controller|Mux5~0 (
// Equation(s):
// \controller|Mux5~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( !\instructions|altsyncram_component|auto_generated|q_a [31] ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux5~0 .extended_lut = "off";
defparam \controller|Mux5~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \controller|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N39
cyclonev_lcell_comb \controller|Mux5~1 (
// Equation(s):
// \controller|Mux5~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [29] & ( (\instructions|altsyncram_component|auto_generated|q_a [27] & (!\instructions|altsyncram_component|auto_generated|q_a [26] $ 
// (\instructions|altsyncram_component|auto_generated|q_a [28]))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [29] & ( (!\instructions|altsyncram_component|auto_generated|q_a [27] & \instructions|altsyncram_component|auto_generated|q_a 
// [28]) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux5~1 .extended_lut = "off";
defparam \controller|Mux5~1 .lut_mask = 64'h00CC00CC30033003;
defparam \controller|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \controller|ALUControl[2]~7 (
// Equation(s):
// \controller|ALUControl[2]~7_combout  = ( \controller|Mux5~0_combout  & ( \controller|Mux5~1_combout  & ( (!\controller|Equal0~0_combout ) # ((\controller|Mux1~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [4] & 
// \instructions|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( !\controller|Mux5~0_combout  & ( \controller|Mux5~1_combout  & ( (\controller|Mux1~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [4] & 
// (\instructions|altsyncram_component|auto_generated|q_a [5] & \controller|Equal0~0_combout ))) ) ) ) # ( \controller|Mux5~0_combout  & ( !\controller|Mux5~1_combout  & ( (\controller|Mux1~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a 
// [4] & (\instructions|altsyncram_component|auto_generated|q_a [5] & \controller|Equal0~0_combout ))) ) ) ) # ( !\controller|Mux5~0_combout  & ( !\controller|Mux5~1_combout  & ( (\controller|Mux1~0_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [4] & (\instructions|altsyncram_component|auto_generated|q_a [5] & \controller|Equal0~0_combout ))) ) ) )

	.dataa(!\controller|Mux1~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\controller|Equal0~0_combout ),
	.datae(!\controller|Mux5~0_combout ),
	.dataf(!\controller|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[2]~7 .extended_lut = "off";
defparam \controller|ALUControl[2]~7 .lut_mask = 64'h000400040004FF04;
defparam \controller|ALUControl[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \controller|Mux0~0 (
// Equation(s):
// \controller|Mux0~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [1] & ( (!\instructions|altsyncram_component|auto_generated|q_a [0] & (!\instructions|altsyncram_component|auto_generated|q_a [5])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [0] & (\instructions|altsyncram_component|auto_generated|q_a [5] & \instructions|altsyncram_component|auto_generated|q_a [2])) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [0] & !\instructions|altsyncram_component|auto_generated|q_a [5]) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux0~0 .extended_lut = "off";
defparam \controller|Mux0~0 .lut_mask = 64'hA0A0A0A0A0A5A0A5;
defparam \controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \controller|ALUControl[3]~2 (
// Equation(s):
// \controller|ALUControl[3]~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [28] & ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( (\instructions|altsyncram_component|auto_generated|q_a [27] & 
// (\instructions|altsyncram_component|auto_generated|q_a [29] & (!\instructions|altsyncram_component|auto_generated|q_a [31] & \instructions|altsyncram_component|auto_generated|q_a [26]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[3]~2 .extended_lut = "off";
defparam \controller|ALUControl[3]~2 .lut_mask = 64'h0000001000000000;
defparam \controller|ALUControl[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \controller|ALUControl[3]~3 (
// Equation(s):
// \controller|ALUControl[3]~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [3] & ( \controller|ALUControl[3]~2_combout  ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [3] & ( 
// ((!\instructions|altsyncram_component|auto_generated|q_a [4] & (\controller|Equal0~0_combout  & \controller|Mux0~0_combout ))) # (\controller|ALUControl[3]~2_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux0~0_combout ),
	.datad(!\controller|ALUControl[3]~2_combout ),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[3]~3 .extended_lut = "off";
defparam \controller|ALUControl[3]~3 .lut_mask = 64'h02FF02FF00FF00FF;
defparam \controller|ALUControl[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \controller|ALUControl[1]~5 (
// Equation(s):
// \controller|ALUControl[1]~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [29] & ( (!\instructions|altsyncram_component|auto_generated|q_a [28] & (!\instructions|altsyncram_component|auto_generated|q_a [31] $ 
// (((\instructions|altsyncram_component|auto_generated|q_a [26] & \instructions|altsyncram_component|auto_generated|q_a [27]))))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [29] & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [31] & ((!\instructions|altsyncram_component|auto_generated|q_a [28] $ (!\instructions|altsyncram_component|auto_generated|q_a [27])))) # (\instructions|altsyncram_component|auto_generated|q_a [31] & (\instructions|altsyncram_component|auto_generated|q_a 
// [26] & (!\instructions|altsyncram_component|auto_generated|q_a [28] & \instructions|altsyncram_component|auto_generated|q_a [27]))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[1]~5 .extended_lut = "off";
defparam \controller|ALUControl[1]~5 .lut_mask = 64'h0AB00AB0A090A090;
defparam \controller|ALUControl[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N21
cyclonev_lcell_comb \controller|ALUControl[1]~4 (
// Equation(s):
// \controller|ALUControl[1]~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [1] & ( (!\instructions|altsyncram_component|auto_generated|q_a [5] & (!\instructions|altsyncram_component|auto_generated|q_a [3] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [0] & \instructions|altsyncram_component|auto_generated|q_a [2]))) # (\instructions|altsyncram_component|auto_generated|q_a [5] & (!\instructions|altsyncram_component|auto_generated|q_a [2] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [3]) # (!\instructions|altsyncram_component|auto_generated|q_a [0])))) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [1] & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [5] & (!\instructions|altsyncram_component|auto_generated|q_a [0] & (!\instructions|altsyncram_component|auto_generated|q_a [3] $ (!\instructions|altsyncram_component|auto_generated|q_a [2])))) # (\instructions|altsyncram_component|auto_generated|q_a [5] 
// & (!\instructions|altsyncram_component|auto_generated|q_a [3] & ((!\instructions|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[1]~4 .extended_lut = "off";
defparam \controller|ALUControl[1]~4 .lut_mask = 64'h6480648054805480;
defparam \controller|ALUControl[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N57
cyclonev_lcell_comb \controller|ALUControl[1]~6 (
// Equation(s):
// \controller|ALUControl[1]~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [30] & ( (!\instructions|altsyncram_component|auto_generated|q_a [4] & (\controller|Equal0~0_combout  & \controller|ALUControl[1]~4_combout )) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [30] & ( ((!\instructions|altsyncram_component|auto_generated|q_a [4] & (\controller|Equal0~0_combout  & \controller|ALUControl[1]~4_combout ))) # (\controller|ALUControl[1]~5_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|ALUControl[1]~5_combout ),
	.datad(!\controller|ALUControl[1]~4_combout ),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[1]~6 .extended_lut = "off";
defparam \controller|ALUControl[1]~6 .lut_mask = 64'h0F2F0F2F00220022;
defparam \controller|ALUControl[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N3
cyclonev_lcell_comb \mainALU|Mux158~1 (
// Equation(s):
// \mainALU|Mux158~1_combout  = ( !\controller|ALUControl[3]~3_combout  & ( \controller|ALUControl[1]~6_combout  ) ) # ( \controller|ALUControl[3]~3_combout  & ( !\controller|ALUControl[1]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux158~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux158~1 .extended_lut = "off";
defparam \mainALU|Mux158~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \mainALU|Mux158~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \controller|Mux7~0 (
// Equation(s):
// \controller|Mux7~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [26] & ( (\instructions|altsyncram_component|auto_generated|q_a [28] & \instructions|altsyncram_component|auto_generated|q_a [29]) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [26] & ( (!\instructions|altsyncram_component|auto_generated|q_a [28] & (\instructions|altsyncram_component|auto_generated|q_a [29] & \instructions|altsyncram_component|auto_generated|q_a [27])) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux7~0 .extended_lut = "off";
defparam \controller|Mux7~0 .lut_mask = 64'h000C000C03030303;
defparam \controller|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \controller|ALUControl[0]~0 (
// Equation(s):
// \controller|ALUControl[0]~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [1] & ( (!\instructions|altsyncram_component|auto_generated|q_a [0] & ((!\instructions|altsyncram_component|auto_generated|q_a [5] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [3])) # (\instructions|altsyncram_component|auto_generated|q_a [5] & (\instructions|altsyncram_component|auto_generated|q_a [3] & !\instructions|altsyncram_component|auto_generated|q_a [2])))) ) ) # 
// ( !\instructions|altsyncram_component|auto_generated|q_a [1] & ( (\instructions|altsyncram_component|auto_generated|q_a [5] & (!\instructions|altsyncram_component|auto_generated|q_a [3] & (\instructions|altsyncram_component|auto_generated|q_a [0] & 
// \instructions|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[0]~0 .extended_lut = "off";
defparam \controller|ALUControl[0]~0 .lut_mask = 64'h0004000490809080;
defparam \controller|ALUControl[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \controller|ALUControl[0]~1 (
// Equation(s):
// \controller|ALUControl[0]~1_combout  = ( \controller|Mux5~0_combout  & ( \controller|ALUControl[0]~0_combout  & ( (!\controller|Equal0~0_combout  & (\controller|Mux7~0_combout )) # (\controller|Equal0~0_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # ( !\controller|Mux5~0_combout  & ( \controller|ALUControl[0]~0_combout  & ( (\controller|Equal0~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( 
// \controller|Mux5~0_combout  & ( !\controller|ALUControl[0]~0_combout  & ( (!\controller|Equal0~0_combout  & \controller|Mux7~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux7~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\controller|Mux5~0_combout ),
	.dataf(!\controller|ALUControl[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUControl[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUControl[0]~1 .extended_lut = "off";
defparam \controller|ALUControl[0]~1 .lut_mask = 64'h00000C0C33003F0C;
defparam \controller|ALUControl[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \registers|registers[4][2]~feeder (
// Equation(s):
// \registers|registers[4][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][2]~feeder .extended_lut = "off";
defparam \registers|registers[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \resetn~inputCLKENA0 (
	.inclk(\resetn~input_o ),
	.ena(vcc),
	.outclk(\resetn~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \resetn~inputCLKENA0 .clock_type = "global clock";
defparam \resetn~inputCLKENA0 .disable_mode = "low";
defparam \resetn~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \resetn~inputCLKENA0 .ena_register_power_up = "high";
defparam \resetn~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \writeReg[1]~1 (
// Equation(s):
// \writeReg[1]~1_combout  = ( \controller|Jal~0_combout  ) # ( !\controller|Jal~0_combout  & ( (!\controller|Equal0~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [17]))) # (\controller|Equal0~0_combout  & 
// (\instructions|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|Jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[1]~1 .extended_lut = "off";
defparam \writeReg[1]~1 .lut_mask = 64'h35353535FFFFFFFF;
defparam \writeReg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \controller|RegWrite~0 (
// Equation(s):
// \controller|RegWrite~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [27] & ( \instructions|altsyncram_component|auto_generated|q_a [28] & ( (!\instructions|altsyncram_component|auto_generated|q_a [30] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [31] & (\instructions|altsyncram_component|auto_generated|q_a [29] & \instructions|altsyncram_component|auto_generated|q_a [26]))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [27] & ( \instructions|altsyncram_component|auto_generated|q_a [28] & ( (!\instructions|altsyncram_component|auto_generated|q_a [30] & (!\instructions|altsyncram_component|auto_generated|q_a [31] & \instructions|altsyncram_component|auto_generated|q_a 
// [29])) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [27] & ( !\instructions|altsyncram_component|auto_generated|q_a [28] & ( (!\instructions|altsyncram_component|auto_generated|q_a [30] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [29] & ((\instructions|altsyncram_component|auto_generated|q_a [26]))) # (\instructions|altsyncram_component|auto_generated|q_a [29] & (!\instructions|altsyncram_component|auto_generated|q_a [31] & 
// !\instructions|altsyncram_component|auto_generated|q_a [26])))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [27] & ( !\instructions|altsyncram_component|auto_generated|q_a [28] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [30] & (!\instructions|altsyncram_component|auto_generated|q_a [31] & ((!\instructions|altsyncram_component|auto_generated|q_a [26]) # (\instructions|altsyncram_component|auto_generated|q_a [29])))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|RegWrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|RegWrite~0 .extended_lut = "off";
defparam \controller|RegWrite~0 .lut_mask = 64'h880808A008080008;
defparam \controller|RegWrite~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N12
cyclonev_lcell_comb \writeReg[4]~4 (
// Equation(s):
// \writeReg[4]~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [15] & ( ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\controller|Equal0~0_combout )) # (\controller|Jal~0_combout ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [15] & ( ((!\controller|Equal0~0_combout  & \instructions|altsyncram_component|auto_generated|q_a [20])) # (\controller|Jal~0_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[4]~4 .extended_lut = "off";
defparam \writeReg[4]~4 .lut_mask = 64'h33F333F33FFF3FFF;
defparam \writeReg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \writeReg[3]~3 (
// Equation(s):
// \writeReg[3]~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [14] ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \instructions|altsyncram_component|auto_generated|q_a [14] & ( (\controller|Jal~0_combout ) # (\controller|Equal0~0_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [14] & ( (!\controller|Equal0~0_combout ) # (\controller|Jal~0_combout ) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [14] & ( \controller|Jal~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\controller|Jal~0_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[3]~3 .extended_lut = "off";
defparam \writeReg[3]~3 .lut_mask = 64'h00FFF0FF0FFFFFFF;
defparam \writeReg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N33
cyclonev_lcell_comb \writeReg[0]~0 (
// Equation(s):
// \writeReg[0]~0_combout  = ( \controller|Jal~0_combout  ) # ( !\controller|Jal~0_combout  & ( (!\controller|Equal0~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [16])) # (\controller|Equal0~0_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|Jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[0]~0 .extended_lut = "off";
defparam \writeReg[0]~0 .lut_mask = 64'h53535353FFFFFFFF;
defparam \writeReg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N15
cyclonev_lcell_comb \writeReg[2]~2 (
// Equation(s):
// \writeReg[2]~2_combout  = ( \controller|Equal0~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [13]) # (\controller|Jal~0_combout ) ) ) # ( !\controller|Equal0~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a 
// [18]) # (\controller|Jal~0_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[2]~2 .extended_lut = "off";
defparam \writeReg[2]~2 .lut_mask = 64'h33FF33FF3F3F3F3F;
defparam \writeReg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N42
cyclonev_lcell_comb \registers|Decoder0~24 (
// Equation(s):
// \registers|Decoder0~24_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[2]~2_combout  & ( (!\writeReg[1]~1_combout  & (\controller|RegWrite~0_combout  & (!\writeReg[4]~4_combout  & !\writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~24 .extended_lut = "off";
defparam \registers|Decoder0~24 .lut_mask = 64'h0000000020000000;
defparam \registers|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N2
dffeas \registers|registers[4][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][2] .is_wysiwyg = "true";
defparam \registers|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N30
cyclonev_lcell_comb \registers|registers[6][2]~feeder (
// Equation(s):
// \registers|registers[6][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][2]~feeder .extended_lut = "off";
defparam \registers|registers[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N39
cyclonev_lcell_comb \registers|Decoder0~26 (
// Equation(s):
// \registers|Decoder0~26_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[1]~1_combout  & ( (!\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (!\writeReg[4]~4_combout  & \writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~26 .extended_lut = "off";
defparam \registers|Decoder0~26 .lut_mask = 64'h0000000000200000;
defparam \registers|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N32
dffeas \registers|registers[6][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][2] .is_wysiwyg = "true";
defparam \registers|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \registers|Decoder0~25 (
// Equation(s):
// \registers|Decoder0~25_combout  = ( !\writeReg[4]~4_combout  & ( \writeReg[0]~0_combout  & ( (\controller|RegWrite~0_combout  & (!\writeReg[1]~1_combout  & (!\writeReg[3]~3_combout  & \writeReg[2]~2_combout ))) ) ) )

	.dataa(!\controller|RegWrite~0_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~25 .extended_lut = "off";
defparam \registers|Decoder0~25 .lut_mask = 64'h0000000000400000;
defparam \registers|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N35
dffeas \registers|registers[5][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][2] .is_wysiwyg = "true";
defparam \registers|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N33
cyclonev_lcell_comb \registers|Decoder0~27 (
// Equation(s):
// \registers|Decoder0~27_combout  = ( !\writeReg[4]~4_combout  & ( \writeReg[2]~2_combout  & ( (!\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & (\writeReg[0]~0_combout  & \controller|RegWrite~0_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\writeReg[0]~0_combout ),
	.datad(!\controller|RegWrite~0_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~27 .extended_lut = "off";
defparam \registers|Decoder0~27 .lut_mask = 64'h0000000000020000;
defparam \registers|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N38
dffeas \registers|registers[7][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][2] .is_wysiwyg = "true";
defparam \registers|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N27
cyclonev_lcell_comb \registers|Mux61~7 (
// Equation(s):
// \registers|Mux61~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][2]~q  ) ) )

	.dataa(!\registers|registers[4][2]~q ),
	.datab(!\registers|registers[6][2]~q ),
	.datac(!\registers|registers[5][2]~q ),
	.datad(!\registers|registers[7][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~7 .extended_lut = "off";
defparam \registers|Mux61~7 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N45
cyclonev_lcell_comb \registers|Decoder0~29 (
// Equation(s):
// \registers|Decoder0~29_combout  = ( !\writeReg[2]~2_combout  & ( \writeReg[0]~0_combout  & ( (!\writeReg[1]~1_combout  & (\controller|RegWrite~0_combout  & (!\writeReg[3]~3_combout  & !\writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~29 .extended_lut = "off";
defparam \registers|Decoder0~29 .lut_mask = 64'h0000000020000000;
defparam \registers|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N38
dffeas \registers|registers[1][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][2] .is_wysiwyg = "true";
defparam \registers|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N0
cyclonev_lcell_comb \registers|Decoder0~30 (
// Equation(s):
// \registers|Decoder0~30_combout  = ( !\writeReg[4]~4_combout  & ( \writeReg[1]~1_combout  & ( (!\writeReg[3]~3_combout  & (!\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[0]~0_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~30 .extended_lut = "off";
defparam \registers|Decoder0~30 .lut_mask = 64'h0000000008000000;
defparam \registers|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N44
dffeas \registers|registers[2][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][2] .is_wysiwyg = "true";
defparam \registers|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N54
cyclonev_lcell_comb \registers|Decoder0~31 (
// Equation(s):
// \registers|Decoder0~31_combout  = ( \writeReg[0]~0_combout  & ( !\writeReg[4]~4_combout  & ( (\writeReg[1]~1_combout  & (\controller|RegWrite~0_combout  & (!\writeReg[2]~2_combout  & !\writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~31 .extended_lut = "off";
defparam \registers|Decoder0~31 .lut_mask = 64'h0000100000000000;
defparam \registers|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \registers|registers[3][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][2] .is_wysiwyg = "true";
defparam \registers|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N18
cyclonev_lcell_comb \registers|Decoder0~28 (
// Equation(s):
// \registers|Decoder0~28_combout  = ( !\writeReg[4]~4_combout  & ( !\writeReg[1]~1_combout  & ( (!\writeReg[3]~3_combout  & (!\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[0]~0_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~28 .extended_lut = "off";
defparam \registers|Decoder0~28 .lut_mask = 64'h0800000000000000;
defparam \registers|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N35
dffeas \registers|registers[0][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][2] .is_wysiwyg = "true";
defparam \registers|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N45
cyclonev_lcell_comb \registers|Mux61~8 (
// Equation(s):
// \registers|Mux61~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][2]~q  ) ) )

	.dataa(!\registers|registers[1][2]~q ),
	.datab(!\registers|registers[2][2]~q ),
	.datac(!\registers|registers[3][2]~q ),
	.datad(!\registers|registers[0][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~8 .extended_lut = "off";
defparam \registers|Mux61~8 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N36
cyclonev_lcell_comb \registers|Decoder0~20 (
// Equation(s):
// \registers|Decoder0~20_combout  = ( !\writeReg[1]~1_combout  & ( \writeReg[3]~3_combout  & ( (!\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (\writeReg[2]~2_combout  & !\writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~20 .extended_lut = "off";
defparam \registers|Decoder0~20 .lut_mask = 64'h0000000002000000;
defparam \registers|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N47
dffeas \registers|registers[12][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][2] .is_wysiwyg = "true";
defparam \registers|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N27
cyclonev_lcell_comb \registers|Decoder0~23 (
// Equation(s):
// \registers|Decoder0~23_combout  = ( !\writeReg[4]~4_combout  & ( \writeReg[1]~1_combout  & ( (\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (\writeReg[3]~3_combout  & \writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~23 .extended_lut = "off";
defparam \registers|Decoder0~23 .lut_mask = 64'h0000000000010000;
defparam \registers|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N59
dffeas \registers|registers[15][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][2] .is_wysiwyg = "true";
defparam \registers|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N39
cyclonev_lcell_comb \registers|Decoder0~21 (
// Equation(s):
// \registers|Decoder0~21_combout  = ( !\writeReg[4]~4_combout  & ( \writeReg[0]~0_combout  & ( (!\writeReg[1]~1_combout  & (\writeReg[2]~2_combout  & (\writeReg[3]~3_combout  & \controller|RegWrite~0_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[2]~2_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\controller|RegWrite~0_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~21 .extended_lut = "off";
defparam \registers|Decoder0~21 .lut_mask = 64'h0000000000020000;
defparam \registers|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \registers|registers[13][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][2] .is_wysiwyg = "true";
defparam \registers|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N6
cyclonev_lcell_comb \registers|Mux61~6 (
// Equation(s):
// \registers|Mux61~6_combout  = ( \registers|registers[13][2]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[14][2]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[15][2]~q ))) ) ) ) # ( !\registers|registers[13][2]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[14][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[15][2]~q ))) ) ) ) # ( \registers|registers[13][2]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[12][2]~q ) ) ) ) # ( !\registers|registers[13][2]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[12][2]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[14][2]~q ),
	.datab(!\registers|registers[12][2]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[15][2]~q ),
	.datae(!\registers|registers[13][2]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~6 .extended_lut = "off";
defparam \registers|Mux61~6 .lut_mask = 64'h30303F3F505F505F;
defparam \registers|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N33
cyclonev_lcell_comb \registers|Mux61~9 (
// Equation(s):
// \registers|Mux61~9_combout  = ( \registers|Mux61~8_combout  & ( \registers|Mux61~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux61~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\registers|Mux61~8_combout  & ( \registers|Mux61~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|Mux61~7_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux61~8_combout  & ( !\registers|Mux61~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux61~7_combout )))) ) ) ) # ( !\registers|Mux61~8_combout  & ( !\registers|Mux61~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux61~7_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|Mux61~7_combout ),
	.datae(!\registers|Mux61~8_combout ),
	.dataf(!\registers|Mux61~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~9 .extended_lut = "off";
defparam \registers|Mux61~9 .lut_mask = 64'h00088088040C848C;
defparam \registers|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N12
cyclonev_lcell_comb \controller|ALUsrc~0 (
// Equation(s):
// \controller|ALUsrc~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [28] & ( \instructions|altsyncram_component|auto_generated|q_a [31] & ( (!\instructions|altsyncram_component|auto_generated|q_a [30] & 
// (\instructions|altsyncram_component|auto_generated|q_a [26] & \instructions|altsyncram_component|auto_generated|q_a [27])) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [28] & ( !\instructions|altsyncram_component|auto_generated|q_a [31] 
// & ( (\instructions|altsyncram_component|auto_generated|q_a [29] & (!\instructions|altsyncram_component|auto_generated|q_a [30] & ((!\instructions|altsyncram_component|auto_generated|q_a [27]) # (\instructions|altsyncram_component|auto_generated|q_a 
// [26])))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [28] & ( !\instructions|altsyncram_component|auto_generated|q_a [31] & ( (\instructions|altsyncram_component|auto_generated|q_a [29] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [30] & ((!\instructions|altsyncram_component|auto_generated|q_a [26]) # (!\instructions|altsyncram_component|auto_generated|q_a [27])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUsrc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUsrc~0 .extended_lut = "off";
defparam \controller|ALUsrc~0 .lut_mask = 64'h44404404000C0000;
defparam \controller|ALUsrc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N21
cyclonev_lcell_comb \registers|registers[8][2]~feeder (
// Equation(s):
// \registers|registers[8][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][2]~feeder .extended_lut = "off";
defparam \registers|registers[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N30
cyclonev_lcell_comb \registers|Decoder0~16 (
// Equation(s):
// \registers|Decoder0~16_combout  = ( !\writeReg[2]~2_combout  & ( !\writeReg[0]~0_combout  & ( (!\writeReg[4]~4_combout  & (\writeReg[3]~3_combout  & (!\writeReg[1]~1_combout  & \controller|RegWrite~0_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\controller|RegWrite~0_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~16 .extended_lut = "off";
defparam \registers|Decoder0~16 .lut_mask = 64'h0020000000000000;
defparam \registers|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \registers|registers[8][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][2] .is_wysiwyg = "true";
defparam \registers|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N24
cyclonev_lcell_comb \registers|registers[9][2]~feeder (
// Equation(s):
// \registers|registers[9][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][2]~feeder .extended_lut = "off";
defparam \registers|registers[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N51
cyclonev_lcell_comb \registers|Decoder0~17 (
// Equation(s):
// \registers|Decoder0~17_combout  = ( \writeReg[3]~3_combout  & ( \writeReg[0]~0_combout  & ( (!\writeReg[2]~2_combout  & (!\writeReg[4]~4_combout  & (\controller|RegWrite~0_combout  & !\writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[4]~4_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~17 .extended_lut = "off";
defparam \registers|Decoder0~17 .lut_mask = 64'h0000000000000800;
defparam \registers|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N25
dffeas \registers|registers[9][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][2] .is_wysiwyg = "true";
defparam \registers|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N48
cyclonev_lcell_comb \registers|registers[11][2]~feeder (
// Equation(s):
// \registers|registers[11][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][2]~feeder .extended_lut = "off";
defparam \registers|registers[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N6
cyclonev_lcell_comb \registers|Decoder0~19 (
// Equation(s):
// \registers|Decoder0~19_combout  = ( \writeReg[0]~0_combout  & ( !\writeReg[2]~2_combout  & ( (!\writeReg[4]~4_combout  & (\controller|RegWrite~0_combout  & (\writeReg[1]~1_combout  & \writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~19 .extended_lut = "off";
defparam \registers|Decoder0~19 .lut_mask = 64'h0000000200000000;
defparam \registers|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N50
dffeas \registers|registers[11][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][2] .is_wysiwyg = "true";
defparam \registers|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N42
cyclonev_lcell_comb \registers|registers[10][2]~feeder (
// Equation(s):
// \registers|registers[10][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][2]~feeder .extended_lut = "off";
defparam \registers|registers[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N0
cyclonev_lcell_comb \registers|Decoder0~18 (
// Equation(s):
// \registers|Decoder0~18_combout  = ( \writeReg[1]~1_combout  & ( !\writeReg[4]~4_combout  & ( (!\writeReg[2]~2_combout  & (\writeReg[3]~3_combout  & (!\writeReg[0]~0_combout  & \controller|RegWrite~0_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[0]~0_combout ),
	.datad(!\controller|RegWrite~0_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~18 .extended_lut = "off";
defparam \registers|Decoder0~18 .lut_mask = 64'h0000002000000000;
defparam \registers|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N44
dffeas \registers|registers[10][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][2] .is_wysiwyg = "true";
defparam \registers|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N54
cyclonev_lcell_comb \registers|Mux61~11 (
// Equation(s):
// \registers|Mux61~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][2]~q  ) ) )

	.dataa(!\registers|registers[8][2]~q ),
	.datab(!\registers|registers[9][2]~q ),
	.datac(!\registers|registers[11][2]~q ),
	.datad(!\registers|registers[10][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~11 .extended_lut = "off";
defparam \registers|Mux61~11 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux61~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N0
cyclonev_lcell_comb \registers|Mux61~5 (
// Equation(s):
// \registers|Mux61~5_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux61~11_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux61~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~5 .extended_lut = "off";
defparam \registers|Mux61~5 .lut_mask = 64'h000000000F000000;
defparam \registers|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \registers|Decoder0~10 (
// Equation(s):
// \registers|Decoder0~10_combout  = ( !\writeReg[2]~2_combout  & ( \writeReg[3]~3_combout  & ( (\writeReg[1]~1_combout  & (\writeReg[4]~4_combout  & (\controller|RegWrite~0_combout  & !\writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[4]~4_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~10 .extended_lut = "off";
defparam \registers|Decoder0~10 .lut_mask = 64'h0000000001000000;
defparam \registers|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N44
dffeas \registers|registers[26][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][2] .is_wysiwyg = "true";
defparam \registers|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N48
cyclonev_lcell_comb \registers|Decoder0~11 (
// Equation(s):
// \registers|Decoder0~11_combout  = ( \writeReg[4]~4_combout  & ( \writeReg[1]~1_combout  & ( (\controller|RegWrite~0_combout  & (!\writeReg[0]~0_combout  & (\writeReg[3]~3_combout  & \writeReg[2]~2_combout ))) ) ) )

	.dataa(!\controller|RegWrite~0_combout ),
	.datab(!\writeReg[0]~0_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~11 .extended_lut = "off";
defparam \registers|Decoder0~11 .lut_mask = 64'h0000000000000004;
defparam \registers|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N38
dffeas \registers|registers[30][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][2] .is_wysiwyg = "true";
defparam \registers|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N57
cyclonev_lcell_comb \registers|Decoder0~8 (
// Equation(s):
// \registers|Decoder0~8_combout  = ( \writeReg[4]~4_combout  & ( !\writeReg[0]~0_combout  & ( (\writeReg[1]~1_combout  & (\controller|RegWrite~0_combout  & (!\writeReg[3]~3_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~8 .extended_lut = "off";
defparam \registers|Decoder0~8 .lut_mask = 64'h0000100000000000;
defparam \registers|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \registers|registers[18][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][2] .is_wysiwyg = "true";
defparam \registers|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N3
cyclonev_lcell_comb \registers|Decoder0~9 (
// Equation(s):
// \registers|Decoder0~9_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[2]~2_combout  & ( (\writeReg[1]~1_combout  & (\writeReg[4]~4_combout  & (!\writeReg[0]~0_combout  & \controller|RegWrite~0_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[4]~4_combout ),
	.datac(!\writeReg[0]~0_combout ),
	.datad(!\controller|RegWrite~0_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~9 .extended_lut = "off";
defparam \registers|Decoder0~9 .lut_mask = 64'h0000000000100000;
defparam \registers|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N32
dffeas \registers|registers[22][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][2] .is_wysiwyg = "true";
defparam \registers|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N39
cyclonev_lcell_comb \registers|Mux61~2 (
// Equation(s):
// \registers|Mux61~2_combout  = ( \registers|registers[18][2]~q  & ( \registers|registers[22][2]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[26][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][2]~q )))) ) ) ) # ( !\registers|registers[18][2]~q  & ( \registers|registers[22][2]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & (\registers|registers[26][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][2]~q ))))) ) ) ) # ( \registers|registers[18][2]~q  & ( !\registers|registers[22][2]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & (\registers|registers[26][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][2]~q ))))) ) ) ) # ( !\registers|registers[18][2]~q  & ( !\registers|registers[22][2]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][2]~q 
// ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[26][2]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[30][2]~q ),
	.datae(!\registers|registers[18][2]~q ),
	.dataf(!\registers|registers[22][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~2 .extended_lut = "off";
defparam \registers|Mux61~2 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \registers|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \registers|registers[28][2]~feeder (
// Equation(s):
// \registers|registers[28][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][2]~feeder .extended_lut = "off";
defparam \registers|registers[28][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \registers|Decoder0~3 (
// Equation(s):
// \registers|Decoder0~3_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[4]~4_combout  & ( (!\writeReg[1]~1_combout  & (\writeReg[2]~2_combout  & (\controller|RegWrite~0_combout  & \writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[2]~2_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~3 .extended_lut = "off";
defparam \registers|Decoder0~3 .lut_mask = 64'h0000000000020000;
defparam \registers|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N35
dffeas \registers|registers[28][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][2] .is_wysiwyg = "true";
defparam \registers|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N6
cyclonev_lcell_comb \registers|Decoder0~1 (
// Equation(s):
// \registers|Decoder0~1_combout  = ( !\writeReg[0]~0_combout  & ( \controller|RegWrite~0_combout  & ( (\writeReg[4]~4_combout  & (\writeReg[2]~2_combout  & (!\writeReg[3]~3_combout  & !\writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\writeReg[2]~2_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\controller|RegWrite~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~1 .extended_lut = "off";
defparam \registers|Decoder0~1 .lut_mask = 64'h0000000010000000;
defparam \registers|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N56
dffeas \registers|registers[20][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][2] .is_wysiwyg = "true";
defparam \registers|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N3
cyclonev_lcell_comb \registers|Decoder0~2 (
// Equation(s):
// \registers|Decoder0~2_combout  = ( \writeReg[4]~4_combout  & ( !\writeReg[1]~1_combout  & ( (!\writeReg[2]~2_combout  & (\writeReg[3]~3_combout  & (\controller|RegWrite~0_combout  & !\writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~2 .extended_lut = "off";
defparam \registers|Decoder0~2 .lut_mask = 64'h0000020000000000;
defparam \registers|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \registers|registers[24][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][2] .is_wysiwyg = "true";
defparam \registers|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \registers|Decoder0~0 (
// Equation(s):
// \registers|Decoder0~0_combout  = ( \controller|RegWrite~0_combout  & ( !\writeReg[2]~2_combout  & ( (!\writeReg[3]~3_combout  & (!\writeReg[0]~0_combout  & (!\writeReg[1]~1_combout  & \writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[0]~0_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\controller|RegWrite~0_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~0 .extended_lut = "off";
defparam \registers|Decoder0~0 .lut_mask = 64'h0000008000000000;
defparam \registers|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N26
dffeas \registers|registers[16][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][2] .is_wysiwyg = "true";
defparam \registers|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \registers|Mux61~0 (
// Equation(s):
// \registers|Mux61~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][2]~q  ) ) )

	.dataa(!\registers|registers[28][2]~q ),
	.datab(!\registers|registers[20][2]~q ),
	.datac(!\registers|registers[24][2]~q ),
	.datad(!\registers|registers[16][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~0 .extended_lut = "off";
defparam \registers|Mux61~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N3
cyclonev_lcell_comb \registers|registers[29][2]~feeder (
// Equation(s):
// \registers|registers[29][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][2]~feeder .extended_lut = "off";
defparam \registers|registers[29][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N24
cyclonev_lcell_comb \registers|Decoder0~7 (
// Equation(s):
// \registers|Decoder0~7_combout  = ( !\writeReg[1]~1_combout  & ( \writeReg[4]~4_combout  & ( (\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (\writeReg[2]~2_combout  & \writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~7 .extended_lut = "off";
defparam \registers|Decoder0~7 .lut_mask = 64'h0000000000010000;
defparam \registers|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \registers|registers[29][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][2] .is_wysiwyg = "true";
defparam \registers|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N57
cyclonev_lcell_comb \registers|registers[21][2]~feeder (
// Equation(s):
// \registers|registers[21][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[21][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[21][2]~feeder .extended_lut = "off";
defparam \registers|registers[21][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[21][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N21
cyclonev_lcell_comb \registers|Decoder0~5 (
// Equation(s):
// \registers|Decoder0~5_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[2]~2_combout  & ( (!\writeReg[1]~1_combout  & (\writeReg[4]~4_combout  & (\writeReg[0]~0_combout  & \controller|RegWrite~0_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[4]~4_combout ),
	.datac(!\writeReg[0]~0_combout ),
	.datad(!\controller|RegWrite~0_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~5 .extended_lut = "off";
defparam \registers|Decoder0~5 .lut_mask = 64'h0000000000020000;
defparam \registers|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N59
dffeas \registers|registers[21][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][2] .is_wysiwyg = "true";
defparam \registers|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N18
cyclonev_lcell_comb \registers|Decoder0~6 (
// Equation(s):
// \registers|Decoder0~6_combout  = ( !\writeReg[2]~2_combout  & ( \writeReg[3]~3_combout  & ( (!\writeReg[1]~1_combout  & (\writeReg[4]~4_combout  & (\controller|RegWrite~0_combout  & \writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[4]~4_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~6 .extended_lut = "off";
defparam \registers|Decoder0~6 .lut_mask = 64'h0000000000020000;
defparam \registers|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N32
dffeas \registers|registers[25][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][2] .is_wysiwyg = "true";
defparam \registers|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N30
cyclonev_lcell_comb \registers|registers[17][2]~feeder (
// Equation(s):
// \registers|registers[17][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][2]~feeder .extended_lut = "off";
defparam \registers|registers[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N18
cyclonev_lcell_comb \registers|Decoder0~4 (
// Equation(s):
// \registers|Decoder0~4_combout  = ( \writeReg[4]~4_combout  & ( !\writeReg[2]~2_combout  & ( (\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (!\writeReg[1]~1_combout  & !\writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~4 .extended_lut = "off";
defparam \registers|Decoder0~4 .lut_mask = 64'h0000100000000000;
defparam \registers|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N32
dffeas \registers|registers[17][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][2] .is_wysiwyg = "true";
defparam \registers|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \registers|Mux61~1 (
// Equation(s):
// \registers|Mux61~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][2]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[21][2]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[29][2]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][2]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[25][2]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[17][2]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[21][2]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[29][2]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[17][2]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[25][2]~q ) ) ) )

	.dataa(!\registers|registers[29][2]~q ),
	.datab(!\registers|registers[21][2]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[25][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~1 .extended_lut = "off";
defparam \registers|Mux61~1 .lut_mask = 64'h000F3535F0FF3535;
defparam \registers|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N0
cyclonev_lcell_comb \registers|registers[19][2]~feeder (
// Equation(s):
// \registers|registers[19][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][2]~feeder .extended_lut = "off";
defparam \registers|registers[19][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \registers|Decoder0~12 (
// Equation(s):
// \registers|Decoder0~12_combout  = ( !\writeReg[2]~2_combout  & ( \writeReg[4]~4_combout  & ( (!\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & (\controller|RegWrite~0_combout  & \writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~12 .extended_lut = "off";
defparam \registers|Decoder0~12 .lut_mask = 64'h0000000000020000;
defparam \registers|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N2
dffeas \registers|registers[19][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][2] .is_wysiwyg = "true";
defparam \registers|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N15
cyclonev_lcell_comb \registers|Decoder0~14 (
// Equation(s):
// \registers|Decoder0~14_combout  = ( \writeReg[3]~3_combout  & ( !\writeReg[2]~2_combout  & ( (\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (\writeReg[4]~4_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~14 .extended_lut = "off";
defparam \registers|Decoder0~14 .lut_mask = 64'h0000000100000000;
defparam \registers|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N20
dffeas \registers|registers[27][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][2] .is_wysiwyg = "true";
defparam \registers|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N33
cyclonev_lcell_comb \registers|registers[31][2]~feeder (
// Equation(s):
// \registers|registers[31][2]~feeder_combout  = ( \writeData[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][2]~feeder .extended_lut = "off";
defparam \registers|registers[31][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N54
cyclonev_lcell_comb \registers|Decoder0~15 (
// Equation(s):
// \registers|Decoder0~15_combout  = ( \writeReg[4]~4_combout  & ( \writeReg[2]~2_combout  & ( (\writeReg[3]~3_combout  & (\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[0]~0_combout ),
	.datac(!\controller|RegWrite~0_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~15 .extended_lut = "off";
defparam \registers|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \registers|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N35
dffeas \registers|registers[31][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][2] .is_wysiwyg = "true";
defparam \registers|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N12
cyclonev_lcell_comb \registers|Decoder0~13 (
// Equation(s):
// \registers|Decoder0~13_combout  = ( \writeReg[2]~2_combout  & ( !\writeReg[3]~3_combout  & ( (\writeReg[0]~0_combout  & (\controller|RegWrite~0_combout  & (\writeReg[1]~1_combout  & \writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~13 .extended_lut = "off";
defparam \registers|Decoder0~13 .lut_mask = 64'h0000000100000000;
defparam \registers|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N35
dffeas \registers|registers[23][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][2] .is_wysiwyg = "true";
defparam \registers|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N51
cyclonev_lcell_comb \registers|Mux61~3 (
// Equation(s):
// \registers|Mux61~3_combout  = ( \registers|registers[23][2]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][2]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][2]~q ))) ) ) ) # ( !\registers|registers[23][2]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][2]~q ))) ) ) ) # ( \registers|registers[23][2]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[19][2]~q ) ) ) ) # ( !\registers|registers[23][2]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[19][2]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[19][2]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|registers[27][2]~q ),
	.datad(!\registers|registers[31][2]~q ),
	.datae(!\registers|registers[23][2]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~3 .extended_lut = "off";
defparam \registers|Mux61~3 .lut_mask = 64'h444477770C3F0C3F;
defparam \registers|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N48
cyclonev_lcell_comb \registers|Mux61~4 (
// Equation(s):
// \registers|Mux61~4_combout  = ( \registers|Mux61~1_combout  & ( \registers|Mux61~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux61~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (\registers|Mux61~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux61~1_combout  & ( \registers|Mux61~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|Mux61~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux61~2_combout 
// ))) ) ) ) # ( \registers|Mux61~1_combout  & ( !\registers|Mux61~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux61~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [16])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux61~2_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|Mux61~1_combout  & ( !\registers|Mux61~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux61~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux61~2_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux61~2_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|Mux61~0_combout ),
	.datae(!\registers|Mux61~1_combout ),
	.dataf(!\registers|Mux61~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~4 .extended_lut = "off";
defparam \registers|Mux61~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \registers|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N12
cyclonev_lcell_comb \ALUbaseInput[2]~25 (
// Equation(s):
// \ALUbaseInput[2]~25_combout  = ( \registers|Mux61~5_combout  & ( \registers|Mux61~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\registers|Mux61~5_combout  & ( 
// \registers|Mux61~4_combout  & ( (!\controller|ALUsrc~0_combout  & (((\registers|Mux61~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a 
// [2])) ) ) ) # ( \registers|Mux61~5_combout  & ( !\registers|Mux61~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\registers|Mux61~5_combout  & ( !\registers|Mux61~4_combout  & ( 
// (!\controller|ALUsrc~0_combout  & ((\registers|Mux61~9_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [2])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux61~9_combout ),
	.datad(!\controller|ALUsrc~0_combout ),
	.datae(!\registers|Mux61~5_combout ),
	.dataf(!\registers|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[2]~25 .extended_lut = "off";
defparam \ALUbaseInput[2]~25 .lut_mask = 64'h0F55FF553F55FF55;
defparam \ALUbaseInput[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \controller|Mux5~2 (
// Equation(s):
// \controller|Mux5~2_combout  = ( \controller|Mux5~0_combout  & ( \controller|Mux5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux5~2 .extended_lut = "off";
defparam \controller|Mux5~2 .lut_mask = 64'h0000000000FF00FF;
defparam \controller|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N33
cyclonev_lcell_comb \controller|Mux1~1 (
// Equation(s):
// \controller|Mux1~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [5] & ( \controller|Mux1~0_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\controller|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux1~1 .extended_lut = "off";
defparam \controller|Mux1~1 .lut_mask = 64'h000000000000F0F0;
defparam \controller|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \mainALU|Mux156~6 (
// Equation(s):
// \mainALU|Mux156~6_combout  = ( \controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[3]~3_combout  $ (\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[0]~1_combout ) ) ) # ( !\controller|ALUControl[2]~7_combout  & ( 
// ((!\controller|ALUControl[1]~6_combout ) # (\controller|ALUControl[3]~3_combout )) # (\controller|ALUControl[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~6 .extended_lut = "off";
defparam \mainALU|Mux156~6 .lut_mask = 64'hFF3FFF3FF33FF33F;
defparam \mainALU|Mux156~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \mainALU|Mux155~5 (
// Equation(s):
// \mainALU|Mux155~5_combout  = ( !\controller|ALUControl[3]~3_combout  & ( \controller|ALUControl[1]~6_combout  & ( !\controller|ALUControl[0]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|ALUControl[0]~1_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~5 .extended_lut = "off";
defparam \mainALU|Mux155~5 .lut_mask = 64'h00000000FF000000;
defparam \mainALU|Mux155~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N45
cyclonev_lcell_comb \mainALU|Mux155~2 (
// Equation(s):
// \mainALU|Mux155~2_combout  = ( \controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[2]~7_combout ) # ((!\controller|ALUControl[1]~6_combout  & !\controller|ALUControl[0]~1_combout )) ) ) # ( !\controller|ALUControl[3]~3_combout  & ( 
// (!\controller|ALUControl[1]~6_combout  & (\controller|ALUControl[0]~1_combout  & !\controller|ALUControl[2]~7_combout )) ) )

	.dataa(!\controller|ALUControl[1]~6_combout ),
	.datab(gnd),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[2]~7_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~2 .extended_lut = "off";
defparam \mainALU|Mux155~2 .lut_mask = 64'h0A00FFA00A00FFA0;
defparam \mainALU|Mux155~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N27
cyclonev_lcell_comb \mainALU|Mux155~1 (
// Equation(s):
// \mainALU|Mux155~1_combout  = ( \controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[0]~1_combout  & (!\controller|ALUControl[1]~6_combout  & \controller|ALUControl[3]~3_combout )) ) ) # ( !\controller|ALUControl[2]~7_combout  & ( 
// ((!\controller|ALUControl[0]~1_combout  & !\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[3]~3_combout ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(gnd),
	.datac(!\controller|ALUControl[1]~6_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~1 .extended_lut = "off";
defparam \mainALU|Mux155~1 .lut_mask = 64'hA0FFA0FF00A000A0;
defparam \mainALU|Mux155~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N21
cyclonev_lcell_comb \mainALU|Mux155~10 (
// Equation(s):
// \mainALU|Mux155~10_combout  = ( \mainALU|Mux156~6_combout  & ( (\mainALU|Mux155~2_combout  & \mainALU|Mux155~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainALU|Mux155~2_combout ),
	.datad(!\mainALU|Mux155~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux156~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~10 .extended_lut = "off";
defparam \mainALU|Mux155~10 .lut_mask = 64'h00000000000F000F;
defparam \mainALU|Mux155~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N54
cyclonev_lcell_comb \controller|Equal10~0 (
// Equation(s):
// \controller|Equal10~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [27] & ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( (!\instructions|altsyncram_component|auto_generated|q_a [28] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [29] & (\instructions|altsyncram_component|auto_generated|q_a [26] & \instructions|altsyncram_component|auto_generated|q_a [31]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal10~0 .extended_lut = "off";
defparam \controller|Equal10~0 .lut_mask = 64'h0000000800000000;
defparam \controller|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \mainALU|Mux156~7 (
// Equation(s):
// \mainALU|Mux156~7_combout  = ( \controller|ALUControl[3]~3_combout  & ( \controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[0]~1_combout  & !\controller|ALUControl[1]~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(gnd),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\controller|ALUControl[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~7 .extended_lut = "off";
defparam \mainALU|Mux156~7 .lut_mask = 64'h000000000000CC00;
defparam \mainALU|Mux156~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N41
dffeas \registers|registers[18][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][7] .is_wysiwyg = "true";
defparam \registers|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N26
dffeas \registers|registers[22][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][7] .is_wysiwyg = "true";
defparam \registers|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N56
dffeas \registers|registers[30][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][7] .is_wysiwyg = "true";
defparam \registers|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \registers|registers[26][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][7] .is_wysiwyg = "true";
defparam \registers|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N57
cyclonev_lcell_comb \registers|Mux56~2 (
// Equation(s):
// \registers|Mux56~2_combout  = ( \registers|registers[30][7]~q  & ( \registers|registers[26][7]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[18][7]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[22][7]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\registers|registers[30][7]~q  & ( \registers|registers[26][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (((\instructions|altsyncram_component|auto_generated|q_a [19])) # (\registers|registers[18][7]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[22][7]~q )))) ) ) ) # ( \registers|registers[30][7]~q  & ( !\registers|registers[26][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[18][7]~q  & (!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((\registers|registers[22][7]~q ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [19])))) ) ) ) # ( !\registers|registers[30][7]~q  & ( !\registers|registers[26][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[18][7]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[22][7]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[18][7]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[22][7]~q ),
	.datae(!\registers|registers[30][7]~q ),
	.dataf(!\registers|registers[26][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~2 .extended_lut = "off";
defparam \registers|Mux56~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \registers|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \registers|registers[27][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][7] .is_wysiwyg = "true";
defparam \registers|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N6
cyclonev_lcell_comb \registers|registers[31][7]~feeder (
// Equation(s):
// \registers|registers[31][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][7]~feeder .extended_lut = "off";
defparam \registers|registers[31][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N8
dffeas \registers|registers[31][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][7] .is_wysiwyg = "true";
defparam \registers|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N12
cyclonev_lcell_comb \registers|registers[23][7]~feeder (
// Equation(s):
// \registers|registers[23][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][7]~feeder .extended_lut = "off";
defparam \registers|registers[23][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N14
dffeas \registers|registers[23][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][7] .is_wysiwyg = "true";
defparam \registers|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N39
cyclonev_lcell_comb \registers|registers[19][7]~feeder (
// Equation(s):
// \registers|registers[19][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][7]~feeder .extended_lut = "off";
defparam \registers|registers[19][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N41
dffeas \registers|registers[19][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][7] .is_wysiwyg = "true";
defparam \registers|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N33
cyclonev_lcell_comb \registers|Mux56~3 (
// Equation(s):
// \registers|Mux56~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][7]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][7]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[23][7]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[19][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][7]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[19][7]~q  & ( (\registers|registers[23][7]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[27][7]~q ),
	.datab(!\registers|registers[31][7]~q ),
	.datac(!\registers|registers[23][7]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|registers[19][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~3 .extended_lut = "off";
defparam \registers|Mux56~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \registers|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N36
cyclonev_lcell_comb \registers|registers[17][7]~feeder (
// Equation(s):
// \registers|registers[17][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][7]~feeder .extended_lut = "off";
defparam \registers|registers[17][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N38
dffeas \registers|registers[17][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][7] .is_wysiwyg = "true";
defparam \registers|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N41
dffeas \registers|registers[25][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][7] .is_wysiwyg = "true";
defparam \registers|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N56
dffeas \registers|registers[29][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][7] .is_wysiwyg = "true";
defparam \registers|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N48
cyclonev_lcell_comb \registers|registers[21][7]~feeder (
// Equation(s):
// \registers|registers[21][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[21][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[21][7]~feeder .extended_lut = "off";
defparam \registers|registers[21][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[21][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N50
dffeas \registers|registers[21][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][7] .is_wysiwyg = "true";
defparam \registers|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N45
cyclonev_lcell_comb \registers|Mux56~1 (
// Equation(s):
// \registers|Mux56~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[29][7]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[17][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ((\registers|registers[25][7]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[21][7]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[29][7]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[21][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[17][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ((\registers|registers[25][7]~q ))) ) ) )

	.dataa(!\registers|registers[17][7]~q ),
	.datab(!\registers|registers[25][7]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[29][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[21][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~1 .extended_lut = "off";
defparam \registers|Mux56~1 .lut_mask = 64'h5353000F5353F0FF;
defparam \registers|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N59
dffeas \registers|registers[24][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][7] .is_wysiwyg = "true";
defparam \registers|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N44
dffeas \registers|registers[20][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][7] .is_wysiwyg = "true";
defparam \registers|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \registers|registers[28][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][7] .is_wysiwyg = "true";
defparam \registers|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N47
dffeas \registers|registers[16][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][7] .is_wysiwyg = "true";
defparam \registers|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N15
cyclonev_lcell_comb \registers|Mux56~0 (
// Equation(s):
// \registers|Mux56~0_combout  = ( \registers|registers[16][7]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[20][7]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[28][7]~q ))) ) ) ) # ( !\registers|registers[16][7]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[20][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[28][7]~q ))) ) ) ) # ( \registers|registers[16][7]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[24][7]~q ) ) ) ) # ( !\registers|registers[16][7]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[24][7]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[24][7]~q ),
	.datac(!\registers|registers[20][7]~q ),
	.datad(!\registers|registers[28][7]~q ),
	.datae(!\registers|registers[16][7]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~0 .extended_lut = "off";
defparam \registers|Mux56~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \registers|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N30
cyclonev_lcell_comb \registers|Mux56~4 (
// Equation(s):
// \registers|Mux56~4_combout  = ( \registers|Mux56~1_combout  & ( \registers|Mux56~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux56~2_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux56~3_combout )))) ) ) ) # ( !\registers|Mux56~1_combout  & ( \registers|Mux56~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux56~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux56~3_combout ))))) ) ) ) # ( \registers|Mux56~1_combout  & ( !\registers|Mux56~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux56~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux56~3_combout ))))) ) ) ) # ( !\registers|Mux56~1_combout  & ( !\registers|Mux56~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux56~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux56~3_combout ))))) ) ) )

	.dataa(!\registers|Mux56~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|Mux56~3_combout ),
	.datae(!\registers|Mux56~1_combout ),
	.dataf(!\registers|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~4 .extended_lut = "off";
defparam \registers|Mux56~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \registers|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \registers|registers[8][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][7] .is_wysiwyg = "true";
defparam \registers|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N44
dffeas \registers|registers[9][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][7] .is_wysiwyg = "true";
defparam \registers|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y23_N18
cyclonev_lcell_comb \registers|registers[10][7]~feeder (
// Equation(s):
// \registers|registers[10][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][7]~feeder .extended_lut = "off";
defparam \registers|registers[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y23_N20
dffeas \registers|registers[10][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][7] .is_wysiwyg = "true";
defparam \registers|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N3
cyclonev_lcell_comb \registers|Mux56~11 (
// Equation(s):
// \registers|Mux56~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][7]~q  ) ) )

	.dataa(!\registers|registers[11][7]~q ),
	.datab(!\registers|registers[8][7]~q ),
	.datac(!\registers|registers[9][7]~q ),
	.datad(!\registers|registers[10][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~11 .extended_lut = "off";
defparam \registers|Mux56~11 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux56~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N51
cyclonev_lcell_comb \registers|Mux56~5 (
// Equation(s):
// \registers|Mux56~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|Mux56~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|Mux56~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~5 .extended_lut = "off";
defparam \registers|Mux56~5 .lut_mask = 64'h000000000000F000;
defparam \registers|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N26
dffeas \registers|registers[7][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][7] .is_wysiwyg = "true";
defparam \registers|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N44
dffeas \registers|registers[6][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][7] .is_wysiwyg = "true";
defparam \registers|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N20
dffeas \registers|registers[4][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][7] .is_wysiwyg = "true";
defparam \registers|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N56
dffeas \registers|registers[5][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][7] .is_wysiwyg = "true";
defparam \registers|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N57
cyclonev_lcell_comb \registers|Mux56~7 (
// Equation(s):
// \registers|Mux56~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][7]~q  ) ) )

	.dataa(!\registers|registers[7][7]~q ),
	.datab(!\registers|registers[6][7]~q ),
	.datac(!\registers|registers[4][7]~q ),
	.datad(!\registers|registers[5][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~7 .extended_lut = "off";
defparam \registers|Mux56~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N50
dffeas \registers|registers[13][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][7] .is_wysiwyg = "true";
defparam \registers|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N47
dffeas \registers|registers[12][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][7] .is_wysiwyg = "true";
defparam \registers|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N8
dffeas \registers|registers[15][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][7] .is_wysiwyg = "true";
defparam \registers|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N9
cyclonev_lcell_comb \registers|Decoder0~22 (
// Equation(s):
// \registers|Decoder0~22_combout  = ( \writeReg[2]~2_combout  & ( !\writeReg[0]~0_combout  & ( (!\writeReg[4]~4_combout  & (\controller|RegWrite~0_combout  & (\writeReg[3]~3_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\controller|RegWrite~0_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Decoder0~22 .extended_lut = "off";
defparam \registers|Decoder0~22 .lut_mask = 64'h0000000200000000;
defparam \registers|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N26
dffeas \registers|registers[14][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][7] .is_wysiwyg = "true";
defparam \registers|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \registers|Mux56~6 (
// Equation(s):
// \registers|Mux56~6_combout  = ( \registers|registers[14][7]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[13][7]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[15][7]~q ))) ) ) ) # ( !\registers|registers[14][7]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[13][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[15][7]~q ))) ) ) ) # ( \registers|registers[14][7]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[12][7]~q ) ) ) ) # ( !\registers|registers[14][7]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[12][7]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[13][7]~q ),
	.datab(!\registers|registers[12][7]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[15][7]~q ),
	.datae(!\registers|registers[14][7]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~6 .extended_lut = "off";
defparam \registers|Mux56~6 .lut_mask = 64'h30303F3F505F505F;
defparam \registers|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N50
dffeas \registers|registers[3][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][7] .is_wysiwyg = "true";
defparam \registers|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N38
dffeas \registers|registers[2][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][7] .is_wysiwyg = "true";
defparam \registers|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N2
dffeas \registers|registers[1][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][7] .is_wysiwyg = "true";
defparam \registers|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N6
cyclonev_lcell_comb \registers|registers[0][7]~feeder (
// Equation(s):
// \registers|registers[0][7]~feeder_combout  = ( \writeData[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][7]~feeder .extended_lut = "off";
defparam \registers|registers[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N8
dffeas \registers|registers[0][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][7] .is_wysiwyg = "true";
defparam \registers|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N3
cyclonev_lcell_comb \registers|Mux56~8 (
// Equation(s):
// \registers|Mux56~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[1][7]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[3][7]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[2][7]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[0][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[1][7]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[3][7]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[0][7]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|registers[2][7]~q ) ) ) )

	.dataa(!\registers|registers[3][7]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|registers[2][7]~q ),
	.datad(!\registers|registers[1][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~8 .extended_lut = "off";
defparam \registers|Mux56~8 .lut_mask = 64'h030311DDCFCF11DD;
defparam \registers|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N12
cyclonev_lcell_comb \registers|Mux56~9 (
// Equation(s):
// \registers|Mux56~9_combout  = ( \registers|Mux56~6_combout  & ( \registers|Mux56~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux56~7_combout ))))) ) ) ) # ( 
// !\registers|Mux56~6_combout  & ( \registers|Mux56~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # 
// (\registers|Mux56~7_combout )))) ) ) ) # ( \registers|Mux56~6_combout  & ( !\registers|Mux56~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux56~7_combout )))) ) ) ) # ( !\registers|Mux56~6_combout  & ( !\registers|Mux56~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux56~7_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux56~7_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux56~6_combout ),
	.dataf(!\registers|Mux56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~9 .extended_lut = "off";
defparam \registers|Mux56~9 .lut_mask = 64'h040004448C008C44;
defparam \registers|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N42
cyclonev_lcell_comb \ALUbaseInput[7]~14 (
// Equation(s):
// \ALUbaseInput[7]~14_combout  = ( \registers|Mux56~5_combout  & ( \registers|Mux56~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\registers|Mux56~5_combout  & ( 
// \registers|Mux56~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( \registers|Mux56~5_combout  & ( !\registers|Mux56~9_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\registers|Mux56~5_combout  & ( !\registers|Mux56~9_combout  & ( (!\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((\registers|Mux56~4_combout )))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\registers|Mux56~4_combout ),
	.datae(!\registers|Mux56~5_combout ),
	.dataf(!\registers|Mux56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[7]~14 .extended_lut = "off";
defparam \ALUbaseInput[7]~14 .lut_mask = 64'h0347CFCFCFCFCFCF;
defparam \ALUbaseInput[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N44
dffeas \registers|registers[30][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][6] .is_wysiwyg = "true";
defparam \registers|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N36
cyclonev_lcell_comb \registers|registers[18][6]~feeder (
// Equation(s):
// \registers|registers[18][6]~feeder_combout  = ( \writeData[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][6]~feeder .extended_lut = "off";
defparam \registers|registers[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N38
dffeas \registers|registers[18][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][6] .is_wysiwyg = "true";
defparam \registers|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N38
dffeas \registers|registers[22][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][6] .is_wysiwyg = "true";
defparam \registers|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N32
dffeas \registers|registers[26][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][6] .is_wysiwyg = "true";
defparam \registers|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N45
cyclonev_lcell_comb \registers|Mux25~2 (
// Equation(s):
// \registers|Mux25~2_combout  = ( \registers|registers[22][6]~q  & ( \registers|registers[26][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|registers[18][6]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23]))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|registers[30][6]~q )))) ) ) ) # ( 
// !\registers|registers[22][6]~q  & ( \registers|registers[26][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[18][6]~q )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|registers[30][6]~q )))) ) ) ) # ( \registers|registers[22][6]~q  & ( !\registers|registers[26][6]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|registers[18][6]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[30][6]~q ))) ) ) ) # ( !\registers|registers[22][6]~q  & ( !\registers|registers[26][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[18][6]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[30][6]~q ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|registers[30][6]~q ),
	.datad(!\registers|registers[18][6]~q ),
	.datae(!\registers|registers[22][6]~q ),
	.dataf(!\registers|registers[26][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~2 .extended_lut = "off";
defparam \registers|Mux25~2 .lut_mask = 64'h018923AB45CD67EF;
defparam \registers|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N47
dffeas \registers|registers[24][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][6] .is_wysiwyg = "true";
defparam \registers|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N56
dffeas \registers|registers[20][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][6] .is_wysiwyg = "true";
defparam \registers|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N8
dffeas \registers|registers[16][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][6] .is_wysiwyg = "true";
defparam \registers|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N54
cyclonev_lcell_comb \registers|Mux25~0 (
// Equation(s):
// \registers|Mux25~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][6]~q  ) ) )

	.dataa(!\registers|registers[24][6]~q ),
	.datab(!\registers|registers[20][6]~q ),
	.datac(!\registers|registers[28][6]~q ),
	.datad(!\registers|registers[16][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~0 .extended_lut = "off";
defparam \registers|Mux25~0 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N11
dffeas \registers|registers[25][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][6] .is_wysiwyg = "true";
defparam \registers|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N8
dffeas \registers|registers[29][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][6] .is_wysiwyg = "true";
defparam \registers|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N47
dffeas \registers|registers[17][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][6] .is_wysiwyg = "true";
defparam \registers|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N32
dffeas \registers|registers[21][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][6] .is_wysiwyg = "true";
defparam \registers|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N9
cyclonev_lcell_comb \registers|Mux25~1 (
// Equation(s):
// \registers|Mux25~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][6]~q  ) ) )

	.dataa(!\registers|registers[25][6]~q ),
	.datab(!\registers|registers[29][6]~q ),
	.datac(!\registers|registers[17][6]~q ),
	.datad(!\registers|registers[21][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~1 .extended_lut = "off";
defparam \registers|Mux25~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N38
dffeas \registers|registers[31][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][6] .is_wysiwyg = "true";
defparam \registers|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \registers|registers[27][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][6] .is_wysiwyg = "true";
defparam \registers|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N11
dffeas \registers|registers[19][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][6] .is_wysiwyg = "true";
defparam \registers|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N50
dffeas \registers|registers[23][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][6] .is_wysiwyg = "true";
defparam \registers|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N3
cyclonev_lcell_comb \registers|Mux25~3 (
// Equation(s):
// \registers|Mux25~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][6]~q  ) ) )

	.dataa(!\registers|registers[31][6]~q ),
	.datab(!\registers|registers[27][6]~q ),
	.datac(!\registers|registers[19][6]~q ),
	.datad(!\registers|registers[23][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~3 .extended_lut = "off";
defparam \registers|Mux25~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N33
cyclonev_lcell_comb \registers|Mux25~9 (
// Equation(s):
// \registers|Mux25~9_combout  = ( \registers|Mux25~1_combout  & ( \registers|Mux25~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux25~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] 
// & (\registers|Mux25~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|Mux25~1_combout  & ( \registers|Mux25~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux25~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux25~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( \registers|Mux25~1_combout  & ( !\registers|Mux25~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux25~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux25~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (!\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( !\registers|Mux25~1_combout  & ( !\registers|Mux25~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux25~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux25~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux25~2_combout ),
	.datad(!\registers|Mux25~0_combout ),
	.datae(!\registers|Mux25~1_combout ),
	.dataf(!\registers|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~9 .extended_lut = "off";
defparam \registers|Mux25~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \registers|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N17
dffeas \registers|registers[12][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][6] .is_wysiwyg = "true";
defparam \registers|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y17_N5
dffeas \registers|registers[15][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][6] .is_wysiwyg = "true";
defparam \registers|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N5
dffeas \registers|registers[14][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][6] .is_wysiwyg = "true";
defparam \registers|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N32
dffeas \registers|registers[13][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][6] .is_wysiwyg = "true";
defparam \registers|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N42
cyclonev_lcell_comb \registers|Mux25~5 (
// Equation(s):
// \registers|Mux25~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][6]~q  ) ) )

	.dataa(!\registers|registers[12][6]~q ),
	.datab(!\registers|registers[15][6]~q ),
	.datac(!\registers|registers[14][6]~q ),
	.datad(!\registers|registers[13][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~5 .extended_lut = "off";
defparam \registers|Mux25~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \registers|registers[8][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][6] .is_wysiwyg = "true";
defparam \registers|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N26
dffeas \registers|registers[11][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][6] .is_wysiwyg = "true";
defparam \registers|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N38
dffeas \registers|registers[9][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][6] .is_wysiwyg = "true";
defparam \registers|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \registers|registers[10][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][6] .is_wysiwyg = "true";
defparam \registers|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N27
cyclonev_lcell_comb \registers|Mux25~4 (
// Equation(s):
// \registers|Mux25~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][6]~q  ) ) )

	.dataa(!\registers|registers[8][6]~q ),
	.datab(!\registers|registers[11][6]~q ),
	.datac(!\registers|registers[9][6]~q ),
	.datad(!\registers|registers[10][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~4 .extended_lut = "off";
defparam \registers|Mux25~4 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N56
dffeas \registers|registers[7][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][6] .is_wysiwyg = "true";
defparam \registers|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N8
dffeas \registers|registers[5][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][6] .is_wysiwyg = "true";
defparam \registers|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N53
dffeas \registers|registers[4][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][6] .is_wysiwyg = "true";
defparam \registers|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N41
dffeas \registers|registers[6][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][6] .is_wysiwyg = "true";
defparam \registers|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N57
cyclonev_lcell_comb \registers|Mux25~6 (
// Equation(s):
// \registers|Mux25~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][6]~q  ) ) )

	.dataa(!\registers|registers[7][6]~q ),
	.datab(!\registers|registers[5][6]~q ),
	.datac(!\registers|registers[4][6]~q ),
	.datad(!\registers|registers[6][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~6 .extended_lut = "off";
defparam \registers|Mux25~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N38
dffeas \registers|registers[1][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][6] .is_wysiwyg = "true";
defparam \registers|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N32
dffeas \registers|registers[0][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][6] .is_wysiwyg = "true";
defparam \registers|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N44
dffeas \registers|registers[2][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][6] .is_wysiwyg = "true";
defparam \registers|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N32
dffeas \registers|registers[3][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][6] .is_wysiwyg = "true";
defparam \registers|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N45
cyclonev_lcell_comb \registers|Mux25~7 (
// Equation(s):
// \registers|Mux25~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][6]~q  ) ) )

	.dataa(!\registers|registers[1][6]~q ),
	.datab(!\registers|registers[0][6]~q ),
	.datac(!\registers|registers[2][6]~q ),
	.datad(!\registers|registers[3][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~7 .extended_lut = "off";
defparam \registers|Mux25~7 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N24
cyclonev_lcell_comb \registers|Mux25~10 (
// Equation(s):
// \registers|Mux25~10_combout  = ( \registers|Mux25~6_combout  & ( \registers|Mux25~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (!\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\registers|Mux25~6_combout  & ( \registers|Mux25~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( \registers|Mux25~6_combout  & ( !\registers|Mux25~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] $ (!\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\registers|Mux25~6_combout  & ( !\registers|Mux25~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\registers|Mux25~6_combout ),
	.dataf(!\registers|Mux25~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~10 .extended_lut = "off";
defparam \registers|Mux25~10 .lut_mask = 64'h0F000FF0FF00FFF0;
defparam \registers|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N24
cyclonev_lcell_comb \registers|Mux25~8 (
// Equation(s):
// \registers|Mux25~8_combout  = ( \registers|Mux25~4_combout  & ( \registers|Mux25~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux25~9_combout ) ) ) ) # ( !\registers|Mux25~4_combout  & ( 
// \registers|Mux25~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux25~9_combout ))) 
// ) ) ) # ( \registers|Mux25~4_combout  & ( !\registers|Mux25~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux25~5_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux25~9_combout )))) ) ) ) # ( !\registers|Mux25~4_combout  & ( !\registers|Mux25~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux25~5_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux25~9_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\registers|Mux25~9_combout ),
	.datad(!\registers|Mux25~5_combout ),
	.datae(!\registers|Mux25~4_combout ),
	.dataf(!\registers|Mux25~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux25~8 .extended_lut = "off";
defparam \registers|Mux25~8 .lut_mask = 64'h034703478B8BCFCF;
defparam \registers|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N14
dffeas \registers|registers[8][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][5] .is_wysiwyg = "true";
defparam \registers|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N50
dffeas \registers|registers[9][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][5] .is_wysiwyg = "true";
defparam \registers|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N8
dffeas \registers|registers[10][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][5] .is_wysiwyg = "true";
defparam \registers|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N21
cyclonev_lcell_comb \registers|Mux26~4 (
// Equation(s):
// \registers|Mux26~4_combout  = ( \registers|registers[10][5]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[9][5]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[11][5]~q )) ) ) ) # ( !\registers|registers[10][5]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[9][5]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[11][5]~q )) ) ) ) # ( \registers|registers[10][5]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[8][5]~q ) ) ) ) # ( !\registers|registers[10][5]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[8][5]~q  & !\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\registers|registers[11][5]~q ),
	.datab(!\registers|registers[8][5]~q ),
	.datac(!\registers|registers[9][5]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[10][5]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~4 .extended_lut = "off";
defparam \registers|Mux26~4 .lut_mask = 64'h330033FF0F550F55;
defparam \registers|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N26
dffeas \registers|registers[15][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][5] .is_wysiwyg = "true";
defparam \registers|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N8
dffeas \registers|registers[14][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][5] .is_wysiwyg = "true";
defparam \registers|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N44
dffeas \registers|registers[12][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][5] .is_wysiwyg = "true";
defparam \registers|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N38
dffeas \registers|registers[13][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][5] .is_wysiwyg = "true";
defparam \registers|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N45
cyclonev_lcell_comb \registers|Mux26~5 (
// Equation(s):
// \registers|Mux26~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][5]~q  ) ) )

	.dataa(!\registers|registers[15][5]~q ),
	.datab(!\registers|registers[14][5]~q ),
	.datac(!\registers|registers[12][5]~q ),
	.datad(!\registers|registers[13][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~5 .extended_lut = "off";
defparam \registers|Mux26~5 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N20
dffeas \registers|registers[1][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][5] .is_wysiwyg = "true";
defparam \registers|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N8
dffeas \registers|registers[2][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][5] .is_wysiwyg = "true";
defparam \registers|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N53
dffeas \registers|registers[0][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][5] .is_wysiwyg = "true";
defparam \registers|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N0
cyclonev_lcell_comb \registers|registers[3][5]~feeder (
// Equation(s):
// \registers|registers[3][5]~feeder_combout  = ( \writeData[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][5]~feeder .extended_lut = "off";
defparam \registers|registers[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N2
dffeas \registers|registers[3][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][5] .is_wysiwyg = "true";
defparam \registers|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N21
cyclonev_lcell_comb \registers|Mux26~7 (
// Equation(s):
// \registers|Mux26~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][5]~q  ) ) )

	.dataa(!\registers|registers[1][5]~q ),
	.datab(!\registers|registers[2][5]~q ),
	.datac(!\registers|registers[0][5]~q ),
	.datad(!\registers|registers[3][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~7 .extended_lut = "off";
defparam \registers|Mux26~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N56
dffeas \registers|registers[5][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][5] .is_wysiwyg = "true";
defparam \registers|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N59
dffeas \registers|registers[7][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][5] .is_wysiwyg = "true";
defparam \registers|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \registers|registers[6][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][5] .is_wysiwyg = "true";
defparam \registers|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \registers|registers[4][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][5] .is_wysiwyg = "true";
defparam \registers|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N54
cyclonev_lcell_comb \registers|Mux26~6 (
// Equation(s):
// \registers|Mux26~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][5]~q  ) ) )

	.dataa(!\registers|registers[5][5]~q ),
	.datab(!\registers|registers[7][5]~q ),
	.datac(!\registers|registers[6][5]~q ),
	.datad(!\registers|registers[4][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~6 .extended_lut = "off";
defparam \registers|Mux26~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N54
cyclonev_lcell_comb \registers|Mux26~10 (
// Equation(s):
// \registers|Mux26~10_combout  = ( \registers|Mux26~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux26~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) # ( !\registers|Mux26~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|Mux26~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24]))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux26~7_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux26~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~10 .extended_lut = "off";
defparam \registers|Mux26~10 .lut_mask = 64'h50F050F05AFA5AFA;
defparam \registers|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N2
dffeas \registers|registers[22][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][5] .is_wysiwyg = "true";
defparam \registers|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N44
dffeas \registers|registers[30][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][5] .is_wysiwyg = "true";
defparam \registers|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \registers|registers[18][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][5] .is_wysiwyg = "true";
defparam \registers|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N38
dffeas \registers|registers[26][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][5] .is_wysiwyg = "true";
defparam \registers|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N45
cyclonev_lcell_comb \registers|Mux26~2 (
// Equation(s):
// \registers|Mux26~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][5]~q  ) ) )

	.dataa(!\registers|registers[22][5]~q ),
	.datab(!\registers|registers[30][5]~q ),
	.datac(!\registers|registers[18][5]~q ),
	.datad(!\registers|registers[26][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~2 .extended_lut = "off";
defparam \registers|Mux26~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N32
dffeas \registers|registers[24][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][5] .is_wysiwyg = "true";
defparam \registers|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N12
cyclonev_lcell_comb \registers|registers[28][5]~feeder (
// Equation(s):
// \registers|registers[28][5]~feeder_combout  = ( \writeData[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][5]~feeder .extended_lut = "off";
defparam \registers|registers[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N14
dffeas \registers|registers[28][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][5] .is_wysiwyg = "true";
defparam \registers|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N50
dffeas \registers|registers[20][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][5] .is_wysiwyg = "true";
defparam \registers|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N26
dffeas \registers|registers[16][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][5] .is_wysiwyg = "true";
defparam \registers|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N6
cyclonev_lcell_comb \registers|Mux26~0 (
// Equation(s):
// \registers|Mux26~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][5]~q  ) ) )

	.dataa(!\registers|registers[24][5]~q ),
	.datab(!\registers|registers[28][5]~q ),
	.datac(!\registers|registers[20][5]~q ),
	.datad(!\registers|registers[16][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~0 .extended_lut = "off";
defparam \registers|Mux26~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y15_N26
dffeas \registers|registers[31][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][5] .is_wysiwyg = "true";
defparam \registers|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N59
dffeas \registers|registers[27][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][5] .is_wysiwyg = "true";
defparam \registers|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N2
dffeas \registers|registers[23][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][5] .is_wysiwyg = "true";
defparam \registers|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N12
cyclonev_lcell_comb \registers|registers[19][5]~feeder (
// Equation(s):
// \registers|registers[19][5]~feeder_combout  = ( \writeData[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][5]~feeder .extended_lut = "off";
defparam \registers|registers[19][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N14
dffeas \registers|registers[19][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][5] .is_wysiwyg = "true";
defparam \registers|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N54
cyclonev_lcell_comb \registers|Mux26~3 (
// Equation(s):
// \registers|Mux26~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][5]~q  ) ) )

	.dataa(!\registers|registers[31][5]~q ),
	.datab(!\registers|registers[27][5]~q ),
	.datac(!\registers|registers[23][5]~q ),
	.datad(!\registers|registers[19][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~3 .extended_lut = "off";
defparam \registers|Mux26~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N56
dffeas \registers|registers[17][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][5] .is_wysiwyg = "true";
defparam \registers|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N38
dffeas \registers|registers[21][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][5] .is_wysiwyg = "true";
defparam \registers|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N12
cyclonev_lcell_comb \registers|registers[29][5]~feeder (
// Equation(s):
// \registers|registers[29][5]~feeder_combout  = ( \writeData[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][5]~feeder .extended_lut = "off";
defparam \registers|registers[29][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y18_N14
dffeas \registers|registers[29][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][5] .is_wysiwyg = "true";
defparam \registers|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N8
dffeas \registers|registers[25][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][5] .is_wysiwyg = "true";
defparam \registers|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N57
cyclonev_lcell_comb \registers|Mux26~1 (
// Equation(s):
// \registers|Mux26~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][5]~q  ) ) )

	.dataa(!\registers|registers[17][5]~q ),
	.datab(!\registers|registers[21][5]~q ),
	.datac(!\registers|registers[29][5]~q ),
	.datad(!\registers|registers[25][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~1 .extended_lut = "off";
defparam \registers|Mux26~1 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N24
cyclonev_lcell_comb \registers|Mux26~9 (
// Equation(s):
// \registers|Mux26~9_combout  = ( \registers|Mux26~3_combout  & ( \registers|Mux26~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux26~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] 
// & (\registers|Mux26~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|Mux26~3_combout  & ( \registers|Mux26~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((\registers|Mux26~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21]))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux26~2_combout 
// ))) ) ) ) # ( \registers|Mux26~3_combout  & ( !\registers|Mux26~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux26~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux26~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\registers|Mux26~3_combout  & ( !\registers|Mux26~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux26~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux26~2_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|Mux26~2_combout ),
	.datad(!\registers|Mux26~0_combout ),
	.datae(!\registers|Mux26~3_combout ),
	.dataf(!\registers|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~9 .extended_lut = "off";
defparam \registers|Mux26~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \registers|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N12
cyclonev_lcell_comb \registers|Mux26~8 (
// Equation(s):
// \registers|Mux26~8_combout  = ( \registers|Mux26~10_combout  & ( \registers|Mux26~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux26~4_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [25])) 
// ) ) ) # ( !\registers|Mux26~10_combout  & ( \registers|Mux26~9_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux26~5_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// \registers|Mux26~10_combout  & ( !\registers|Mux26~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux26~4_combout ))) ) ) ) # ( 
// !\registers|Mux26~10_combout  & ( !\registers|Mux26~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [25] & \registers|Mux26~5_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\registers|Mux26~4_combout ),
	.datad(!\registers|Mux26~5_combout ),
	.datae(!\registers|Mux26~10_combout ),
	.dataf(!\registers|Mux26~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux26~8 .extended_lut = "off";
defparam \registers|Mux26~8 .lut_mask = 64'h00448C8C3377BFBF;
defparam \registers|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N21
cyclonev_lcell_comb \registers|registers[9][4]~feeder (
// Equation(s):
// \registers|registers[9][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][4]~feeder .extended_lut = "off";
defparam \registers|registers[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N23
dffeas \registers|registers[9][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][4] .is_wysiwyg = "true";
defparam \registers|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N53
dffeas \registers|registers[10][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][4] .is_wysiwyg = "true";
defparam \registers|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N51
cyclonev_lcell_comb \registers|registers[11][4]~feeder (
// Equation(s):
// \registers|registers[11][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][4]~feeder .extended_lut = "off";
defparam \registers|registers[11][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N53
dffeas \registers|registers[11][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][4] .is_wysiwyg = "true";
defparam \registers|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N38
dffeas \registers|registers[8][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][4] .is_wysiwyg = "true";
defparam \registers|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N57
cyclonev_lcell_comb \registers|Mux59~11 (
// Equation(s):
// \registers|Mux59~11_combout  = ( \registers|registers[8][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[10][4]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[11][4]~q ))) ) ) ) # ( !\registers|registers[8][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[10][4]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[11][4]~q ))) ) ) ) # ( \registers|registers[8][4]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[9][4]~q ) ) ) ) # ( !\registers|registers[8][4]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[9][4]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[9][4]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|registers[10][4]~q ),
	.datad(!\registers|registers[11][4]~q ),
	.datae(!\registers|registers[8][4]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~11 .extended_lut = "off";
defparam \registers|Mux59~11 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \registers|Mux59~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N45
cyclonev_lcell_comb \registers|Mux59~5 (
// Equation(s):
// \registers|Mux59~5_combout  = ( \registers|Mux59~11_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & !\instructions|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\registers|Mux59~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~5 .extended_lut = "off";
defparam \registers|Mux59~5 .lut_mask = 64'h0000000044004400;
defparam \registers|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N53
dffeas \registers|registers[26][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][4] .is_wysiwyg = "true";
defparam \registers|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N26
dffeas \registers|registers[22][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][4] .is_wysiwyg = "true";
defparam \registers|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N20
dffeas \registers|registers[18][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][4] .is_wysiwyg = "true";
defparam \registers|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N20
dffeas \registers|registers[30][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][4] .is_wysiwyg = "true";
defparam \registers|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N27
cyclonev_lcell_comb \registers|Mux59~2 (
// Equation(s):
// \registers|Mux59~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][4]~q  ) ) )

	.dataa(!\registers|registers[26][4]~q ),
	.datab(!\registers|registers[22][4]~q ),
	.datac(!\registers|registers[18][4]~q ),
	.datad(!\registers|registers[30][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~2 .extended_lut = "off";
defparam \registers|Mux59~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N44
dffeas \registers|registers[21][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][4] .is_wysiwyg = "true";
defparam \registers|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \registers|registers[29][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][4] .is_wysiwyg = "true";
defparam \registers|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N38
dffeas \registers|registers[17][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][4] .is_wysiwyg = "true";
defparam \registers|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N26
dffeas \registers|registers[25][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][4] .is_wysiwyg = "true";
defparam \registers|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N45
cyclonev_lcell_comb \registers|Mux59~1 (
// Equation(s):
// \registers|Mux59~1_combout  = ( \registers|registers[25][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[29][4]~q ) ) ) ) # ( 
// !\registers|registers[25][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[29][4]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[25][4]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[17][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[21][4]~q )) ) ) ) # ( !\registers|registers[25][4]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[17][4]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[21][4]~q )) ) ) )

	.dataa(!\registers|registers[21][4]~q ),
	.datab(!\registers|registers[29][4]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[17][4]~q ),
	.datae(!\registers|registers[25][4]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~1 .extended_lut = "off";
defparam \registers|Mux59~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \registers|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \registers|registers[16][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][4] .is_wysiwyg = "true";
defparam \registers|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N9
cyclonev_lcell_comb \registers|registers[24][4]~feeder (
// Equation(s):
// \registers|registers[24][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][4]~feeder .extended_lut = "off";
defparam \registers|registers[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \registers|registers[24][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][4] .is_wysiwyg = "true";
defparam \registers|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N42
cyclonev_lcell_comb \registers|registers[20][4]~feeder (
// Equation(s):
// \registers|registers[20][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[20][4]~feeder .extended_lut = "off";
defparam \registers|registers[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N44
dffeas \registers|registers[20][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][4] .is_wysiwyg = "true";
defparam \registers|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N54
cyclonev_lcell_comb \registers|registers[28][4]~feeder (
// Equation(s):
// \registers|registers[28][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][4]~feeder .extended_lut = "off";
defparam \registers|registers[28][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N56
dffeas \registers|registers[28][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][4] .is_wysiwyg = "true";
defparam \registers|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N33
cyclonev_lcell_comb \registers|Mux59~0 (
// Equation(s):
// \registers|Mux59~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][4]~q  ) ) )

	.dataa(!\registers|registers[16][4]~q ),
	.datab(!\registers|registers[24][4]~q ),
	.datac(!\registers|registers[20][4]~q ),
	.datad(!\registers|registers[28][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~0 .extended_lut = "off";
defparam \registers|Mux59~0 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N36
cyclonev_lcell_comb \registers|registers[23][4]~feeder (
// Equation(s):
// \registers|registers[23][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][4]~feeder .extended_lut = "off";
defparam \registers|registers[23][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N38
dffeas \registers|registers[23][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][4] .is_wysiwyg = "true";
defparam \registers|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N35
dffeas \registers|registers[19][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][4] .is_wysiwyg = "true";
defparam \registers|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N39
cyclonev_lcell_comb \registers|registers[31][4]~feeder (
// Equation(s):
// \registers|registers[31][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][4]~feeder .extended_lut = "off";
defparam \registers|registers[31][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N41
dffeas \registers|registers[31][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][4] .is_wysiwyg = "true";
defparam \registers|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N24
cyclonev_lcell_comb \registers|registers[27][4]~feeder (
// Equation(s):
// \registers|registers[27][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][4]~feeder .extended_lut = "off";
defparam \registers|registers[27][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N26
dffeas \registers|registers[27][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][4] .is_wysiwyg = "true";
defparam \registers|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N21
cyclonev_lcell_comb \registers|Mux59~3 (
// Equation(s):
// \registers|Mux59~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[23][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[27][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][4]~q  ) ) )

	.dataa(!\registers|registers[23][4]~q ),
	.datab(!\registers|registers[19][4]~q ),
	.datac(!\registers|registers[31][4]~q ),
	.datad(!\registers|registers[27][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~3 .extended_lut = "off";
defparam \registers|Mux59~3 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N27
cyclonev_lcell_comb \registers|Mux59~4 (
// Equation(s):
// \registers|Mux59~4_combout  = ( \registers|Mux59~0_combout  & ( \registers|Mux59~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux59~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux59~1_combout )))) ) ) ) # ( !\registers|Mux59~0_combout  & ( \registers|Mux59~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux59~2_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [17])))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux59~1_combout )))) ) ) ) # ( \registers|Mux59~0_combout  & ( !\registers|Mux59~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux59~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux59~1_combout  & !\instructions|altsyncram_component|auto_generated|q_a 
// [17])))) ) ) ) # ( !\registers|Mux59~0_combout  & ( !\registers|Mux59~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux59~2_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [17])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux59~1_combout  & !\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux59~2_combout ),
	.datac(!\registers|Mux59~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|Mux59~0_combout ),
	.dataf(!\registers|Mux59~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~4 .extended_lut = "off";
defparam \registers|Mux59~4 .lut_mask = 64'h0522AF220577AF77;
defparam \registers|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N8
dffeas \registers|registers[15][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][4] .is_wysiwyg = "true";
defparam \registers|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N51
cyclonev_lcell_comb \registers|registers[12][4]~feeder (
// Equation(s):
// \registers|registers[12][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][4]~feeder .extended_lut = "off";
defparam \registers|registers[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N52
dffeas \registers|registers[12][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][4] .is_wysiwyg = "true";
defparam \registers|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N30
cyclonev_lcell_comb \registers|registers[13][4]~feeder (
// Equation(s):
// \registers|registers[13][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][4]~feeder .extended_lut = "off";
defparam \registers|registers[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N32
dffeas \registers|registers[13][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][4] .is_wysiwyg = "true";
defparam \registers|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N57
cyclonev_lcell_comb \registers|Mux59~6 (
// Equation(s):
// \registers|Mux59~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[13][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[14][4]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[15][4]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[13][4]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[12][4]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[13][4]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[14][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[15][4]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[13][4]~q  & ( (\registers|registers[12][4]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[15][4]~q ),
	.datab(!\registers|registers[12][4]~q ),
	.datac(!\registers|registers[14][4]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~6 .extended_lut = "off";
defparam \registers|Mux59~6 .lut_mask = 64'h33000F5533FF0F55;
defparam \registers|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N3
cyclonev_lcell_comb \registers|registers[5][4]~feeder (
// Equation(s):
// \registers|registers[5][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][4]~feeder .extended_lut = "off";
defparam \registers|registers[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \registers|registers[5][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][4] .is_wysiwyg = "true";
defparam \registers|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \registers|registers[4][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][4] .is_wysiwyg = "true";
defparam \registers|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N38
dffeas \registers|registers[7][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][4] .is_wysiwyg = "true";
defparam \registers|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N35
dffeas \registers|registers[6][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][4] .is_wysiwyg = "true";
defparam \registers|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N18
cyclonev_lcell_comb \registers|Mux59~7 (
// Equation(s):
// \registers|Mux59~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[7][4]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[5][4]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[6][4]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[7][4]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[6][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[5][4]~q )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|registers[5][4]~q ),
	.datac(!\registers|registers[4][4]~q ),
	.datad(!\registers|registers[7][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~7 .extended_lut = "off";
defparam \registers|Mux59~7 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \registers|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N50
dffeas \registers|registers[1][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][4] .is_wysiwyg = "true";
defparam \registers|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N20
dffeas \registers|registers[2][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][4] .is_wysiwyg = "true";
defparam \registers|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \registers|registers[0][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[4]~4_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][4] .is_wysiwyg = "true";
defparam \registers|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N24
cyclonev_lcell_comb \registers|registers[3][4]~feeder (
// Equation(s):
// \registers|registers[3][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][4]~feeder .extended_lut = "off";
defparam \registers|registers[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N26
dffeas \registers|registers[3][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][4] .is_wysiwyg = "true";
defparam \registers|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N51
cyclonev_lcell_comb \registers|Mux59~8 (
// Equation(s):
// \registers|Mux59~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][4]~q  ) ) )

	.dataa(!\registers|registers[1][4]~q ),
	.datab(!\registers|registers[2][4]~q ),
	.datac(!\registers|registers[0][4]~q ),
	.datad(!\registers|registers[3][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~8 .extended_lut = "off";
defparam \registers|Mux59~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N9
cyclonev_lcell_comb \registers|Mux59~9 (
// Equation(s):
// \registers|Mux59~9_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux59~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|Mux59~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux59~6_combout )))) 
// ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( !\registers|Mux59~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|Mux59~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux59~6_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\registers|Mux59~6_combout ),
	.datad(!\registers|Mux59~7_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux59~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~9 .extended_lut = "off";
defparam \registers|Mux59~9 .lut_mask = 64'h0145000089CD0000;
defparam \registers|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N54
cyclonev_lcell_comb \ALUbaseInput[4]~21 (
// Equation(s):
// \ALUbaseInput[4]~21_combout  = ( \registers|Mux59~4_combout  & ( \registers|Mux59~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\registers|Mux59~4_combout  & ( 
// \registers|Mux59~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( \registers|Mux59~4_combout  & ( !\registers|Mux59~9_combout  & ( (!\controller|ALUsrc~0_combout  & 
// (((\registers|Mux59~5_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( !\registers|Mux59~4_combout  & ( 
// !\registers|Mux59~9_combout  & ( (!\controller|ALUsrc~0_combout  & ((\registers|Mux59~5_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [4])) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\registers|Mux59~5_combout ),
	.datae(!\registers|Mux59~4_combout ),
	.dataf(!\registers|Mux59~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[4]~21 .extended_lut = "off";
defparam \ALUbaseInput[4]~21 .lut_mask = 64'h05AF27AFAFAFAFAF;
defparam \ALUbaseInput[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \registers|registers[10][3]~feeder (
// Equation(s):
// \registers|registers[10][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][3]~feeder .extended_lut = "off";
defparam \registers|registers[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \registers|registers[10][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][3] .is_wysiwyg = "true";
defparam \registers|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N32
dffeas \registers|registers[11][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][3] .is_wysiwyg = "true";
defparam \registers|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \registers|registers[9][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][3] .is_wysiwyg = "true";
defparam \registers|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \registers|registers[8][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][3] .is_wysiwyg = "true";
defparam \registers|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \registers|Mux28~4 (
// Equation(s):
// \registers|Mux28~4_combout  = ( \registers|registers[9][3]~q  & ( \registers|registers[8][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|registers[10][3]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[11][3]~q )))) ) ) ) # ( !\registers|registers[9][3]~q  & ( \registers|registers[8][3]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (\registers|registers[10][3]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[11][3]~q ))))) ) ) ) # ( \registers|registers[9][3]~q  & ( !\registers|registers[8][3]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (\registers|registers[10][3]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[11][3]~q ))))) ) ) ) # ( !\registers|registers[9][3]~q  & ( !\registers|registers[8][3]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[10][3]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[11][3]~q 
// ))))) ) ) )

	.dataa(!\registers|registers[10][3]~q ),
	.datab(!\registers|registers[11][3]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|registers[9][3]~q ),
	.dataf(!\registers|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~4 .extended_lut = "off";
defparam \registers|Mux28~4 .lut_mask = 64'h050305F3F503F5F3;
defparam \registers|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N26
dffeas \registers|registers[2][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][3] .is_wysiwyg = "true";
defparam \registers|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N35
dffeas \registers|registers[3][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][3] .is_wysiwyg = "true";
defparam \registers|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \registers|registers[0][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][3] .is_wysiwyg = "true";
defparam \registers|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N24
cyclonev_lcell_comb \registers|registers[1][3]~feeder (
// Equation(s):
// \registers|registers[1][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][3]~feeder .extended_lut = "off";
defparam \registers|registers[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N26
dffeas \registers|registers[1][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][3] .is_wysiwyg = "true";
defparam \registers|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N27
cyclonev_lcell_comb \registers|Mux28~7 (
// Equation(s):
// \registers|Mux28~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][3]~q  ) ) )

	.dataa(!\registers|registers[2][3]~q ),
	.datab(!\registers|registers[3][3]~q ),
	.datac(!\registers|registers[0][3]~q ),
	.datad(!\registers|registers[1][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~7 .extended_lut = "off";
defparam \registers|Mux28~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N38
dffeas \registers|registers[5][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][3] .is_wysiwyg = "true";
defparam \registers|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N14
dffeas \registers|registers[4][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][3] .is_wysiwyg = "true";
defparam \registers|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N26
dffeas \registers|registers[7][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][3] .is_wysiwyg = "true";
defparam \registers|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N21
cyclonev_lcell_comb \registers|registers[6][3]~feeder (
// Equation(s):
// \registers|registers[6][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][3]~feeder .extended_lut = "off";
defparam \registers|registers[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N23
dffeas \registers|registers[6][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][3] .is_wysiwyg = "true";
defparam \registers|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N27
cyclonev_lcell_comb \registers|Mux28~6 (
// Equation(s):
// \registers|Mux28~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][3]~q  ) ) )

	.dataa(!\registers|registers[5][3]~q ),
	.datab(!\registers|registers[4][3]~q ),
	.datac(!\registers|registers[7][3]~q ),
	.datad(!\registers|registers[6][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~6 .extended_lut = "off";
defparam \registers|Mux28~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N12
cyclonev_lcell_comb \registers|Mux28~10 (
// Equation(s):
// \registers|Mux28~10_combout  = ( \registers|Mux28~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux28~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) # ( !\registers|Mux28~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|Mux28~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24]))) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux28~7_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~10 .extended_lut = "off";
defparam \registers|Mux28~10 .lut_mask = 64'h30F030F03CFC3CFC;
defparam \registers|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \registers|registers[15][3]~feeder (
// Equation(s):
// \registers|registers[15][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[15][3]~feeder .extended_lut = "off";
defparam \registers|registers[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N38
dffeas \registers|registers[15][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][3] .is_wysiwyg = "true";
defparam \registers|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N6
cyclonev_lcell_comb \registers|registers[13][3]~feeder (
// Equation(s):
// \registers|registers[13][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][3]~feeder .extended_lut = "off";
defparam \registers|registers[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N8
dffeas \registers|registers[13][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][3] .is_wysiwyg = "true";
defparam \registers|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N57
cyclonev_lcell_comb \registers|registers[12][3]~feeder (
// Equation(s):
// \registers|registers[12][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][3]~feeder .extended_lut = "off";
defparam \registers|registers[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N59
dffeas \registers|registers[12][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][3] .is_wysiwyg = "true";
defparam \registers|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N27
cyclonev_lcell_comb \registers|registers[14][3]~feeder (
// Equation(s):
// \registers|registers[14][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][3]~feeder .extended_lut = "off";
defparam \registers|registers[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \registers|registers[14][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][3] .is_wysiwyg = "true";
defparam \registers|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N21
cyclonev_lcell_comb \registers|Mux28~5 (
// Equation(s):
// \registers|Mux28~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][3]~q  ) ) )

	.dataa(!\registers|registers[15][3]~q ),
	.datab(!\registers|registers[13][3]~q ),
	.datac(!\registers|registers[12][3]~q ),
	.datad(!\registers|registers[14][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~5 .extended_lut = "off";
defparam \registers|Mux28~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N2
dffeas \registers|registers[25][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][3] .is_wysiwyg = "true";
defparam \registers|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N59
dffeas \registers|registers[17][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][3] .is_wysiwyg = "true";
defparam \registers|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N44
dffeas \registers|registers[29][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][3] .is_wysiwyg = "true";
defparam \registers|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \registers|registers[21][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][3] .is_wysiwyg = "true";
defparam \registers|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N45
cyclonev_lcell_comb \registers|Mux28~1 (
// Equation(s):
// \registers|Mux28~1_combout  = ( \registers|registers[21][3]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[29][3]~q ) ) ) ) # ( 
// !\registers|registers[21][3]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[29][3]~q  & \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \registers|registers[21][3]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[17][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (\registers|registers[25][3]~q )) ) ) ) # ( !\registers|registers[21][3]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[17][3]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[25][3]~q )) ) ) )

	.dataa(!\registers|registers[25][3]~q ),
	.datab(!\registers|registers[17][3]~q ),
	.datac(!\registers|registers[29][3]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[21][3]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~1 .extended_lut = "off";
defparam \registers|Mux28~1 .lut_mask = 64'h33553355000FFF0F;
defparam \registers|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N18
cyclonev_lcell_comb \registers|registers[19][3]~feeder (
// Equation(s):
// \registers|registers[19][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][3]~feeder .extended_lut = "off";
defparam \registers|registers[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N20
dffeas \registers|registers[19][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][3] .is_wysiwyg = "true";
defparam \registers|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N59
dffeas \registers|registers[23][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][3] .is_wysiwyg = "true";
defparam \registers|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N14
dffeas \registers|registers[31][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][3] .is_wysiwyg = "true";
defparam \registers|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N38
dffeas \registers|registers[27][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][3] .is_wysiwyg = "true";
defparam \registers|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N15
cyclonev_lcell_comb \registers|Mux28~3 (
// Equation(s):
// \registers|Mux28~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][3]~q  ) ) )

	.dataa(!\registers|registers[19][3]~q ),
	.datab(!\registers|registers[23][3]~q ),
	.datac(!\registers|registers[31][3]~q ),
	.datad(!\registers|registers[27][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~3 .extended_lut = "off";
defparam \registers|Mux28~3 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N2
dffeas \registers|registers[20][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][3] .is_wysiwyg = "true";
defparam \registers|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y22_N30
cyclonev_lcell_comb \registers|registers[28][3]~feeder (
// Equation(s):
// \registers|registers[28][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][3]~feeder .extended_lut = "off";
defparam \registers|registers[28][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y22_N32
dffeas \registers|registers[28][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][3] .is_wysiwyg = "true";
defparam \registers|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N53
dffeas \registers|registers[16][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][3] .is_wysiwyg = "true";
defparam \registers|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N18
cyclonev_lcell_comb \registers|registers[24][3]~feeder (
// Equation(s):
// \registers|registers[24][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][3]~feeder .extended_lut = "off";
defparam \registers|registers[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \registers|registers[24][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][3] .is_wysiwyg = "true";
defparam \registers|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y22_N9
cyclonev_lcell_comb \registers|Mux28~0 (
// Equation(s):
// \registers|Mux28~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[24][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[20][3]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[28][3]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[24][3]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[16][3]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[24][3]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[20][3]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[28][3]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[24][3]~q  & ( (\registers|registers[16][3]~q  & !\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[20][3]~q ),
	.datab(!\registers|registers[28][3]~q ),
	.datac(!\registers|registers[16][3]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\registers|registers[24][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~0 .extended_lut = "off";
defparam \registers|Mux28~0 .lut_mask = 64'h0F0055330FFF5533;
defparam \registers|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N27
cyclonev_lcell_comb \registers|registers[26][3]~feeder (
// Equation(s):
// \registers|registers[26][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][3]~feeder .extended_lut = "off";
defparam \registers|registers[26][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N29
dffeas \registers|registers[26][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][3] .is_wysiwyg = "true";
defparam \registers|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \registers|registers[18][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][3] .is_wysiwyg = "true";
defparam \registers|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N32
dffeas \registers|registers[22][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[3]~3_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][3] .is_wysiwyg = "true";
defparam \registers|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N42
cyclonev_lcell_comb \registers|Mux28~2 (
// Equation(s):
// \registers|Mux28~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][3]~q  ) ) )

	.dataa(!\registers|registers[30][3]~q ),
	.datab(!\registers|registers[26][3]~q ),
	.datac(!\registers|registers[18][3]~q ),
	.datad(!\registers|registers[22][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~2 .extended_lut = "off";
defparam \registers|Mux28~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N48
cyclonev_lcell_comb \registers|Mux28~9 (
// Equation(s):
// \registers|Mux28~9_combout  = ( \registers|Mux28~0_combout  & ( \registers|Mux28~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux28~1_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux28~3_combout )))) ) ) ) # ( !\registers|Mux28~0_combout  & ( \registers|Mux28~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux28~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux28~3_combout ))))) ) ) ) # ( \registers|Mux28~0_combout  & ( !\registers|Mux28~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux28~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux28~3_combout ))))) ) ) ) # ( !\registers|Mux28~0_combout  & ( !\registers|Mux28~2_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux28~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux28~3_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|Mux28~1_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|Mux28~3_combout ),
	.datae(!\registers|Mux28~0_combout ),
	.dataf(!\registers|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~9 .extended_lut = "off";
defparam \registers|Mux28~9 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \registers|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N24
cyclonev_lcell_comb \registers|Mux28~8 (
// Equation(s):
// \registers|Mux28~8_combout  = ( \registers|Mux28~5_combout  & ( \registers|Mux28~9_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux28~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & ((!\registers|Mux28~10_combout ) # (\registers|Mux28~4_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\registers|Mux28~5_combout  & ( \registers|Mux28~9_combout  & ( ((\registers|Mux28~10_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux28~4_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \registers|Mux28~5_combout  & ( !\registers|Mux28~9_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [25] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux28~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\registers|Mux28~10_combout 
// ) # (\registers|Mux28~4_combout ))))) ) ) ) # ( !\registers|Mux28~5_combout  & ( !\registers|Mux28~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux28~10_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux28~4_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux28~4_combout ),
	.datad(!\registers|Mux28~10_combout ),
	.datae(!\registers|Mux28~5_combout ),
	.dataf(!\registers|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux28~8 .extended_lut = "off";
defparam \registers|Mux28~8 .lut_mask = 64'h008A228A55DF77DF;
defparam \registers|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N39
cyclonev_lcell_comb \mainALU|Add0~9 (
// Equation(s):
// \mainALU|Add0~9_sumout  = SUM(( \registers|Mux29~8_combout  ) + ( !\ALUbaseInput[2]~25_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~6  ))
// \mainALU|Add0~10  = CARRY(( \registers|Mux29~8_combout  ) + ( !\ALUbaseInput[2]~25_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~6  
// ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~9_sumout ),
	.cout(\mainALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~9 .extended_lut = "off";
defparam \mainALU|Add0~9 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \mainALU|Add0~13 (
// Equation(s):
// \mainALU|Add0~13_sumout  = SUM(( \registers|Mux28~8_combout  ) + ( !\ALUbaseInput[3]~10_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~10  ))
// \mainALU|Add0~14  = CARRY(( \registers|Mux28~8_combout  ) + ( !\ALUbaseInput[3]~10_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~10 
//  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[3]~10_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~13_sumout ),
	.cout(\mainALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~13 .extended_lut = "off";
defparam \mainALU|Add0~13 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N45
cyclonev_lcell_comb \mainALU|Add0~17 (
// Equation(s):
// \mainALU|Add0~17_sumout  = SUM(( \registers|Mux27~8_combout  ) + ( !\ALUbaseInput[4]~21_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~14  ))
// \mainALU|Add0~18  = CARRY(( \registers|Mux27~8_combout  ) + ( !\ALUbaseInput[4]~21_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~14 
//  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[4]~21_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~17_sumout ),
	.cout(\mainALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~17 .extended_lut = "off";
defparam \mainALU|Add0~17 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \mainALU|Add0~21 (
// Equation(s):
// \mainALU|Add0~21_sumout  = SUM(( \registers|Mux26~8_combout  ) + ( !\ALUbaseInput[5]~6_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~18  ))
// \mainALU|Add0~22  = CARRY(( \registers|Mux26~8_combout  ) + ( !\ALUbaseInput[5]~6_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~18  
// ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[5]~6_combout ),
	.datad(!\registers|Mux26~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~21_sumout ),
	.cout(\mainALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~21 .extended_lut = "off";
defparam \mainALU|Add0~21 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N51
cyclonev_lcell_comb \mainALU|Add0~25 (
// Equation(s):
// \mainALU|Add0~25_sumout  = SUM(( \registers|Mux25~8_combout  ) + ( !\ALUbaseInput[6]~29_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~22  ))
// \mainALU|Add0~26  = CARRY(( \registers|Mux25~8_combout  ) + ( !\ALUbaseInput[6]~29_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~22 
//  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(!\registers|Mux25~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~25_sumout ),
	.cout(\mainALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~25 .extended_lut = "off";
defparam \mainALU|Add0~25 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \mainALU|Add0~29 (
// Equation(s):
// \mainALU|Add0~29_sumout  = SUM(( \registers|Mux24~8_combout  ) + ( !\ALUbaseInput[7]~14_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~26  ))
// \mainALU|Add0~30  = CARRY(( \registers|Mux24~8_combout  ) + ( !\ALUbaseInput[7]~14_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~26 
//  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[7]~14_combout ),
	.datad(!\registers|Mux24~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~29_sumout ),
	.cout(\mainALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~29 .extended_lut = "off";
defparam \mainALU|Add0~29 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N54
cyclonev_lcell_comb \mainALU|Mux152~5 (
// Equation(s):
// \mainALU|Mux152~5_combout  = ( \mainALU|Add0~29_sumout  & ( ((\mainALU|Mux156~7_combout  & (!\registers|Mux24~8_combout  & !\ALUbaseInput[7]~14_combout ))) # (\mainALU|Mux155~5_combout ) ) ) # ( !\mainALU|Add0~29_sumout  & ( (\mainALU|Mux156~7_combout  & 
// (!\registers|Mux24~8_combout  & !\ALUbaseInput[7]~14_combout )) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux156~7_combout ),
	.datac(!\registers|Mux24~8_combout ),
	.datad(!\ALUbaseInput[7]~14_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~5 .extended_lut = "off";
defparam \mainALU|Mux152~5 .lut_mask = 64'h3000300075557555;
defparam \mainALU|Mux152~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N39
cyclonev_lcell_comb \mainALU|Mux156~0 (
// Equation(s):
// \mainALU|Mux156~0_combout  = ( \mainALU|Mux158~1_combout  & ( (\controller|ALUControl[0]~1_combout  & \controller|ALUControl[2]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[2]~7_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux158~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~0 .extended_lut = "off";
defparam \mainALU|Mux156~0 .lut_mask = 64'h00000000000F000F;
defparam \mainALU|Mux156~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N39
cyclonev_lcell_comb \mainALU|Mux155~4 (
// Equation(s):
// \mainALU|Mux155~4_combout  = ( \controller|ALUControl[0]~1_combout  & ( !\controller|ALUControl[1]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~4 .extended_lut = "off";
defparam \mainALU|Mux155~4 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux155~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N9
cyclonev_lcell_comb \mainALU|Mux155~3 (
// Equation(s):
// \mainALU|Mux155~3_combout  = ( \controller|ALUControl[0]~1_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & !\controller|ALUControl[1]~6_combout ) ) ) # ( !\controller|ALUControl[0]~1_combout  & ( 
// !\controller|ALUControl[1]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~3 .extended_lut = "off";
defparam \mainALU|Mux155~3 .lut_mask = 64'hFF00FF000F000F00;
defparam \mainALU|Mux155~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [29] & ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( (!\instructions|altsyncram_component|auto_generated|q_a [31] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [27] & \instructions|altsyncram_component|auto_generated|q_a [28])) ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h000000C000000000;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N33
cyclonev_lcell_comb \ALUbaseInput[16]~3 (
// Equation(s):
// \ALUbaseInput[16]~3_combout  = ( \controller|ALUsrc~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUsrc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[16]~3 .extended_lut = "off";
defparam \ALUbaseInput[16]~3 .lut_mask = 64'h0000000055005500;
defparam \ALUbaseInput[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y18_N20
dffeas \registers|registers[19][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][12] .is_wysiwyg = "true";
defparam \registers|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \registers|registers[31][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][12] .is_wysiwyg = "true";
defparam \registers|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N2
dffeas \registers|registers[23][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][12] .is_wysiwyg = "true";
defparam \registers|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N35
dffeas \registers|registers[27][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][12] .is_wysiwyg = "true";
defparam \registers|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N3
cyclonev_lcell_comb \registers|Mux51~3 (
// Equation(s):
// \registers|Mux51~3_combout  = ( \registers|registers[23][12]~q  & ( \registers|registers[27][12]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])) # 
// (\registers|registers[19][12]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[31][12]~q )))) ) ) ) # ( !\registers|registers[23][12]~q  & ( 
// \registers|registers[27][12]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[19][12]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[31][12]~q )))) ) ) ) # ( \registers|registers[23][12]~q  & ( !\registers|registers[27][12]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])) # (\registers|registers[19][12]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (((\registers|registers[31][12]~q  & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|registers[23][12]~q  & ( !\registers|registers[27][12]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|registers[19][12]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((\registers|registers[31][12]~q  & \instructions|altsyncram_component|auto_generated|q_a 
// [18])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[19][12]~q ),
	.datac(!\registers|registers[31][12]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[23][12]~q ),
	.dataf(!\registers|registers[27][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~3 .extended_lut = "off";
defparam \registers|Mux51~3 .lut_mask = 64'h220522AF770577AF;
defparam \registers|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N2
dffeas \registers|registers[18][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][12] .is_wysiwyg = "true";
defparam \registers|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N44
dffeas \registers|registers[26][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][12] .is_wysiwyg = "true";
defparam \registers|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N18
cyclonev_lcell_comb \registers|registers[30][12]~feeder (
// Equation(s):
// \registers|registers[30][12]~feeder_combout  = ( \writeData[12]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][12]~feeder .extended_lut = "off";
defparam \registers|registers[30][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N20
dffeas \registers|registers[30][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][12] .is_wysiwyg = "true";
defparam \registers|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N38
dffeas \registers|registers[22][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][12] .is_wysiwyg = "true";
defparam \registers|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \registers|Mux51~2 (
// Equation(s):
// \registers|Mux51~2_combout  = ( \registers|registers[22][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[30][12]~q ) ) ) ) # ( 
// !\registers|registers[22][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[30][12]~q ) ) ) ) # ( \registers|registers[22][12]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[18][12]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|registers[26][12]~q ))) ) ) ) # ( !\registers|registers[22][12]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[18][12]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[26][12]~q ))) ) ) )

	.dataa(!\registers|registers[18][12]~q ),
	.datab(!\registers|registers[26][12]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[30][12]~q ),
	.datae(!\registers|registers[22][12]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~2 .extended_lut = "off";
defparam \registers|Mux51~2 .lut_mask = 64'h53535353000FF0FF;
defparam \registers|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N39
cyclonev_lcell_comb \registers|registers[17][12]~feeder (
// Equation(s):
// \registers|registers[17][12]~feeder_combout  = ( \writeData[12]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][12]~feeder .extended_lut = "off";
defparam \registers|registers[17][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N41
dffeas \registers|registers[17][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][12] .is_wysiwyg = "true";
defparam \registers|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N8
dffeas \registers|registers[21][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][12] .is_wysiwyg = "true";
defparam \registers|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N2
dffeas \registers|registers[29][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][12] .is_wysiwyg = "true";
defparam \registers|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \registers|registers[25][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][12] .is_wysiwyg = "true";
defparam \registers|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N9
cyclonev_lcell_comb \registers|Mux51~1 (
// Equation(s):
// \registers|Mux51~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][12]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[29][12]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][12]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][12]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ((\registers|registers[21][12]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[25][12]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[29][12]~q ) ) ) ) 
// # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[25][12]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][12]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[21][12]~q ))) ) ) )

	.dataa(!\registers|registers[17][12]~q ),
	.datab(!\registers|registers[21][12]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[29][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|registers[25][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~1 .extended_lut = "off";
defparam \registers|Mux51~1 .lut_mask = 64'h5353000F5353F0FF;
defparam \registers|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \registers|registers[28][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][12] .is_wysiwyg = "true";
defparam \registers|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N44
dffeas \registers|registers[16][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][12] .is_wysiwyg = "true";
defparam \registers|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N38
dffeas \registers|registers[20][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][12] .is_wysiwyg = "true";
defparam \registers|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \registers|registers[24][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][12] .is_wysiwyg = "true";
defparam \registers|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N39
cyclonev_lcell_comb \registers|Mux51~0 (
// Equation(s):
// \registers|Mux51~0_combout  = ( \registers|registers[24][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[28][12]~q ) ) ) ) # ( 
// !\registers|registers[24][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[28][12]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[24][12]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[16][12]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[20][12]~q ))) ) ) ) # ( !\registers|registers[24][12]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[16][12]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[20][12]~q ))) ) ) )

	.dataa(!\registers|registers[28][12]~q ),
	.datab(!\registers|registers[16][12]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[20][12]~q ),
	.datae(!\registers|registers[24][12]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~0 .extended_lut = "off";
defparam \registers|Mux51~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \registers|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N30
cyclonev_lcell_comb \registers|Mux51~4 (
// Equation(s):
// \registers|Mux51~4_combout  = ( \registers|Mux51~1_combout  & ( \registers|Mux51~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux51~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux51~3_combout ))) ) ) ) # ( !\registers|Mux51~1_combout  & ( \registers|Mux51~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux51~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux51~3_combout 
// ))) ) ) ) # ( \registers|Mux51~1_combout  & ( !\registers|Mux51~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux51~2_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux51~3_combout )))) ) ) ) # ( !\registers|Mux51~1_combout  & ( !\registers|Mux51~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux51~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux51~3_combout )))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux51~3_combout ),
	.datad(!\registers|Mux51~2_combout ),
	.datae(!\registers|Mux51~1_combout ),
	.dataf(!\registers|Mux51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~4 .extended_lut = "off";
defparam \registers|Mux51~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \registers|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N51
cyclonev_lcell_comb \registers|registers[8][12]~feeder (
// Equation(s):
// \registers|registers[8][12]~feeder_combout  = ( \writeData[12]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][12]~feeder .extended_lut = "off";
defparam \registers|registers[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N52
dffeas \registers|registers[8][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][12] .is_wysiwyg = "true";
defparam \registers|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N45
cyclonev_lcell_comb \registers|registers[9][12]~feeder (
// Equation(s):
// \registers|registers[9][12]~feeder_combout  = ( \writeData[12]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][12]~feeder .extended_lut = "off";
defparam \registers|registers[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N47
dffeas \registers|registers[9][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][12] .is_wysiwyg = "true";
defparam \registers|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N14
dffeas \registers|registers[11][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][12] .is_wysiwyg = "true";
defparam \registers|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \registers|registers[10][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][12] .is_wysiwyg = "true";
defparam \registers|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N15
cyclonev_lcell_comb \registers|Mux51~11 (
// Equation(s):
// \registers|Mux51~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][12]~q  ) ) )

	.dataa(!\registers|registers[8][12]~q ),
	.datab(!\registers|registers[9][12]~q ),
	.datac(!\registers|registers[11][12]~q ),
	.datad(!\registers|registers[10][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~11 .extended_lut = "off";
defparam \registers|Mux51~11 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux51~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N24
cyclonev_lcell_comb \registers|Mux51~5 (
// Equation(s):
// \registers|Mux51~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|Mux51~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|Mux51~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~5 .extended_lut = "off";
defparam \registers|Mux51~5 .lut_mask = 64'h000000000000F000;
defparam \registers|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N6
cyclonev_lcell_comb \ALUbaseInput[12]~22 (
// Equation(s):
// \ALUbaseInput[12]~22_combout  = ( \registers|Mux51~9_combout  & ( \registers|Mux51~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\registers|Mux51~9_combout  & ( 
// \registers|Mux51~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( \registers|Mux51~9_combout  & ( !\registers|Mux51~5_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [12]) ) ) ) # ( !\registers|Mux51~9_combout  & ( !\registers|Mux51~5_combout  & ( (!\controller|ALUsrc~0_combout  & (\registers|Mux51~4_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [12])))) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\registers|Mux51~4_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux51~9_combout ),
	.dataf(!\registers|Mux51~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[12]~22 .extended_lut = "off";
defparam \ALUbaseInput[12]~22 .lut_mask = 64'h0527AFAFAFAFAFAF;
defparam \ALUbaseInput[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N45
cyclonev_lcell_comb \registers|Mux19~0 (
// Equation(s):
// \registers|Mux19~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][12]~q  ) ) )

	.dataa(!\registers|registers[28][12]~q ),
	.datab(!\registers|registers[24][12]~q ),
	.datac(!\registers|registers[16][12]~q ),
	.datad(!\registers|registers[20][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~0 .extended_lut = "off";
defparam \registers|Mux19~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N3
cyclonev_lcell_comb \registers|Mux19~1 (
// Equation(s):
// \registers|Mux19~1_combout  = ( \registers|registers[29][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[25][12]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\registers|registers[29][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[25][12]~q ) ) ) ) # ( \registers|registers[29][12]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[17][12]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[21][12]~q )) ) ) ) # ( !\registers|registers[29][12]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[17][12]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[21][12]~q )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|registers[25][12]~q ),
	.datac(!\registers|registers[21][12]~q ),
	.datad(!\registers|registers[17][12]~q ),
	.datae(!\registers|registers[29][12]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~1 .extended_lut = "off";
defparam \registers|Mux19~1 .lut_mask = 64'h05AF05AF22227777;
defparam \registers|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N3
cyclonev_lcell_comb \registers|Mux19~2 (
// Equation(s):
// \registers|Mux19~2_combout  = ( \registers|registers[18][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[22][12]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[30][12]~q )) ) ) ) # ( !\registers|registers[18][12]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[22][12]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[30][12]~q )) ) ) ) # ( \registers|registers[18][12]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[26][12]~q ) ) ) ) # ( !\registers|registers[18][12]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[26][12]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|registers[26][12]~q ),
	.datac(!\registers|registers[30][12]~q ),
	.datad(!\registers|registers[22][12]~q ),
	.datae(!\registers|registers[18][12]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~2 .extended_lut = "off";
defparam \registers|Mux19~2 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \registers|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N21
cyclonev_lcell_comb \registers|Mux19~3 (
// Equation(s):
// \registers|Mux19~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][12]~q  ) ) )

	.dataa(!\registers|registers[23][12]~q ),
	.datab(!\registers|registers[31][12]~q ),
	.datac(!\registers|registers[19][12]~q ),
	.datad(!\registers|registers[27][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~3 .extended_lut = "off";
defparam \registers|Mux19~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N51
cyclonev_lcell_comb \registers|Mux19~10 (
// Equation(s):
// \registers|Mux19~10_combout  = ( \registers|Mux19~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|Mux19~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) # ( !\registers|Mux19~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|Mux19~2_combout ))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|Mux19~2_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~10 .extended_lut = "off";
defparam \registers|Mux19~10 .lut_mask = 64'hA0AAA0AAA5AFA5AF;
defparam \registers|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N20
dffeas \registers|registers[2][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][12] .is_wysiwyg = "true";
defparam \registers|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \registers|registers[3][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][12] .is_wysiwyg = "true";
defparam \registers|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N8
dffeas \registers|registers[1][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][12] .is_wysiwyg = "true";
defparam \registers|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \registers|registers[0][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][12] .is_wysiwyg = "true";
defparam \registers|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N21
cyclonev_lcell_comb \registers|Mux19~7 (
// Equation(s):
// \registers|Mux19~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][12]~q  ) ) )

	.dataa(!\registers|registers[2][12]~q ),
	.datab(!\registers|registers[3][12]~q ),
	.datac(!\registers|registers[1][12]~q ),
	.datad(!\registers|registers[0][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~7 .extended_lut = "off";
defparam \registers|Mux19~7 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N15
cyclonev_lcell_comb \registers|Mux19~4 (
// Equation(s):
// \registers|Mux19~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][12]~q  ) ) )

	.dataa(!\registers|registers[8][12]~q ),
	.datab(!\registers|registers[11][12]~q ),
	.datac(!\registers|registers[9][12]~q ),
	.datad(!\registers|registers[10][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~4 .extended_lut = "off";
defparam \registers|Mux19~4 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N2
dffeas \registers|registers[15][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][12] .is_wysiwyg = "true";
defparam \registers|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N20
dffeas \registers|registers[13][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][12] .is_wysiwyg = "true";
defparam \registers|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N20
dffeas \registers|registers[14][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][12] .is_wysiwyg = "true";
defparam \registers|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N57
cyclonev_lcell_comb \registers|Mux19~5 (
// Equation(s):
// \registers|Mux19~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][12]~q  ) ) )

	.dataa(!\registers|registers[15][12]~q ),
	.datab(!\registers|registers[13][12]~q ),
	.datac(!\registers|registers[14][12]~q ),
	.datad(!\registers|registers[12][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~5 .extended_lut = "off";
defparam \registers|Mux19~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N33
cyclonev_lcell_comb \registers|registers[5][12]~feeder (
// Equation(s):
// \registers|registers[5][12]~feeder_combout  = ( \writeData[12]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][12]~feeder .extended_lut = "off";
defparam \registers|registers[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N35
dffeas \registers|registers[5][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][12] .is_wysiwyg = "true";
defparam \registers|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N45
cyclonev_lcell_comb \registers|registers[7][12]~feeder (
// Equation(s):
// \registers|registers[7][12]~feeder_combout  = ( \writeData[12]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[12]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[7][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[7][12]~feeder .extended_lut = "off";
defparam \registers|registers[7][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[7][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N47
dffeas \registers|registers[7][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][12] .is_wysiwyg = "true";
defparam \registers|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N23
dffeas \registers|registers[6][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][12] .is_wysiwyg = "true";
defparam \registers|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N28
dffeas \registers|registers[4][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][12] .is_wysiwyg = "true";
defparam \registers|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N36
cyclonev_lcell_comb \registers|Mux19~6 (
// Equation(s):
// \registers|Mux19~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][12]~q  ) ) )

	.dataa(!\registers|registers[5][12]~q ),
	.datab(!\registers|registers[7][12]~q ),
	.datac(!\registers|registers[6][12]~q ),
	.datad(!\registers|registers[4][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~6 .extended_lut = "off";
defparam \registers|Mux19~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N24
cyclonev_lcell_comb \registers|Mux19~9 (
// Equation(s):
// \registers|Mux19~9_combout  = ( \registers|Mux19~5_combout  & ( \registers|Mux19~6_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux19~7_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((\registers|Mux19~4_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\registers|Mux19~5_combout  & ( \registers|Mux19~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux19~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|Mux19~4_combout 
// )))) ) ) ) # ( \registers|Mux19~5_combout  & ( !\registers|Mux19~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux19~7_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux19~4_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\registers|Mux19~5_combout  & ( !\registers|Mux19~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux19~7_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux19~4_combout 
// ))))) ) ) )

	.dataa(!\registers|Mux19~7_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux19~4_combout ),
	.datae(!\registers|Mux19~5_combout ),
	.dataf(!\registers|Mux19~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~9 .extended_lut = "off";
defparam \registers|Mux19~9 .lut_mask = 64'h407043734C7C4F7F;
defparam \registers|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N42
cyclonev_lcell_comb \registers|Mux19~8 (
// Equation(s):
// \registers|Mux19~8_combout  = ( \registers|Mux19~10_combout  & ( \registers|Mux19~9_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux19~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22]) 
// ) ) ) # ( !\registers|Mux19~10_combout  & ( \registers|Mux19~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|Mux19~1_combout )) ) ) ) # ( 
// \registers|Mux19~10_combout  & ( !\registers|Mux19~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux19~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( 
// !\registers|Mux19~10_combout  & ( !\registers|Mux19~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\instructions|altsyncram_component|auto_generated|q_a [25] & \registers|Mux19~1_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\registers|Mux19~0_combout ),
	.datad(!\registers|Mux19~1_combout ),
	.datae(!\registers|Mux19~10_combout ),
	.dataf(!\registers|Mux19~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux19~8 .extended_lut = "off";
defparam \registers|Mux19~8 .lut_mask = 64'h00221313CCEEDFDF;
defparam \registers|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N15
cyclonev_lcell_comb \registers|registers[28][11]~feeder (
// Equation(s):
// \registers|registers[28][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][11]~feeder .extended_lut = "off";
defparam \registers|registers[28][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \registers|registers[28][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][11] .is_wysiwyg = "true";
defparam \registers|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N4
dffeas \registers|registers[16][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][11] .is_wysiwyg = "true";
defparam \registers|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N32
dffeas \registers|registers[20][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][11] .is_wysiwyg = "true";
defparam \registers|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N30
cyclonev_lcell_comb \registers|Mux20~0 (
// Equation(s):
// \registers|Mux20~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][11]~q  ) ) )

	.dataa(!\registers|registers[24][11]~q ),
	.datab(!\registers|registers[28][11]~q ),
	.datac(!\registers|registers[16][11]~q ),
	.datad(!\registers|registers[20][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~0 .extended_lut = "off";
defparam \registers|Mux20~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N2
dffeas \registers|registers[25][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][11] .is_wysiwyg = "true";
defparam \registers|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N14
dffeas \registers|registers[21][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][11] .is_wysiwyg = "true";
defparam \registers|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N32
dffeas \registers|registers[29][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][11] .is_wysiwyg = "true";
defparam \registers|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N53
dffeas \registers|registers[17][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][11] .is_wysiwyg = "true";
defparam \registers|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N33
cyclonev_lcell_comb \registers|Mux20~1 (
// Equation(s):
// \registers|Mux20~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][11]~q  ) ) )

	.dataa(!\registers|registers[25][11]~q ),
	.datab(!\registers|registers[21][11]~q ),
	.datac(!\registers|registers[29][11]~q ),
	.datad(!\registers|registers[17][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~1 .extended_lut = "off";
defparam \registers|Mux20~1 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \registers|registers[30][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][11] .is_wysiwyg = "true";
defparam \registers|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N9
cyclonev_lcell_comb \registers|registers[18][11]~feeder (
// Equation(s):
// \registers|registers[18][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][11]~feeder .extended_lut = "off";
defparam \registers|registers[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N11
dffeas \registers|registers[18][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][11] .is_wysiwyg = "true";
defparam \registers|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N42
cyclonev_lcell_comb \registers|registers[26][11]~feeder (
// Equation(s):
// \registers|registers[26][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][11]~feeder .extended_lut = "off";
defparam \registers|registers[26][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y17_N43
dffeas \registers|registers[26][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][11] .is_wysiwyg = "true";
defparam \registers|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N24
cyclonev_lcell_comb \registers|registers[22][11]~feeder (
// Equation(s):
// \registers|registers[22][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[22][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[22][11]~feeder .extended_lut = "off";
defparam \registers|registers[22][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[22][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y17_N26
dffeas \registers|registers[22][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[22][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][11] .is_wysiwyg = "true";
defparam \registers|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N27
cyclonev_lcell_comb \registers|Mux20~2 (
// Equation(s):
// \registers|Mux20~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][11]~q  ) ) )

	.dataa(!\registers|registers[30][11]~q ),
	.datab(!\registers|registers[18][11]~q ),
	.datac(!\registers|registers[26][11]~q ),
	.datad(!\registers|registers[22][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~2 .extended_lut = "off";
defparam \registers|Mux20~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N44
dffeas \registers|registers[23][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][11] .is_wysiwyg = "true";
defparam \registers|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N44
dffeas \registers|registers[19][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][11] .is_wysiwyg = "true";
defparam \registers|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y19_N48
cyclonev_lcell_comb \registers|registers[27][11]~feeder (
// Equation(s):
// \registers|registers[27][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][11]~feeder .extended_lut = "off";
defparam \registers|registers[27][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N50
dffeas \registers|registers[27][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][11] .is_wysiwyg = "true";
defparam \registers|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y19_N54
cyclonev_lcell_comb \registers|registers[31][11]~feeder (
// Equation(s):
// \registers|registers[31][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][11]~feeder .extended_lut = "off";
defparam \registers|registers[31][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N56
dffeas \registers|registers[31][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][11] .is_wysiwyg = "true";
defparam \registers|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N45
cyclonev_lcell_comb \registers|Mux20~3 (
// Equation(s):
// \registers|Mux20~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][11]~q  ) ) )

	.dataa(!\registers|registers[23][11]~q ),
	.datab(!\registers|registers[19][11]~q ),
	.datac(!\registers|registers[27][11]~q ),
	.datad(!\registers|registers[31][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~3 .extended_lut = "off";
defparam \registers|Mux20~3 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N9
cyclonev_lcell_comb \registers|Mux20~10 (
// Equation(s):
// \registers|Mux20~10_combout  = ( \registers|Mux20~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|Mux20~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\instructions|altsyncram_component|auto_generated|q_a [22]))) ) ) # ( !\registers|Mux20~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|Mux20~2_combout ))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(!\registers|Mux20~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(!\registers|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~10 .extended_lut = "off";
defparam \registers|Mux20~10 .lut_mask = 64'hAA0AAA0AAA5FAA5F;
defparam \registers|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N50
dffeas \registers|registers[7][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][11] .is_wysiwyg = "true";
defparam \registers|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N14
dffeas \registers|registers[5][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][11] .is_wysiwyg = "true";
defparam \registers|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N32
dffeas \registers|registers[6][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][11] .is_wysiwyg = "true";
defparam \registers|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N3
cyclonev_lcell_comb \registers|registers[4][11]~feeder (
// Equation(s):
// \registers|registers[4][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][11]~feeder .extended_lut = "off";
defparam \registers|registers[4][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N4
dffeas \registers|registers[4][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][11] .is_wysiwyg = "true";
defparam \registers|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N51
cyclonev_lcell_comb \registers|Mux20~6 (
// Equation(s):
// \registers|Mux20~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][11]~q  ) ) )

	.dataa(!\registers|registers[7][11]~q ),
	.datab(!\registers|registers[5][11]~q ),
	.datac(!\registers|registers[6][11]~q ),
	.datad(!\registers|registers[4][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~6 .extended_lut = "off";
defparam \registers|Mux20~6 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y17_N56
dffeas \registers|registers[11][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][11] .is_wysiwyg = "true";
defparam \registers|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N32
dffeas \registers|registers[10][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][11] .is_wysiwyg = "true";
defparam \registers|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N56
dffeas \registers|registers[9][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][11] .is_wysiwyg = "true";
defparam \registers|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N44
dffeas \registers|registers[8][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][11] .is_wysiwyg = "true";
defparam \registers|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N30
cyclonev_lcell_comb \registers|Mux20~4 (
// Equation(s):
// \registers|Mux20~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][11]~q  ) ) )

	.dataa(!\registers|registers[11][11]~q ),
	.datab(!\registers|registers[10][11]~q ),
	.datac(!\registers|registers[9][11]~q ),
	.datad(!\registers|registers[8][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~4 .extended_lut = "off";
defparam \registers|Mux20~4 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N56
dffeas \registers|registers[15][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][11] .is_wysiwyg = "true";
defparam \registers|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N14
dffeas \registers|registers[12][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][11] .is_wysiwyg = "true";
defparam \registers|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N2
dffeas \registers|registers[14][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][11] .is_wysiwyg = "true";
defparam \registers|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N26
dffeas \registers|registers[13][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][11] .is_wysiwyg = "true";
defparam \registers|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N51
cyclonev_lcell_comb \registers|Mux20~5 (
// Equation(s):
// \registers|Mux20~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][11]~q  ) ) )

	.dataa(!\registers|registers[15][11]~q ),
	.datab(!\registers|registers[12][11]~q ),
	.datac(!\registers|registers[14][11]~q ),
	.datad(!\registers|registers[13][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~5 .extended_lut = "off";
defparam \registers|Mux20~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N18
cyclonev_lcell_comb \registers|registers[2][11]~feeder (
// Equation(s):
// \registers|registers[2][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][11]~feeder .extended_lut = "off";
defparam \registers|registers[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N20
dffeas \registers|registers[2][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][11] .is_wysiwyg = "true";
defparam \registers|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N24
cyclonev_lcell_comb \registers|registers[0][11]~feeder (
// Equation(s):
// \registers|registers[0][11]~feeder_combout  = ( \writeData[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][11]~feeder .extended_lut = "off";
defparam \registers|registers[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N26
dffeas \registers|registers[0][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][11] .is_wysiwyg = "true";
defparam \registers|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N14
dffeas \registers|registers[1][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][11] .is_wysiwyg = "true";
defparam \registers|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N14
dffeas \registers|registers[3][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][11] .is_wysiwyg = "true";
defparam \registers|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N6
cyclonev_lcell_comb \registers|Mux20~7 (
// Equation(s):
// \registers|Mux20~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][11]~q  ) ) )

	.dataa(!\registers|registers[2][11]~q ),
	.datab(!\registers|registers[0][11]~q ),
	.datac(!\registers|registers[1][11]~q ),
	.datad(!\registers|registers[3][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~7 .extended_lut = "off";
defparam \registers|Mux20~7 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N48
cyclonev_lcell_comb \registers|Mux20~9 (
// Equation(s):
// \registers|Mux20~9_combout  = ( \registers|Mux20~5_combout  & ( \registers|Mux20~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|Mux20~6_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux20~4_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\registers|Mux20~5_combout  & ( \registers|Mux20~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|Mux20~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux20~4_combout )))) ) ) ) # ( \registers|Mux20~5_combout  & ( !\registers|Mux20~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux20~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux20~4_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) 
// ) ) ) # ( !\registers|Mux20~5_combout  & ( !\registers|Mux20~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux20~6_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux20~4_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux20~6_combout ),
	.datad(!\registers|Mux20~4_combout ),
	.datae(!\registers|Mux20~5_combout ),
	.dataf(!\registers|Mux20~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~9 .extended_lut = "off";
defparam \registers|Mux20~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \registers|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N0
cyclonev_lcell_comb \registers|Mux20~8 (
// Equation(s):
// \registers|Mux20~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [25] & ( \registers|Mux20~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\registers|Mux20~10_combout  & ((\registers|Mux20~1_combout 
// ))) # (\registers|Mux20~10_combout  & (\registers|Mux20~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux20~10_combout )))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [25] & ( 
// \registers|Mux20~9_combout  ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [25] & ( !\registers|Mux20~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\registers|Mux20~10_combout  & 
// ((\registers|Mux20~1_combout ))) # (\registers|Mux20~10_combout  & (\registers|Mux20~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux20~10_combout )))) ) ) )

	.dataa(!\registers|Mux20~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux20~1_combout ),
	.datad(!\registers|Mux20~10_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\registers|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux20~8 .extended_lut = "off";
defparam \registers|Mux20~8 .lut_mask = 64'h00000C77FFFF0C77;
defparam \registers|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \Add1~25_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \Add1~25_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N24
cyclonev_lcell_comb \registers|registers[31][1]~feeder (
// Equation(s):
// \registers|registers[31][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][1]~feeder .extended_lut = "off";
defparam \registers|registers[31][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N26
dffeas \registers|registers[31][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][1] .is_wysiwyg = "true";
defparam \registers|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N57
cyclonev_lcell_comb \registers|registers[19][1]~feeder (
// Equation(s):
// \registers|registers[19][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][1]~feeder .extended_lut = "off";
defparam \registers|registers[19][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N59
dffeas \registers|registers[19][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][1] .is_wysiwyg = "true";
defparam \registers|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N9
cyclonev_lcell_comb \registers|registers[23][1]~feeder (
// Equation(s):
// \registers|registers[23][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][1]~feeder .extended_lut = "off";
defparam \registers|registers[23][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \registers|registers[23][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][1] .is_wysiwyg = "true";
defparam \registers|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N47
dffeas \registers|registers[27][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][1] .is_wysiwyg = "true";
defparam \registers|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N30
cyclonev_lcell_comb \registers|Mux62~3 (
// Equation(s):
// \registers|Mux62~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][1]~q  ) ) )

	.dataa(!\registers|registers[31][1]~q ),
	.datab(!\registers|registers[19][1]~q ),
	.datac(!\registers|registers[23][1]~q ),
	.datad(!\registers|registers[27][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~3 .extended_lut = "off";
defparam \registers|Mux62~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \registers|registers[26][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][1] .is_wysiwyg = "true";
defparam \registers|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N32
dffeas \registers|registers[30][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][1] .is_wysiwyg = "true";
defparam \registers|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N44
dffeas \registers|registers[18][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][1] .is_wysiwyg = "true";
defparam \registers|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \registers|registers[22][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][1] .is_wysiwyg = "true";
defparam \registers|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \registers|Mux62~2 (
// Equation(s):
// \registers|Mux62~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][1]~q  ) ) )

	.dataa(!\registers|registers[26][1]~q ),
	.datab(!\registers|registers[30][1]~q ),
	.datac(!\registers|registers[18][1]~q ),
	.datad(!\registers|registers[22][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~2 .extended_lut = "off";
defparam \registers|Mux62~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N18
cyclonev_lcell_comb \registers|registers[28][1]~feeder (
// Equation(s):
// \registers|registers[28][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][1]~feeder .extended_lut = "off";
defparam \registers|registers[28][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N20
dffeas \registers|registers[28][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][1] .is_wysiwyg = "true";
defparam \registers|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N39
cyclonev_lcell_comb \registers|registers[16][1]~feeder (
// Equation(s):
// \registers|registers[16][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][1]~feeder .extended_lut = "off";
defparam \registers|registers[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N41
dffeas \registers|registers[16][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][1] .is_wysiwyg = "true";
defparam \registers|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \registers|registers[20][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][1] .is_wysiwyg = "true";
defparam \registers|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N8
dffeas \registers|registers[24][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][1] .is_wysiwyg = "true";
defparam \registers|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N9
cyclonev_lcell_comb \registers|Mux62~0 (
// Equation(s):
// \registers|Mux62~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][1]~q  ) ) )

	.dataa(!\registers|registers[28][1]~q ),
	.datab(!\registers|registers[16][1]~q ),
	.datac(!\registers|registers[20][1]~q ),
	.datad(!\registers|registers[24][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~0 .extended_lut = "off";
defparam \registers|Mux62~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N35
dffeas \registers|registers[17][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][1] .is_wysiwyg = "true";
defparam \registers|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N42
cyclonev_lcell_comb \registers|registers[29][1]~feeder (
// Equation(s):
// \registers|registers[29][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][1]~feeder .extended_lut = "off";
defparam \registers|registers[29][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N44
dffeas \registers|registers[29][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][1] .is_wysiwyg = "true";
defparam \registers|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \registers|registers[21][1]~feeder (
// Equation(s):
// \registers|registers[21][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[21][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[21][1]~feeder .extended_lut = "off";
defparam \registers|registers[21][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[21][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N20
dffeas \registers|registers[21][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][1] .is_wysiwyg = "true";
defparam \registers|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N50
dffeas \registers|registers[25][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][1] .is_wysiwyg = "true";
defparam \registers|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N39
cyclonev_lcell_comb \registers|Mux62~1 (
// Equation(s):
// \registers|Mux62~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][1]~q  ) ) )

	.dataa(!\registers|registers[17][1]~q ),
	.datab(!\registers|registers[29][1]~q ),
	.datac(!\registers|registers[21][1]~q ),
	.datad(!\registers|registers[25][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~1 .extended_lut = "off";
defparam \registers|Mux62~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N0
cyclonev_lcell_comb \registers|Mux62~4 (
// Equation(s):
// \registers|Mux62~4_combout  = ( \registers|Mux62~0_combout  & ( \registers|Mux62~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux62~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux62~3_combout ))) ) ) ) # ( !\registers|Mux62~0_combout  & ( \registers|Mux62~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux62~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux62~3_combout 
// )))) ) ) ) # ( \registers|Mux62~0_combout  & ( !\registers|Mux62~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux62~2_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux62~3_combout ))) ) ) ) # ( !\registers|Mux62~0_combout  & ( !\registers|Mux62~1_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux62~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux62~3_combout )))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux62~3_combout ),
	.datad(!\registers|Mux62~2_combout ),
	.datae(!\registers|Mux62~0_combout ),
	.dataf(!\registers|Mux62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~4 .extended_lut = "off";
defparam \registers|Mux62~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \registers|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N27
cyclonev_lcell_comb \registers|registers[10][1]~feeder (
// Equation(s):
// \registers|registers[10][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][1]~feeder .extended_lut = "off";
defparam \registers|registers[10][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \registers|registers[10][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][1] .is_wysiwyg = "true";
defparam \registers|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N54
cyclonev_lcell_comb \registers|registers[9][1]~feeder (
// Equation(s):
// \registers|registers[9][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][1]~feeder .extended_lut = "off";
defparam \registers|registers[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N55
dffeas \registers|registers[9][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][1] .is_wysiwyg = "true";
defparam \registers|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N59
dffeas \registers|registers[8][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][1] .is_wysiwyg = "true";
defparam \registers|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N48
cyclonev_lcell_comb \registers|registers[11][1]~feeder (
// Equation(s):
// \registers|registers[11][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][1]~feeder .extended_lut = "off";
defparam \registers|registers[11][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N50
dffeas \registers|registers[11][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][1] .is_wysiwyg = "true";
defparam \registers|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N39
cyclonev_lcell_comb \registers|Mux62~11 (
// Equation(s):
// \registers|Mux62~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][1]~q  ) ) )

	.dataa(!\registers|registers[10][1]~q ),
	.datab(!\registers|registers[9][1]~q ),
	.datac(!\registers|registers[8][1]~q ),
	.datad(!\registers|registers[11][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~11 .extended_lut = "off";
defparam \registers|Mux62~11 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux62~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N57
cyclonev_lcell_comb \registers|Mux62~5 (
// Equation(s):
// \registers|Mux62~5_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux62~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & \instructions|altsyncram_component|auto_generated|q_a [19]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux62~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~5 .extended_lut = "off";
defparam \registers|Mux62~5 .lut_mask = 64'h0000000000F00000;
defparam \registers|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N6
cyclonev_lcell_comb \registers|Mux62~10 (
// Equation(s):
// \registers|Mux62~10_combout  = ( \registers|Mux62~9_combout  & ( \registers|Mux62~5_combout  ) ) # ( !\registers|Mux62~9_combout  & ( \registers|Mux62~5_combout  ) ) # ( \registers|Mux62~9_combout  & ( !\registers|Mux62~5_combout  ) ) # ( 
// !\registers|Mux62~9_combout  & ( !\registers|Mux62~5_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux62~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux62~4_combout ),
	.datad(gnd),
	.datae(!\registers|Mux62~9_combout ),
	.dataf(!\registers|Mux62~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~10 .extended_lut = "off";
defparam \registers|Mux62~10 .lut_mask = 64'h0303FFFFFFFFFFFF;
defparam \registers|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N12
cyclonev_lcell_comb \registers|Mux61~10 (
// Equation(s):
// \registers|Mux61~10_combout  = ( \registers|Mux61~5_combout  ) # ( !\registers|Mux61~5_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux61~4_combout )) # (\registers|Mux61~9_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux61~9_combout ),
	.datac(!\registers|Mux61~4_combout ),
	.datad(gnd),
	.datae(!\registers|Mux61~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux61~10 .extended_lut = "off";
defparam \registers|Mux61~10 .lut_mask = 64'h3737FFFF3737FFFF;
defparam \registers|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N45
cyclonev_lcell_comb \registers|Mux60~6 (
// Equation(s):
// \registers|Mux60~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][3]~q  ) ) )

	.dataa(!\registers|registers[15][3]~q ),
	.datab(!\registers|registers[13][3]~q ),
	.datac(!\registers|registers[12][3]~q ),
	.datad(!\registers|registers[14][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~6 .extended_lut = "off";
defparam \registers|Mux60~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N39
cyclonev_lcell_comb \registers|Mux60~7 (
// Equation(s):
// \registers|Mux60~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][3]~q  ) ) )

	.dataa(!\registers|registers[5][3]~q ),
	.datab(!\registers|registers[4][3]~q ),
	.datac(!\registers|registers[6][3]~q ),
	.datad(!\registers|registers[7][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~7 .extended_lut = "off";
defparam \registers|Mux60~7 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N51
cyclonev_lcell_comb \registers|Mux60~8 (
// Equation(s):
// \registers|Mux60~8_combout  = ( \registers|registers[0][3]~q  & ( \registers|registers[2][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\registers|registers[1][3]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[3][3]~q )))) ) ) ) # ( !\registers|registers[0][3]~q  & ( \registers|registers[2][3]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[1][3]~q  & ((\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[3][3]~q )))) ) ) ) # ( \registers|registers[0][3]~q  & ( !\registers|registers[2][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|registers[1][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|registers[3][3]~q  & \instructions|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( !\registers|registers[0][3]~q  & ( !\registers|registers[2][3]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[1][3]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[3][3]~q ))))) ) ) )

	.dataa(!\registers|registers[1][3]~q ),
	.datab(!\registers|registers[3][3]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[0][3]~q ),
	.dataf(!\registers|registers[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~8 .extended_lut = "off";
defparam \registers|Mux60~8 .lut_mask = 64'h0053F0530F53FF53;
defparam \registers|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N27
cyclonev_lcell_comb \registers|Mux60~9 (
// Equation(s):
// \registers|Mux60~9_combout  = ( \registers|Mux60~7_combout  & ( \registers|Mux60~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// ((\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux60~6_combout )))) ) ) ) # ( !\registers|Mux60~7_combout  & ( \registers|Mux60~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux60~6_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux60~7_combout  & ( !\registers|Mux60~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux60~6_combout )))) ) ) ) # ( !\registers|Mux60~7_combout  & ( !\registers|Mux60~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux60~6_combout  & \instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|Mux60~6_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux60~7_combout ),
	.dataf(!\registers|Mux60~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~9 .extended_lut = "off";
defparam \registers|Mux60~9 .lut_mask = 64'h000222028802AA02;
defparam \registers|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N45
cyclonev_lcell_comb \registers|Mux60~11 (
// Equation(s):
// \registers|Mux60~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][3]~q  & ( (\registers|registers[10][3]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[8][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[9][3]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[11][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[10][3]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[11][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[8][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[9][3]~q )) ) ) )

	.dataa(!\registers|registers[9][3]~q ),
	.datab(!\registers|registers[8][3]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[10][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~11 .extended_lut = "off";
defparam \registers|Mux60~11 .lut_mask = 64'h353500F035350FFF;
defparam \registers|Mux60~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N0
cyclonev_lcell_comb \registers|Mux60~5 (
// Equation(s):
// \registers|Mux60~5_combout  = ( \registers|Mux60~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \instructions|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\registers|Mux60~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~5 .extended_lut = "off";
defparam \registers|Mux60~5 .lut_mask = 64'h0000000000880088;
defparam \registers|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N48
cyclonev_lcell_comb \registers|Mux60~10 (
// Equation(s):
// \registers|Mux60~10_combout  = ( \registers|Mux60~4_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux60~5_combout )) # (\registers|Mux60~9_combout ) ) ) # ( !\registers|Mux60~4_combout  & ( 
// (\registers|Mux60~5_combout ) # (\registers|Mux60~9_combout ) ) )

	.dataa(!\registers|Mux60~9_combout ),
	.datab(gnd),
	.datac(!\registers|Mux60~5_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~10 .extended_lut = "off";
defparam \registers|Mux60~10 .lut_mask = 64'h5F5F5F5F5FFF5FFF;
defparam \registers|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N42
cyclonev_lcell_comb \registers|Mux59~10 (
// Equation(s):
// \registers|Mux59~10_combout  = ( \registers|Mux59~4_combout  & ( ((\registers|Mux59~5_combout ) # (\registers|Mux59~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux59~4_combout  & ( 
// (\registers|Mux59~5_combout ) # (\registers|Mux59~9_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux59~9_combout ),
	.datad(!\registers|Mux59~5_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux59~10 .extended_lut = "off";
defparam \registers|Mux59~10 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \registers|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N3
cyclonev_lcell_comb \registers|Mux58~3 (
// Equation(s):
// \registers|Mux58~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[23][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[27][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][5]~q  ) ) )

	.dataa(!\registers|registers[31][5]~q ),
	.datab(!\registers|registers[27][5]~q ),
	.datac(!\registers|registers[19][5]~q ),
	.datad(!\registers|registers[23][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~3 .extended_lut = "off";
defparam \registers|Mux58~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N51
cyclonev_lcell_comb \registers|Mux58~0 (
// Equation(s):
// \registers|Mux58~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][5]~q  ) ) )

	.dataa(!\registers|registers[16][5]~q ),
	.datab(!\registers|registers[24][5]~q ),
	.datac(!\registers|registers[20][5]~q ),
	.datad(!\registers|registers[28][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~0 .extended_lut = "off";
defparam \registers|Mux58~0 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N3
cyclonev_lcell_comb \registers|Mux58~2 (
// Equation(s):
// \registers|Mux58~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][5]~q  ) ) )

	.dataa(!\registers|registers[26][5]~q ),
	.datab(!\registers|registers[18][5]~q ),
	.datac(!\registers|registers[30][5]~q ),
	.datad(!\registers|registers[22][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~2 .extended_lut = "off";
defparam \registers|Mux58~2 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N39
cyclonev_lcell_comb \registers|Mux58~1 (
// Equation(s):
// \registers|Mux58~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][5]~q  ) ) )

	.dataa(!\registers|registers[21][5]~q ),
	.datab(!\registers|registers[25][5]~q ),
	.datac(!\registers|registers[29][5]~q ),
	.datad(!\registers|registers[17][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~1 .extended_lut = "off";
defparam \registers|Mux58~1 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N9
cyclonev_lcell_comb \registers|Mux58~4 (
// Equation(s):
// \registers|Mux58~4_combout  = ( \registers|Mux58~2_combout  & ( \registers|Mux58~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux58~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux58~3_combout )))) ) ) ) # ( !\registers|Mux58~2_combout  & ( \registers|Mux58~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux58~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux58~3_combout ))) ) ) ) # ( \registers|Mux58~2_combout  & ( !\registers|Mux58~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux58~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux58~3_combout 
// )))) ) ) ) # ( !\registers|Mux58~2_combout  & ( !\registers|Mux58~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux58~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux58~3_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux58~3_combout ),
	.datad(!\registers|Mux58~0_combout ),
	.datae(!\registers|Mux58~2_combout ),
	.dataf(!\registers|Mux58~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~4 .extended_lut = "off";
defparam \registers|Mux58~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \registers|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N30
cyclonev_lcell_comb \registers|Mux58~7 (
// Equation(s):
// \registers|Mux58~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][5]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][5]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][5]~q  ) ) )

	.dataa(!\registers|registers[5][5]~q ),
	.datab(!\registers|registers[6][5]~q ),
	.datac(!\registers|registers[4][5]~q ),
	.datad(!\registers|registers[7][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~7 .extended_lut = "off";
defparam \registers|Mux58~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N21
cyclonev_lcell_comb \registers|Mux58~8 (
// Equation(s):
// \registers|Mux58~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[2][5]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[3][5]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][5]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[1][5]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[0][5]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[2][5]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[3][5]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[0][5]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[1][5]~q ) ) ) )

	.dataa(!\registers|registers[3][5]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|registers[2][5]~q ),
	.datad(!\registers|registers[1][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~8 .extended_lut = "off";
defparam \registers|Mux58~8 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \registers|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N48
cyclonev_lcell_comb \registers|Mux58~6 (
// Equation(s):
// \registers|Mux58~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][5]~q  & ( (\registers|registers[14][5]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][5]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[13][5]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[15][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[14][5]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[15][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][5]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[13][5]~q )) ) ) )

	.dataa(!\registers|registers[13][5]~q ),
	.datab(!\registers|registers[12][5]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[14][5]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[15][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~6 .extended_lut = "off";
defparam \registers|Mux58~6 .lut_mask = 64'h353500F035350FFF;
defparam \registers|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N48
cyclonev_lcell_comb \registers|Mux58~9 (
// Equation(s):
// \registers|Mux58~9_combout  = ( \registers|Mux58~8_combout  & ( \registers|Mux58~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux58~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\instructions|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( 
// !\registers|Mux58~8_combout  & ( \registers|Mux58~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|Mux58~7_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux58~8_combout  & ( !\registers|Mux58~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux58~7_combout )))) ) ) ) # ( !\registers|Mux58~8_combout  & ( !\registers|Mux58~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux58~7_combout  & \instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\registers|Mux58~7_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|Mux58~8_combout ),
	.dataf(!\registers|Mux58~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~9 .extended_lut = "off";
defparam \registers|Mux58~9 .lut_mask = 64'h00088808002A882A;
defparam \registers|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N57
cyclonev_lcell_comb \registers|Mux58~10 (
// Equation(s):
// \registers|Mux58~10_combout  = ( \registers|Mux58~9_combout  ) # ( !\registers|Mux58~9_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux58~4_combout )) # (\registers|Mux58~5_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux58~4_combout ),
	.datad(!\registers|Mux58~5_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux58~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~10 .extended_lut = "off";
defparam \registers|Mux58~10 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \registers|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N39
cyclonev_lcell_comb \registers|Mux57~8 (
// Equation(s):
// \registers|Mux57~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[3][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[2][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][6]~q  ) ) )

	.dataa(!\registers|registers[1][6]~q ),
	.datab(!\registers|registers[0][6]~q ),
	.datac(!\registers|registers[2][6]~q ),
	.datad(!\registers|registers[3][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~8 .extended_lut = "off";
defparam \registers|Mux57~8 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N9
cyclonev_lcell_comb \registers|Mux57~7 (
// Equation(s):
// \registers|Mux57~7_combout  = ( \registers|registers[7][6]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[6][6]~q ) ) ) ) # ( 
// !\registers|registers[7][6]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[6][6]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[7][6]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[4][6]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[5][6]~q 
// ))) ) ) ) # ( !\registers|registers[7][6]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[4][6]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[5][6]~q ))) ) ) )

	.dataa(!\registers|registers[4][6]~q ),
	.datab(!\registers|registers[5][6]~q ),
	.datac(!\registers|registers[6][6]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[7][6]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~7 .extended_lut = "off";
defparam \registers|Mux57~7 .lut_mask = 64'h553355330F000FFF;
defparam \registers|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N33
cyclonev_lcell_comb \registers|Mux57~6 (
// Equation(s):
// \registers|Mux57~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][6]~q  ) ) )

	.dataa(!\registers|registers[14][6]~q ),
	.datab(!\registers|registers[13][6]~q ),
	.datac(!\registers|registers[12][6]~q ),
	.datad(!\registers|registers[15][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~6 .extended_lut = "off";
defparam \registers|Mux57~6 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N42
cyclonev_lcell_comb \registers|Mux57~9 (
// Equation(s):
// \registers|Mux57~9_combout  = ( \registers|Mux57~7_combout  & ( \registers|Mux57~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((\registers|Mux57~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux57~7_combout  & ( \registers|Mux57~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux57~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\instructions|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( \registers|Mux57~7_combout  & ( !\registers|Mux57~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|Mux57~8_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux57~7_combout  & ( !\registers|Mux57~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux57~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux57~8_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux57~7_combout ),
	.dataf(!\registers|Mux57~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~9 .extended_lut = "off";
defparam \registers|Mux57~9 .lut_mask = 64'h08004C0008444C44;
defparam \registers|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N39
cyclonev_lcell_comb \registers|Mux57~11 (
// Equation(s):
// \registers|Mux57~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][6]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][6]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][6]~q  ) ) )

	.dataa(!\registers|registers[9][6]~q ),
	.datab(!\registers|registers[11][6]~q ),
	.datac(!\registers|registers[10][6]~q ),
	.datad(!\registers|registers[8][6]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~11 .extended_lut = "off";
defparam \registers|Mux57~11 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux57~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N0
cyclonev_lcell_comb \registers|Mux57~5 (
// Equation(s):
// \registers|Mux57~5_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|Mux57~11_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|Mux57~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~5 .extended_lut = "off";
defparam \registers|Mux57~5 .lut_mask = 64'h000000000F000000;
defparam \registers|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N6
cyclonev_lcell_comb \registers|Mux57~10 (
// Equation(s):
// \registers|Mux57~10_combout  = ( \registers|Mux57~4_combout  & ( ((\registers|Mux57~5_combout ) # (\registers|Mux57~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux57~4_combout  & ( 
// (\registers|Mux57~5_combout ) # (\registers|Mux57~9_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux57~9_combout ),
	.datac(!\registers|Mux57~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~10 .extended_lut = "off";
defparam \registers|Mux57~10 .lut_mask = 64'h3F3F3F3F7F7F7F7F;
defparam \registers|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \registers|Mux56~10 (
// Equation(s):
// \registers|Mux56~10_combout  = ( \registers|Mux56~5_combout  & ( \registers|Mux56~4_combout  ) ) # ( !\registers|Mux56~5_combout  & ( \registers|Mux56~4_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [20]) # 
// (\registers|Mux56~9_combout ) ) ) ) # ( \registers|Mux56~5_combout  & ( !\registers|Mux56~4_combout  ) ) # ( !\registers|Mux56~5_combout  & ( !\registers|Mux56~4_combout  & ( \registers|Mux56~9_combout  ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux56~9_combout ),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux56~5_combout ),
	.dataf(!\registers|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux56~10 .extended_lut = "off";
defparam \registers|Mux56~10 .lut_mask = 64'h3333FFFF33FFFFFF;
defparam \registers|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N36
cyclonev_lcell_comb \registers|registers[10][8]~feeder (
// Equation(s):
// \registers|registers[10][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][8]~feeder .extended_lut = "off";
defparam \registers|registers[10][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N38
dffeas \registers|registers[10][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][8] .is_wysiwyg = "true";
defparam \registers|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N42
cyclonev_lcell_comb \registers|registers[11][8]~feeder (
// Equation(s):
// \registers|registers[11][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][8]~feeder .extended_lut = "off";
defparam \registers|registers[11][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N44
dffeas \registers|registers[11][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][8] .is_wysiwyg = "true";
defparam \registers|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N46
dffeas \registers|registers[8][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][8] .is_wysiwyg = "true";
defparam \registers|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y19_N36
cyclonev_lcell_comb \registers|registers[9][8]~feeder (
// Equation(s):
// \registers|registers[9][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][8]~feeder .extended_lut = "off";
defparam \registers|registers[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y19_N38
dffeas \registers|registers[9][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][8] .is_wysiwyg = "true";
defparam \registers|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N15
cyclonev_lcell_comb \registers|Mux55~11 (
// Equation(s):
// \registers|Mux55~11_combout  = ( \registers|registers[9][8]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[11][8]~q ) ) ) ) # ( 
// !\registers|registers[9][8]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[11][8]~q  & \instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \registers|registers[9][8]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[8][8]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\registers|registers[10][8]~q )) ) ) ) # ( !\registers|registers[9][8]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[8][8]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[10][8]~q )) ) ) )

	.dataa(!\registers|registers[10][8]~q ),
	.datab(!\registers|registers[11][8]~q ),
	.datac(!\registers|registers[8][8]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|registers[9][8]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~11 .extended_lut = "off";
defparam \registers|Mux55~11 .lut_mask = 64'h0F550F550033FF33;
defparam \registers|Mux55~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N0
cyclonev_lcell_comb \registers|Mux55~5 (
// Equation(s):
// \registers|Mux55~5_combout  = ( \registers|Mux55~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\registers|Mux55~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~5 .extended_lut = "off";
defparam \registers|Mux55~5 .lut_mask = 64'h000000000C000C00;
defparam \registers|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N20
dffeas \registers|registers[5][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][8] .is_wysiwyg = "true";
defparam \registers|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N38
dffeas \registers|registers[6][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][8] .is_wysiwyg = "true";
defparam \registers|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N12
cyclonev_lcell_comb \registers|registers[4][8]~feeder (
// Equation(s):
// \registers|registers[4][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][8]~feeder .extended_lut = "off";
defparam \registers|registers[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \registers|registers[4][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][8] .is_wysiwyg = "true";
defparam \registers|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N2
dffeas \registers|registers[7][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][8] .is_wysiwyg = "true";
defparam \registers|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N21
cyclonev_lcell_comb \registers|Mux55~7 (
// Equation(s):
// \registers|Mux55~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][8]~q  ) ) )

	.dataa(!\registers|registers[5][8]~q ),
	.datab(!\registers|registers[6][8]~q ),
	.datac(!\registers|registers[4][8]~q ),
	.datad(!\registers|registers[7][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~7 .extended_lut = "off";
defparam \registers|Mux55~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N2
dffeas \registers|registers[1][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][8] .is_wysiwyg = "true";
defparam \registers|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N32
dffeas \registers|registers[2][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][8] .is_wysiwyg = "true";
defparam \registers|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N44
dffeas \registers|registers[3][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][8] .is_wysiwyg = "true";
defparam \registers|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N6
cyclonev_lcell_comb \registers|registers[0][8]~feeder (
// Equation(s):
// \registers|registers[0][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][8]~feeder .extended_lut = "off";
defparam \registers|registers[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N8
dffeas \registers|registers[0][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][8] .is_wysiwyg = "true";
defparam \registers|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N6
cyclonev_lcell_comb \registers|Mux55~8 (
// Equation(s):
// \registers|Mux55~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[3][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[2][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][8]~q  ) ) )

	.dataa(!\registers|registers[1][8]~q ),
	.datab(!\registers|registers[2][8]~q ),
	.datac(!\registers|registers[3][8]~q ),
	.datad(!\registers|registers[0][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~8 .extended_lut = "off";
defparam \registers|Mux55~8 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N53
dffeas \registers|registers[12][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][8] .is_wysiwyg = "true";
defparam \registers|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N11
dffeas \registers|registers[14][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][8] .is_wysiwyg = "true";
defparam \registers|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N36
cyclonev_lcell_comb \registers|registers[15][8]~feeder (
// Equation(s):
// \registers|registers[15][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[15][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[15][8]~feeder .extended_lut = "off";
defparam \registers|registers[15][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[15][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N38
dffeas \registers|registers[15][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][8] .is_wysiwyg = "true";
defparam \registers|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N20
dffeas \registers|registers[13][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][8] .is_wysiwyg = "true";
defparam \registers|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N27
cyclonev_lcell_comb \registers|Mux55~6 (
// Equation(s):
// \registers|Mux55~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][8]~q  ) ) )

	.dataa(!\registers|registers[12][8]~q ),
	.datab(!\registers|registers[14][8]~q ),
	.datac(!\registers|registers[15][8]~q ),
	.datad(!\registers|registers[13][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~6 .extended_lut = "off";
defparam \registers|Mux55~6 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N48
cyclonev_lcell_comb \registers|Mux55~9 (
// Equation(s):
// \registers|Mux55~9_combout  = ( \registers|Mux55~8_combout  & ( \registers|Mux55~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19])) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|Mux55~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( 
// !\registers|Mux55~8_combout  & ( \registers|Mux55~6_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux55~7_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux55~8_combout  & ( !\registers|Mux55~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux55~7_combout )))) ) ) ) # ( !\registers|Mux55~8_combout  & ( !\registers|Mux55~6_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux55~7_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|Mux55~7_combout ),
	.datae(!\registers|Mux55~8_combout ),
	.dataf(!\registers|Mux55~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~9 .extended_lut = "off";
defparam \registers|Mux55~9 .lut_mask = 64'h004080C0044484C4;
defparam \registers|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N59
dffeas \registers|registers[27][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][8] .is_wysiwyg = "true";
defparam \registers|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N8
dffeas \registers|registers[23][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][8] .is_wysiwyg = "true";
defparam \registers|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N2
dffeas \registers|registers[31][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][8] .is_wysiwyg = "true";
defparam \registers|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N59
dffeas \registers|registers[19][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][8] .is_wysiwyg = "true";
defparam \registers|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N51
cyclonev_lcell_comb \registers|Mux55~3 (
// Equation(s):
// \registers|Mux55~3_combout  = ( \registers|registers[19][8]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[23][8]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[31][8]~q ))) ) ) ) # ( !\registers|registers[19][8]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[23][8]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[31][8]~q ))) ) ) ) # ( \registers|registers[19][8]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[27][8]~q ) ) ) ) # ( !\registers|registers[19][8]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[27][8]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[27][8]~q ),
	.datac(!\registers|registers[23][8]~q ),
	.datad(!\registers|registers[31][8]~q ),
	.datae(!\registers|registers[19][8]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~3 .extended_lut = "off";
defparam \registers|Mux55~3 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \registers|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N44
dffeas \registers|registers[20][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][8] .is_wysiwyg = "true";
defparam \registers|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N8
dffeas \registers|registers[28][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][8] .is_wysiwyg = "true";
defparam \registers|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N26
dffeas \registers|registers[24][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][8] .is_wysiwyg = "true";
defparam \registers|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N45
cyclonev_lcell_comb \registers|Mux55~0 (
// Equation(s):
// \registers|Mux55~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][8]~q  ) ) )

	.dataa(!\registers|registers[16][8]~q ),
	.datab(!\registers|registers[20][8]~q ),
	.datac(!\registers|registers[28][8]~q ),
	.datad(!\registers|registers[24][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~0 .extended_lut = "off";
defparam \registers|Mux55~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y16_N26
dffeas \registers|registers[21][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][8] .is_wysiwyg = "true";
defparam \registers|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N22
dffeas \registers|registers[17][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][8] .is_wysiwyg = "true";
defparam \registers|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N24
cyclonev_lcell_comb \registers|registers[25][8]~feeder (
// Equation(s):
// \registers|registers[25][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][8]~feeder .extended_lut = "off";
defparam \registers|registers[25][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N25
dffeas \registers|registers[25][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][8] .is_wysiwyg = "true";
defparam \registers|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N56
dffeas \registers|registers[29][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][8] .is_wysiwyg = "true";
defparam \registers|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N27
cyclonev_lcell_comb \registers|Mux55~1 (
// Equation(s):
// \registers|Mux55~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][8]~q  ) ) )

	.dataa(!\registers|registers[21][8]~q ),
	.datab(!\registers|registers[17][8]~q ),
	.datac(!\registers|registers[25][8]~q ),
	.datad(!\registers|registers[29][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~1 .extended_lut = "off";
defparam \registers|Mux55~1 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N50
dffeas \registers|registers[30][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][8] .is_wysiwyg = "true";
defparam \registers|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N59
dffeas \registers|registers[26][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][8] .is_wysiwyg = "true";
defparam \registers|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N51
cyclonev_lcell_comb \registers|registers[18][8]~feeder (
// Equation(s):
// \registers|registers[18][8]~feeder_combout  = ( \writeData[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][8]~feeder .extended_lut = "off";
defparam \registers|registers[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N53
dffeas \registers|registers[18][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][8] .is_wysiwyg = "true";
defparam \registers|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N20
dffeas \registers|registers[22][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][8] .is_wysiwyg = "true";
defparam \registers|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N51
cyclonev_lcell_comb \registers|Mux55~2 (
// Equation(s):
// \registers|Mux55~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][8]~q  ) ) )

	.dataa(!\registers|registers[30][8]~q ),
	.datab(!\registers|registers[26][8]~q ),
	.datac(!\registers|registers[18][8]~q ),
	.datad(!\registers|registers[22][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~2 .extended_lut = "off";
defparam \registers|Mux55~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N54
cyclonev_lcell_comb \registers|Mux55~4 (
// Equation(s):
// \registers|Mux55~4_combout  = ( \registers|Mux55~1_combout  & ( \registers|Mux55~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|Mux55~0_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux55~3_combout ))) ) ) ) # ( !\registers|Mux55~1_combout  & ( \registers|Mux55~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux55~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux55~3_combout ))) ) ) ) # ( \registers|Mux55~1_combout  & ( !\registers|Mux55~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|Mux55~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux55~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( !\registers|Mux55~1_combout  & ( !\registers|Mux55~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux55~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [16])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux55~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\registers|Mux55~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux55~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|Mux55~1_combout ),
	.dataf(!\registers|Mux55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~4 .extended_lut = "off";
defparam \registers|Mux55~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \registers|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N3
cyclonev_lcell_comb \registers|Mux55~10 (
// Equation(s):
// \registers|Mux55~10_combout  = ( \registers|Mux55~4_combout  & ( ((\registers|Mux55~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])) # (\registers|Mux55~5_combout ) ) ) # ( !\registers|Mux55~4_combout  & ( 
// (\registers|Mux55~9_combout ) # (\registers|Mux55~5_combout ) ) )

	.dataa(!\registers|Mux55~5_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(!\registers|Mux55~9_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux55~10 .extended_lut = "off";
defparam \registers|Mux55~10 .lut_mask = 64'h55FF55FF77FF77FF;
defparam \registers|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N56
dffeas \registers|registers[11][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][10] .is_wysiwyg = "true";
defparam \registers|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y21_N15
cyclonev_lcell_comb \registers|registers[10][10]~feeder (
// Equation(s):
// \registers|registers[10][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][10]~feeder .extended_lut = "off";
defparam \registers|registers[10][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \registers|registers[10][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][10] .is_wysiwyg = "true";
defparam \registers|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N32
dffeas \registers|registers[9][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][10] .is_wysiwyg = "true";
defparam \registers|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N26
dffeas \registers|registers[8][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][10] .is_wysiwyg = "true";
defparam \registers|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N33
cyclonev_lcell_comb \registers|Mux53~11 (
// Equation(s):
// \registers|Mux53~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][10]~q  ) ) )

	.dataa(!\registers|registers[11][10]~q ),
	.datab(!\registers|registers[10][10]~q ),
	.datac(!\registers|registers[9][10]~q ),
	.datad(!\registers|registers[8][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~11 .extended_lut = "off";
defparam \registers|Mux53~11 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux53~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N15
cyclonev_lcell_comb \registers|Mux53~5 (
// Equation(s):
// \registers|Mux53~5_combout  = ( \registers|Mux53~11_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.datae(!\registers|Mux53~11_combout ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~5 .extended_lut = "off";
defparam \registers|Mux53~5 .lut_mask = 64'h000000000000A0A0;
defparam \registers|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N39
cyclonev_lcell_comb \registers|registers[28][10]~feeder (
// Equation(s):
// \registers|registers[28][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][10]~feeder .extended_lut = "off";
defparam \registers|registers[28][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N41
dffeas \registers|registers[28][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][10] .is_wysiwyg = "true";
defparam \registers|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N59
dffeas \registers|registers[24][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][10] .is_wysiwyg = "true";
defparam \registers|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N56
dffeas \registers|registers[20][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][10] .is_wysiwyg = "true";
defparam \registers|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N35
dffeas \registers|registers[16][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][10] .is_wysiwyg = "true";
defparam \registers|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
cyclonev_lcell_comb \registers|Mux53~0 (
// Equation(s):
// \registers|Mux53~0_combout  = ( \registers|registers[20][10]~q  & ( \registers|registers[16][10]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[24][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][10]~q ))) ) ) ) # ( !\registers|registers[20][10]~q  & ( \registers|registers[16][10]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & ((\registers|registers[24][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][10]~q )))) ) ) ) # ( \registers|registers[20][10]~q  & ( !\registers|registers[16][10]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & ((\registers|registers[24][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][10]~q )))) ) ) ) # ( !\registers|registers[20][10]~q  & ( !\registers|registers[16][10]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[24][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[28][10]~q )))) ) ) )

	.dataa(!\registers|registers[28][10]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\registers|registers[24][10]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[20][10]~q ),
	.dataf(!\registers|registers[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~0 .extended_lut = "off";
defparam \registers|Mux53~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \registers|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N2
dffeas \registers|registers[21][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][10] .is_wysiwyg = "true";
defparam \registers|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N8
dffeas \registers|registers[29][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][10] .is_wysiwyg = "true";
defparam \registers|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N33
cyclonev_lcell_comb \registers|registers[17][10]~feeder (
// Equation(s):
// \registers|registers[17][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][10]~feeder .extended_lut = "off";
defparam \registers|registers[17][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N35
dffeas \registers|registers[17][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][10] .is_wysiwyg = "true";
defparam \registers|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N36
cyclonev_lcell_comb \registers|registers[25][10]~feeder (
// Equation(s):
// \registers|registers[25][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][10]~feeder .extended_lut = "off";
defparam \registers|registers[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N38
dffeas \registers|registers[25][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][10] .is_wysiwyg = "true";
defparam \registers|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N3
cyclonev_lcell_comb \registers|Mux53~1 (
// Equation(s):
// \registers|Mux53~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][10]~q  ) ) )

	.dataa(!\registers|registers[21][10]~q ),
	.datab(!\registers|registers[29][10]~q ),
	.datac(!\registers|registers[17][10]~q ),
	.datad(!\registers|registers[25][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~1 .extended_lut = "off";
defparam \registers|Mux53~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N38
dffeas \registers|registers[19][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][10] .is_wysiwyg = "true";
defparam \registers|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N48
cyclonev_lcell_comb \registers|registers[27][10]~feeder (
// Equation(s):
// \registers|registers[27][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][10]~feeder .extended_lut = "off";
defparam \registers|registers[27][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N50
dffeas \registers|registers[27][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][10] .is_wysiwyg = "true";
defparam \registers|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N48
cyclonev_lcell_comb \registers|registers[31][10]~feeder (
// Equation(s):
// \registers|registers[31][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][10]~feeder .extended_lut = "off";
defparam \registers|registers[31][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N50
dffeas \registers|registers[31][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][10] .is_wysiwyg = "true";
defparam \registers|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N20
dffeas \registers|registers[23][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][10] .is_wysiwyg = "true";
defparam \registers|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N3
cyclonev_lcell_comb \registers|Mux53~3 (
// Equation(s):
// \registers|Mux53~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][10]~q  ) ) )

	.dataa(!\registers|registers[19][10]~q ),
	.datab(!\registers|registers[27][10]~q ),
	.datac(!\registers|registers[31][10]~q ),
	.datad(!\registers|registers[23][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~3 .extended_lut = "off";
defparam \registers|Mux53~3 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N24
cyclonev_lcell_comb \registers|registers[22][10]~feeder (
// Equation(s):
// \registers|registers[22][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[22][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[22][10]~feeder .extended_lut = "off";
defparam \registers|registers[22][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[22][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N26
dffeas \registers|registers[22][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][10] .is_wysiwyg = "true";
defparam \registers|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \registers|registers[26][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][10] .is_wysiwyg = "true";
defparam \registers|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N48
cyclonev_lcell_comb \registers|registers[30][10]~feeder (
// Equation(s):
// \registers|registers[30][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][10]~feeder .extended_lut = "off";
defparam \registers|registers[30][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N50
dffeas \registers|registers[30][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][10] .is_wysiwyg = "true";
defparam \registers|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N41
dffeas \registers|registers[18][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][10] .is_wysiwyg = "true";
defparam \registers|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N39
cyclonev_lcell_comb \registers|Mux53~2 (
// Equation(s):
// \registers|Mux53~2_combout  = ( \registers|registers[18][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][10]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][10]~q ))) ) ) ) # ( !\registers|registers[18][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][10]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][10]~q ))) ) ) ) # ( \registers|registers[18][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[22][10]~q ) ) ) ) # ( !\registers|registers[18][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[22][10]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[22][10]~q ),
	.datab(!\registers|registers[26][10]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[30][10]~q ),
	.datae(!\registers|registers[18][10]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~2 .extended_lut = "off";
defparam \registers|Mux53~2 .lut_mask = 64'h0505F5F5303F303F;
defparam \registers|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
cyclonev_lcell_comb \registers|Mux53~4 (
// Equation(s):
// \registers|Mux53~4_combout  = ( \registers|Mux53~3_combout  & ( \registers|Mux53~2_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux53~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((\registers|Mux53~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|Mux53~3_combout  & ( \registers|Mux53~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux53~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux53~1_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \registers|Mux53~3_combout  & ( !\registers|Mux53~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux53~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux53~1_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (((\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\registers|Mux53~3_combout  & ( !\registers|Mux53~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux53~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux53~1_combout ))))) ) ) )

	.dataa(!\registers|Mux53~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux53~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|Mux53~3_combout ),
	.dataf(!\registers|Mux53~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~4 .extended_lut = "off";
defparam \registers|Mux53~4 .lut_mask = 64'h440C443F770C773F;
defparam \registers|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N6
cyclonev_lcell_comb \ALUbaseInput[10]~34 (
// Equation(s):
// \ALUbaseInput[10]~34_combout  = ( \registers|Mux53~5_combout  & ( \registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\registers|Mux53~5_combout  & ( 
// \registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & (((\registers|Mux53~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a 
// [10])))) ) ) ) # ( \registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  & ( 
// (!\controller|ALUsrc~0_combout  & ((\registers|Mux53~9_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [10])) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\registers|Mux53~9_combout ),
	.datae(!\registers|Mux53~5_combout ),
	.dataf(!\registers|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[10]~34 .extended_lut = "off";
defparam \ALUbaseInput[10]~34 .lut_mask = 64'h05AFAFAF27AFAFAF;
defparam \ALUbaseInput[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \registers|Mux21~1 (
// Equation(s):
// \registers|Mux21~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][10]~q  ) ) )

	.dataa(!\registers|registers[21][10]~q ),
	.datab(!\registers|registers[29][10]~q ),
	.datac(!\registers|registers[25][10]~q ),
	.datad(!\registers|registers[17][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~1 .extended_lut = "off";
defparam \registers|Mux21~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \registers|Mux21~0 (
// Equation(s):
// \registers|Mux21~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][10]~q  ) ) )

	.dataa(!\registers|registers[20][10]~q ),
	.datab(!\registers|registers[28][10]~q ),
	.datac(!\registers|registers[24][10]~q ),
	.datad(!\registers|registers[16][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~0 .extended_lut = "off";
defparam \registers|Mux21~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N57
cyclonev_lcell_comb \registers|Mux21~4 (
// Equation(s):
// \registers|Mux21~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][10]~q  ) ) )

	.dataa(!\registers|registers[11][10]~q ),
	.datab(!\registers|registers[10][10]~q ),
	.datac(!\registers|registers[9][10]~q ),
	.datad(!\registers|registers[8][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~4 .extended_lut = "off";
defparam \registers|Mux21~4 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \registers|registers[3][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][10] .is_wysiwyg = "true";
defparam \registers|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N14
dffeas \registers|registers[2][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][10] .is_wysiwyg = "true";
defparam \registers|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N59
dffeas \registers|registers[0][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][10] .is_wysiwyg = "true";
defparam \registers|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \registers|Mux21~7 (
// Equation(s):
// \registers|Mux21~7_combout  = ( \registers|registers[0][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][10]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][10]~q )) ) ) ) # ( !\registers|registers[0][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][10]~q )) ) ) ) # ( \registers|registers[0][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[1][10]~q ) ) ) ) # ( !\registers|registers[0][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[1][10]~q  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\registers|registers[3][10]~q ),
	.datab(!\registers|registers[2][10]~q ),
	.datac(!\registers|registers[1][10]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|registers[0][10]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~7 .extended_lut = "off";
defparam \registers|Mux21~7 .lut_mask = 64'h000FFF0F33553355;
defparam \registers|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N35
dffeas \registers|registers[6][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][10] .is_wysiwyg = "true";
defparam \registers|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N50
dffeas \registers|registers[5][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][10] .is_wysiwyg = "true";
defparam \registers|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N47
dffeas \registers|registers[4][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][10] .is_wysiwyg = "true";
defparam \registers|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N56
dffeas \registers|registers[7][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][10] .is_wysiwyg = "true";
defparam \registers|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N9
cyclonev_lcell_comb \registers|Mux21~6 (
// Equation(s):
// \registers|Mux21~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][10]~q  ) ) )

	.dataa(!\registers|registers[6][10]~q ),
	.datab(!\registers|registers[5][10]~q ),
	.datac(!\registers|registers[4][10]~q ),
	.datad(!\registers|registers[7][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~6 .extended_lut = "off";
defparam \registers|Mux21~6 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \registers|registers[15][10]~feeder (
// Equation(s):
// \registers|registers[15][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[15][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[15][10]~feeder .extended_lut = "off";
defparam \registers|registers[15][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[15][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \registers|registers[15][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][10] .is_wysiwyg = "true";
defparam \registers|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \registers|registers[12][10]~feeder (
// Equation(s):
// \registers|registers[12][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][10]~feeder .extended_lut = "off";
defparam \registers|registers[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N32
dffeas \registers|registers[12][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][10] .is_wysiwyg = "true";
defparam \registers|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N38
dffeas \registers|registers[14][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][10] .is_wysiwyg = "true";
defparam \registers|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N27
cyclonev_lcell_comb \registers|registers[13][10]~feeder (
// Equation(s):
// \registers|registers[13][10]~feeder_combout  = ( \writeData[10]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[10]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][10]~feeder .extended_lut = "off";
defparam \registers|registers[13][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \registers|registers[13][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][10] .is_wysiwyg = "true";
defparam \registers|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \registers|Mux21~5 (
// Equation(s):
// \registers|Mux21~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[13][10]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[14][10]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[15][10]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[13][10]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[12][10]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[13][10]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[14][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[15][10]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[13][10]~q  & ( (\registers|registers[12][10]~q  & !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\registers|registers[15][10]~q ),
	.datab(!\registers|registers[12][10]~q ),
	.datac(!\registers|registers[14][10]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|registers[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~5 .extended_lut = "off";
defparam \registers|Mux21~5 .lut_mask = 64'h33000F5533FF0F55;
defparam \registers|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N36
cyclonev_lcell_comb \registers|Mux21~9 (
// Equation(s):
// \registers|Mux21~9_combout  = ( \registers|Mux21~6_combout  & ( \registers|Mux21~5_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux21~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (\registers|Mux21~4_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\registers|Mux21~6_combout  & ( \registers|Mux21~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux21~7_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux21~4_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [23]))) ) ) ) # ( \registers|Mux21~6_combout  & ( !\registers|Mux21~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux21~7_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux21~4_combout ))) ) ) ) # ( !\registers|Mux21~6_combout  & ( !\registers|Mux21~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux21~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux21~4_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux21~4_combout ),
	.datad(!\registers|Mux21~7_combout ),
	.datae(!\registers|Mux21~6_combout ),
	.dataf(!\registers|Mux21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~9 .extended_lut = "off";
defparam \registers|Mux21~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \registers|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N57
cyclonev_lcell_comb \registers|Mux21~2 (
// Equation(s):
// \registers|Mux21~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][10]~q  ) ) )

	.dataa(!\registers|registers[30][10]~q ),
	.datab(!\registers|registers[18][10]~q ),
	.datac(!\registers|registers[26][10]~q ),
	.datad(!\registers|registers[22][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~2 .extended_lut = "off";
defparam \registers|Mux21~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N27
cyclonev_lcell_comb \registers|Mux21~3 (
// Equation(s):
// \registers|Mux21~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][10]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][10]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][10]~q  ) ) )

	.dataa(!\registers|registers[19][10]~q ),
	.datab(!\registers|registers[27][10]~q ),
	.datac(!\registers|registers[31][10]~q ),
	.datad(!\registers|registers[23][10]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~3 .extended_lut = "off";
defparam \registers|Mux21~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N27
cyclonev_lcell_comb \registers|Mux21~10 (
// Equation(s):
// \registers|Mux21~10_combout  = ( \registers|Mux21~2_combout  & ( \registers|Mux21~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\registers|Mux21~2_combout  & ( \registers|Mux21~3_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [22] $ (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \registers|Mux21~2_combout  & ( 
// !\registers|Mux21~3_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] ) ) ) # ( !\registers|Mux21~2_combout  & ( !\registers|Mux21~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux21~2_combout ),
	.dataf(!\registers|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~10 .extended_lut = "off";
defparam \registers|Mux21~10 .lut_mask = 64'hAA00FF00AA55FF55;
defparam \registers|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N42
cyclonev_lcell_comb \registers|Mux21~8 (
// Equation(s):
// \registers|Mux21~8_combout  = ( \registers|Mux21~9_combout  & ( \registers|Mux21~10_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux21~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22]) 
// ) ) ) # ( !\registers|Mux21~9_combout  & ( \registers|Mux21~10_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux21~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( 
// \registers|Mux21~9_combout  & ( !\registers|Mux21~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|Mux21~1_combout )) ) ) ) # ( 
// !\registers|Mux21~9_combout  & ( !\registers|Mux21~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\instructions|altsyncram_component|auto_generated|q_a [25] & \registers|Mux21~1_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\registers|Mux21~1_combout ),
	.datad(!\registers|Mux21~0_combout ),
	.datae(!\registers|Mux21~9_combout ),
	.dataf(!\registers|Mux21~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux21~8 .extended_lut = "off";
defparam \registers|Mux21~8 .lut_mask = 64'h0202CECE1133DDFF;
defparam \registers|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N53
dffeas \registers|registers[29][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][9] .is_wysiwyg = "true";
defparam \registers|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N14
dffeas \registers|registers[21][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][9] .is_wysiwyg = "true";
defparam \registers|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N38
dffeas \registers|registers[25][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][9] .is_wysiwyg = "true";
defparam \registers|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \registers|registers[17][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][9] .is_wysiwyg = "true";
defparam \registers|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N21
cyclonev_lcell_comb \registers|Mux54~1 (
// Equation(s):
// \registers|Mux54~1_combout  = ( \registers|registers[17][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[25][9]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[29][9]~q )) ) ) ) # ( !\registers|registers[17][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[25][9]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[29][9]~q )) ) ) ) # ( \registers|registers[17][9]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[21][9]~q ) ) ) ) # ( !\registers|registers[17][9]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[21][9]~q ) ) ) )

	.dataa(!\registers|registers[29][9]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|registers[21][9]~q ),
	.datad(!\registers|registers[25][9]~q ),
	.datae(!\registers|registers[17][9]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~1 .extended_lut = "off";
defparam \registers|Mux54~1 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \registers|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N51
cyclonev_lcell_comb \registers|registers[18][9]~feeder (
// Equation(s):
// \registers|registers[18][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][9]~feeder .extended_lut = "off";
defparam \registers|registers[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N53
dffeas \registers|registers[18][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][9] .is_wysiwyg = "true";
defparam \registers|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N57
cyclonev_lcell_comb \registers|registers[26][9]~feeder (
// Equation(s):
// \registers|registers[26][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][9]~feeder .extended_lut = "off";
defparam \registers|registers[26][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N59
dffeas \registers|registers[26][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][9] .is_wysiwyg = "true";
defparam \registers|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N17
dffeas \registers|registers[22][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][9] .is_wysiwyg = "true";
defparam \registers|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N39
cyclonev_lcell_comb \registers|registers[30][9]~feeder (
// Equation(s):
// \registers|registers[30][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][9]~feeder .extended_lut = "off";
defparam \registers|registers[30][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N41
dffeas \registers|registers[30][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][9] .is_wysiwyg = "true";
defparam \registers|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N30
cyclonev_lcell_comb \registers|Mux54~2 (
// Equation(s):
// \registers|Mux54~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][9]~q  ) ) )

	.dataa(!\registers|registers[18][9]~q ),
	.datab(!\registers|registers[26][9]~q ),
	.datac(!\registers|registers[22][9]~q ),
	.datad(!\registers|registers[30][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~2 .extended_lut = "off";
defparam \registers|Mux54~2 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N36
cyclonev_lcell_comb \registers|registers[24][9]~feeder (
// Equation(s):
// \registers|registers[24][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][9]~feeder .extended_lut = "off";
defparam \registers|registers[24][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N38
dffeas \registers|registers[24][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][9] .is_wysiwyg = "true";
defparam \registers|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N57
cyclonev_lcell_comb \registers|registers[28][9]~feeder (
// Equation(s):
// \registers|registers[28][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][9]~feeder .extended_lut = "off";
defparam \registers|registers[28][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N59
dffeas \registers|registers[28][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][9] .is_wysiwyg = "true";
defparam \registers|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N41
dffeas \registers|registers[20][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][9] .is_wysiwyg = "true";
defparam \registers|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \registers|registers[16][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][9] .is_wysiwyg = "true";
defparam \registers|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N0
cyclonev_lcell_comb \registers|Mux54~0 (
// Equation(s):
// \registers|Mux54~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][9]~q  ) ) )

	.dataa(!\registers|registers[24][9]~q ),
	.datab(!\registers|registers[28][9]~q ),
	.datac(!\registers|registers[20][9]~q ),
	.datad(!\registers|registers[16][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~0 .extended_lut = "off";
defparam \registers|Mux54~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y15_N50
dffeas \registers|registers[31][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][9] .is_wysiwyg = "true";
defparam \registers|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \registers|registers[23][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][9] .is_wysiwyg = "true";
defparam \registers|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N32
dffeas \registers|registers[27][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][9] .is_wysiwyg = "true";
defparam \registers|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N41
dffeas \registers|registers[19][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][9] .is_wysiwyg = "true";
defparam \registers|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N33
cyclonev_lcell_comb \registers|Mux54~3 (
// Equation(s):
// \registers|Mux54~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][9]~q  ) ) )

	.dataa(!\registers|registers[31][9]~q ),
	.datab(!\registers|registers[23][9]~q ),
	.datac(!\registers|registers[27][9]~q ),
	.datad(!\registers|registers[19][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~3 .extended_lut = "off";
defparam \registers|Mux54~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N51
cyclonev_lcell_comb \registers|Mux54~4 (
// Equation(s):
// \registers|Mux54~4_combout  = ( \registers|Mux54~0_combout  & ( \registers|Mux54~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux54~1_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux54~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|Mux54~0_combout  & ( \registers|Mux54~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux54~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux54~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \registers|Mux54~0_combout  & ( !\registers|Mux54~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux54~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux54~2_combout 
// )))) ) ) ) # ( !\registers|Mux54~0_combout  & ( !\registers|Mux54~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux54~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux54~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux54~1_combout ),
	.datad(!\registers|Mux54~2_combout ),
	.datae(!\registers|Mux54~0_combout ),
	.dataf(!\registers|Mux54~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~4 .extended_lut = "off";
defparam \registers|Mux54~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \registers|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N56
dffeas \registers|registers[2][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][9] .is_wysiwyg = "true";
defparam \registers|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \registers|registers[0][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][9] .is_wysiwyg = "true";
defparam \registers|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N42
cyclonev_lcell_comb \registers|registers[1][9]~feeder (
// Equation(s):
// \registers|registers[1][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][9]~feeder .extended_lut = "off";
defparam \registers|registers[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N44
dffeas \registers|registers[1][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][9] .is_wysiwyg = "true";
defparam \registers|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N8
dffeas \registers|registers[3][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][9] .is_wysiwyg = "true";
defparam \registers|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N57
cyclonev_lcell_comb \registers|Mux54~8 (
// Equation(s):
// \registers|Mux54~8_combout  = ( \registers|registers[3][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[2][9]~q ) ) ) ) # ( 
// !\registers|registers[3][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[2][9]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[3][9]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[0][9]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[1][9]~q 
// ))) ) ) ) # ( !\registers|registers[3][9]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[0][9]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[1][9]~q ))) ) ) )

	.dataa(!\registers|registers[2][9]~q ),
	.datab(!\registers|registers[0][9]~q ),
	.datac(!\registers|registers[1][9]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[3][9]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~8 .extended_lut = "off";
defparam \registers|Mux54~8 .lut_mask = 64'h330F330F550055FF;
defparam \registers|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N45
cyclonev_lcell_comb \registers|registers[14][9]~feeder (
// Equation(s):
// \registers|registers[14][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][9]~feeder .extended_lut = "off";
defparam \registers|registers[14][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N47
dffeas \registers|registers[14][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][9] .is_wysiwyg = "true";
defparam \registers|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N26
dffeas \registers|registers[13][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][9] .is_wysiwyg = "true";
defparam \registers|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N8
dffeas \registers|registers[15][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][9] .is_wysiwyg = "true";
defparam \registers|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N58
dffeas \registers|registers[12][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][9] .is_wysiwyg = "true";
defparam \registers|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N9
cyclonev_lcell_comb \registers|Mux54~6 (
// Equation(s):
// \registers|Mux54~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][9]~q  ) ) )

	.dataa(!\registers|registers[14][9]~q ),
	.datab(!\registers|registers[13][9]~q ),
	.datac(!\registers|registers[15][9]~q ),
	.datad(!\registers|registers[12][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~6 .extended_lut = "off";
defparam \registers|Mux54~6 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N2
dffeas \registers|registers[7][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][9] .is_wysiwyg = "true";
defparam \registers|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N42
cyclonev_lcell_comb \registers|registers[4][9]~feeder (
// Equation(s):
// \registers|registers[4][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][9]~feeder .extended_lut = "off";
defparam \registers|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N43
dffeas \registers|registers[4][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][9] .is_wysiwyg = "true";
defparam \registers|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N57
cyclonev_lcell_comb \registers|registers[5][9]~feeder (
// Equation(s):
// \registers|registers[5][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][9]~feeder .extended_lut = "off";
defparam \registers|registers[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y16_N59
dffeas \registers|registers[5][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][9] .is_wysiwyg = "true";
defparam \registers|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N48
cyclonev_lcell_comb \registers|registers[6][9]~feeder (
// Equation(s):
// \registers|registers[6][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][9]~feeder .extended_lut = "off";
defparam \registers|registers[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y14_N50
dffeas \registers|registers[6][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][9] .is_wysiwyg = "true";
defparam \registers|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N15
cyclonev_lcell_comb \registers|Mux54~7 (
// Equation(s):
// \registers|Mux54~7_combout  = ( \registers|registers[6][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[7][9]~q ) ) ) ) # ( 
// !\registers|registers[6][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[7][9]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[6][9]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[4][9]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[5][9]~q 
// ))) ) ) ) # ( !\registers|registers[6][9]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[4][9]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[5][9]~q ))) ) ) )

	.dataa(!\registers|registers[7][9]~q ),
	.datab(!\registers|registers[4][9]~q ),
	.datac(!\registers|registers[5][9]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[6][9]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~7 .extended_lut = "off";
defparam \registers|Mux54~7 .lut_mask = 64'h330F330F0055FF55;
defparam \registers|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N0
cyclonev_lcell_comb \registers|Mux54~9 (
// Equation(s):
// \registers|Mux54~9_combout  = ( \registers|Mux54~6_combout  & ( \registers|Mux54~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((\registers|Mux54~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux54~6_combout  & ( \registers|Mux54~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux54~8_combout )))) ) ) ) # ( \registers|Mux54~6_combout  & ( !\registers|Mux54~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux54~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [18])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\instructions|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( !\registers|Mux54~6_combout  & ( !\registers|Mux54~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux54~8_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux54~8_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|Mux54~6_combout ),
	.dataf(!\registers|Mux54~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~9 .extended_lut = "off";
defparam \registers|Mux54~9 .lut_mask = 64'h2000200A20A020AA;
defparam \registers|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N9
cyclonev_lcell_comb \ALUbaseInput[9]~33 (
// Equation(s):
// \ALUbaseInput[9]~33_combout  = ( \registers|Mux54~9_combout  & ( \registers|Mux54~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\registers|Mux54~9_combout  & ( 
// \registers|Mux54~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \registers|Mux54~9_combout  & ( !\registers|Mux54~5_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\registers|Mux54~9_combout  & ( !\registers|Mux54~5_combout  & ( (!\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [20] & 
// \registers|Mux54~4_combout )))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [9])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux54~4_combout ),
	.datae(!\registers|Mux54~9_combout ),
	.dataf(!\registers|Mux54~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[9]~33 .extended_lut = "off";
defparam \ALUbaseInput[9]~33 .lut_mask = 64'h111DDDDDDDDDDDDD;
defparam \ALUbaseInput[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y13_N50
dffeas \registers|registers[11][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][9] .is_wysiwyg = "true";
defparam \registers|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N44
dffeas \registers|registers[10][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][9] .is_wysiwyg = "true";
defparam \registers|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N36
cyclonev_lcell_comb \registers|registers[9][9]~feeder (
// Equation(s):
// \registers|registers[9][9]~feeder_combout  = ( \writeData[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][9]~feeder .extended_lut = "off";
defparam \registers|registers[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y13_N38
dffeas \registers|registers[9][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][9] .is_wysiwyg = "true";
defparam \registers|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N45
cyclonev_lcell_comb \registers|Mux22~5 (
// Equation(s):
// \registers|Mux22~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][9]~q  ) ) )

	.dataa(!\registers|registers[11][9]~q ),
	.datab(!\registers|registers[10][9]~q ),
	.datac(!\registers|registers[9][9]~q ),
	.datad(!\registers|registers[8][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~5 .extended_lut = "off";
defparam \registers|Mux22~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N24
cyclonev_lcell_comb \registers|Mux22~6 (
// Equation(s):
// \registers|Mux22~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][9]~q  ) ) )

	.dataa(!\registers|registers[13][9]~q ),
	.datab(!\registers|registers[14][9]~q ),
	.datac(!\registers|registers[15][9]~q ),
	.datad(!\registers|registers[12][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~6 .extended_lut = "off";
defparam \registers|Mux22~6 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N6
cyclonev_lcell_comb \registers|Mux22~8 (
// Equation(s):
// \registers|Mux22~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][9]~q  ) ) )

	.dataa(!\registers|registers[3][9]~q ),
	.datab(!\registers|registers[2][9]~q ),
	.datac(!\registers|registers[0][9]~q ),
	.datad(!\registers|registers[1][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~8 .extended_lut = "off";
defparam \registers|Mux22~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N18
cyclonev_lcell_comb \registers|Mux22~7 (
// Equation(s):
// \registers|Mux22~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][9]~q  ) ) )

	.dataa(!\registers|registers[6][9]~q ),
	.datab(!\registers|registers[4][9]~q ),
	.datac(!\registers|registers[7][9]~q ),
	.datad(!\registers|registers[5][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~7 .extended_lut = "off";
defparam \registers|Mux22~7 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N21
cyclonev_lcell_comb \registers|Mux22~9 (
// Equation(s):
// \registers|Mux22~9_combout  = ( \registers|Mux22~8_combout  & ( \registers|Mux22~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux22~6_combout ) ) ) ) # ( !\registers|Mux22~8_combout  & ( 
// \registers|Mux22~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\instructions|altsyncram_component|auto_generated|q_a [23]))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux22~6_combout )) ) 
// ) ) # ( \registers|Mux22~8_combout  & ( !\registers|Mux22~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux22~6_combout )) ) ) ) # ( !\registers|Mux22~8_combout  & ( !\registers|Mux22~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// \registers|Mux22~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux22~6_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\registers|Mux22~8_combout ),
	.dataf(!\registers|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~9 .extended_lut = "off";
defparam \registers|Mux22~9 .lut_mask = 64'h0303CF0303CFCFCF;
defparam \registers|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N12
cyclonev_lcell_comb \registers|Mux22~3 (
// Equation(s):
// \registers|Mux22~3_combout  = ( \registers|registers[19][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[27][9]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[31][9]~q )) ) ) ) # ( !\registers|registers[19][9]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[27][9]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[31][9]~q )) ) ) ) # ( \registers|registers[19][9]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[23][9]~q ) ) ) ) # ( !\registers|registers[19][9]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[23][9]~q ) ) ) )

	.dataa(!\registers|registers[31][9]~q ),
	.datab(!\registers|registers[27][9]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[23][9]~q ),
	.datae(!\registers|registers[19][9]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~3 .extended_lut = "off";
defparam \registers|Mux22~3 .lut_mask = 64'h000FF0FF35353535;
defparam \registers|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N18
cyclonev_lcell_comb \registers|Mux22~0 (
// Equation(s):
// \registers|Mux22~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][9]~q  ) ) )

	.dataa(!\registers|registers[16][9]~q ),
	.datab(!\registers|registers[20][9]~q ),
	.datac(!\registers|registers[28][9]~q ),
	.datad(!\registers|registers[24][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~0 .extended_lut = "off";
defparam \registers|Mux22~0 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N39
cyclonev_lcell_comb \registers|Mux22~1 (
// Equation(s):
// \registers|Mux22~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][9]~q  ) ) )

	.dataa(!\registers|registers[25][9]~q ),
	.datab(!\registers|registers[21][9]~q ),
	.datac(!\registers|registers[17][9]~q ),
	.datad(!\registers|registers[29][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~1 .extended_lut = "off";
defparam \registers|Mux22~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N12
cyclonev_lcell_comb \registers|Mux22~2 (
// Equation(s):
// \registers|Mux22~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][9]~q  ) ) )

	.dataa(!\registers|registers[18][9]~q ),
	.datab(!\registers|registers[30][9]~q ),
	.datac(!\registers|registers[22][9]~q ),
	.datad(!\registers|registers[26][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~2 .extended_lut = "off";
defparam \registers|Mux22~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N51
cyclonev_lcell_comb \registers|Mux22~4 (
// Equation(s):
// \registers|Mux22~4_combout  = ( \registers|Mux22~1_combout  & ( \registers|Mux22~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|Mux22~0_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux22~3_combout ))) ) ) ) # ( !\registers|Mux22~1_combout  & ( \registers|Mux22~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|Mux22~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux22~3_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \registers|Mux22~1_combout  & ( !\registers|Mux22~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux22~0_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux22~3_combout ))) ) ) ) # ( 
// !\registers|Mux22~1_combout  & ( !\registers|Mux22~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux22~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [22])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux22~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|Mux22~3_combout ),
	.datac(!\registers|Mux22~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|Mux22~1_combout ),
	.dataf(!\registers|Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~4 .extended_lut = "off";
defparam \registers|Mux22~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \registers|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N36
cyclonev_lcell_comb \registers|Mux22~10 (
// Equation(s):
// \registers|Mux22~10_combout  = ( \registers|Mux22~9_combout  & ( \registers|Mux22~4_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux22~5_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [25]))) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\registers|Mux22~9_combout  & ( \registers|Mux22~4_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux22~5_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \registers|Mux22~9_combout  & ( !\registers|Mux22~4_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux22~5_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( 
// !\registers|Mux22~9_combout  & ( !\registers|Mux22~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [25] & 
// \registers|Mux22~5_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\registers|Mux22~5_combout ),
	.datae(!\registers|Mux22~9_combout ),
	.dataf(!\registers|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux22~10 .extended_lut = "off";
defparam \registers|Mux22~10 .lut_mask = 64'h0020D0F00F2FDFFF;
defparam \registers|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N18
cyclonev_lcell_comb \ALUbaseInput[8]~18 (
// Equation(s):
// \ALUbaseInput[8]~18_combout  = ( \registers|Mux55~5_combout  & ( \registers|Mux55~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\registers|Mux55~5_combout  & ( 
// \registers|Mux55~4_combout  & ( (!\controller|ALUsrc~0_combout  & (((\registers|Mux55~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a 
// [8])) ) ) ) # ( \registers|Mux55~5_combout  & ( !\registers|Mux55~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\registers|Mux55~5_combout  & ( !\registers|Mux55~4_combout  & ( 
// (!\controller|ALUsrc~0_combout  & ((\registers|Mux55~9_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [8])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux55~9_combout ),
	.datad(!\controller|ALUsrc~0_combout ),
	.datae(!\registers|Mux55~5_combout ),
	.dataf(!\registers|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[8]~18 .extended_lut = "off";
defparam \ALUbaseInput[8]~18 .lut_mask = 64'h0F55FF553F55FF55;
defparam \ALUbaseInput[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N57
cyclonev_lcell_comb \mainALU|Add0~33 (
// Equation(s):
// \mainALU|Add0~33_sumout  = SUM(( \registers|Mux23~8_combout  ) + ( !\ALUbaseInput[8]~18_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~30  ))
// \mainALU|Add0~34  = CARRY(( \registers|Mux23~8_combout  ) + ( !\ALUbaseInput[8]~18_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~30 
//  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[8]~18_combout ),
	.datad(!\registers|Mux23~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~33_sumout ),
	.cout(\mainALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~33 .extended_lut = "off";
defparam \mainALU|Add0~33 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \mainALU|Add0~37 (
// Equation(s):
// \mainALU|Add0~37_sumout  = SUM(( \registers|Mux22~10_combout  ) + ( !\ALUbaseInput[9]~33_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~34  ))
// \mainALU|Add0~38  = CARRY(( \registers|Mux22~10_combout  ) + ( !\ALUbaseInput[9]~33_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~34  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[9]~33_combout ),
	.datad(!\registers|Mux22~10_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~37_sumout ),
	.cout(\mainALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~37 .extended_lut = "off";
defparam \mainALU|Add0~37 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N33
cyclonev_lcell_comb \mainALU|Add0~41 (
// Equation(s):
// \mainALU|Add0~41_sumout  = SUM(( \registers|Mux21~8_combout  ) + ( !\ALUbaseInput[10]~34_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~38  ))
// \mainALU|Add0~42  = CARRY(( \registers|Mux21~8_combout  ) + ( !\ALUbaseInput[10]~34_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~38  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[10]~34_combout ),
	.datad(!\registers|Mux21~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~41_sumout ),
	.cout(\mainALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~41 .extended_lut = "off";
defparam \mainALU|Add0~41 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N27
cyclonev_lcell_comb \mainALU|Mux149~5 (
// Equation(s):
// \mainALU|Mux149~5_combout  = ( \mainALU|Add0~41_sumout  & ( ((\mainALU|Mux156~7_combout  & (!\ALUbaseInput[10]~34_combout  & !\registers|Mux21~8_combout ))) # (\mainALU|Mux155~5_combout ) ) ) # ( !\mainALU|Add0~41_sumout  & ( (\mainALU|Mux156~7_combout  & 
// (!\ALUbaseInput[10]~34_combout  & !\registers|Mux21~8_combout )) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux156~7_combout ),
	.datac(!\ALUbaseInput[10]~34_combout ),
	.datad(!\registers|Mux21~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux149~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux149~5 .extended_lut = "off";
defparam \mainALU|Mux149~5 .lut_mask = 64'h3000300075557555;
defparam \mainALU|Mux149~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N33
cyclonev_lcell_comb \registers|Mux52~11 (
// Equation(s):
// \registers|Mux52~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][11]~q  ) ) )

	.dataa(!\registers|registers[9][11]~q ),
	.datab(!\registers|registers[8][11]~q ),
	.datac(!\registers|registers[10][11]~q ),
	.datad(!\registers|registers[11][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~11 .extended_lut = "off";
defparam \registers|Mux52~11 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux52~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N21
cyclonev_lcell_comb \registers|Mux52~5 (
// Equation(s):
// \registers|Mux52~5_combout  = ( \registers|Mux52~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\registers|Mux52~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~5 .extended_lut = "off";
defparam \registers|Mux52~5 .lut_mask = 64'h000000000C000C00;
defparam \registers|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N21
cyclonev_lcell_comb \registers|Mux52~6 (
// Equation(s):
// \registers|Mux52~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][11]~q  ) ) )

	.dataa(!\registers|registers[13][11]~q ),
	.datab(!\registers|registers[12][11]~q ),
	.datac(!\registers|registers[15][11]~q ),
	.datad(!\registers|registers[14][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~6 .extended_lut = "off";
defparam \registers|Mux52~6 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N15
cyclonev_lcell_comb \registers|Mux52~8 (
// Equation(s):
// \registers|Mux52~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][11]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[2][11]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][11]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[0][11]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ((\registers|registers[1][11]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[3][11]~q  & ( (\registers|registers[2][11]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # 
// ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[3][11]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[0][11]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ((\registers|registers[1][11]~q ))) ) ) )

	.dataa(!\registers|registers[0][11]~q ),
	.datab(!\registers|registers[1][11]~q ),
	.datac(!\registers|registers[2][11]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~8 .extended_lut = "off";
defparam \registers|Mux52~8 .lut_mask = 64'h55330F0055330FFF;
defparam \registers|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N15
cyclonev_lcell_comb \registers|Mux52~7 (
// Equation(s):
// \registers|Mux52~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][11]~q  ) ) )

	.dataa(!\registers|registers[7][11]~q ),
	.datab(!\registers|registers[5][11]~q ),
	.datac(!\registers|registers[6][11]~q ),
	.datad(!\registers|registers[4][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~7 .extended_lut = "off";
defparam \registers|Mux52~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N18
cyclonev_lcell_comb \registers|Mux52~9 (
// Equation(s):
// \registers|Mux52~9_combout  = ( \registers|Mux52~8_combout  & ( \registers|Mux52~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// ((\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux52~6_combout )))) ) ) ) # ( !\registers|Mux52~8_combout  & ( \registers|Mux52~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux52~6_combout )))) ) ) ) # ( \registers|Mux52~8_combout  & ( !\registers|Mux52~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|Mux52~6_combout  & \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\registers|Mux52~8_combout  & ( !\registers|Mux52~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux52~6_combout  & \instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux52~6_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux52~8_combout ),
	.dataf(!\registers|Mux52~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~9 .extended_lut = "off";
defparam \registers|Mux52~9 .lut_mask = 64'h000488044404CC04;
defparam \registers|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N39
cyclonev_lcell_comb \registers|Mux52~10 (
// Equation(s):
// \registers|Mux52~10_combout  = ( \registers|Mux52~5_combout  & ( \registers|Mux52~9_combout  ) ) # ( !\registers|Mux52~5_combout  & ( \registers|Mux52~9_combout  ) ) # ( \registers|Mux52~5_combout  & ( !\registers|Mux52~9_combout  ) ) # ( 
// !\registers|Mux52~5_combout  & ( !\registers|Mux52~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux52~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux52~4_combout ),
	.datae(!\registers|Mux52~5_combout ),
	.dataf(!\registers|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~10 .extended_lut = "off";
defparam \registers|Mux52~10 .lut_mask = 64'h000FFFFFFFFFFFFF;
defparam \registers|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|ALUsrc~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\registers|Mux52~10_combout ,\registers|Mux53~10_combout ,\registers|Mux54~10_combout ,\registers|Mux55~10_combout ,\registers|Mux56~10_combout ,\registers|Mux57~10_combout ,\registers|Mux58~10_combout ,\registers|Mux59~10_combout ,
\registers|Mux60~10_combout ,\registers|Mux61~10_combout ,\registers|Mux62~10_combout ,\registers|Mux63~10_combout }),
	.portaaddr({\mainALU|Mux152~6_combout ,\mainALU|Mux153~6_combout ,\mainALU|Mux154~6_combout ,\mainALU|Mux155~14_combout ,\mainALU|Mux156~9_combout ,\mainALU|Mux157~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:memory|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N9
cyclonev_lcell_comb \registers|Mux42~0 (
// Equation(s):
// \registers|Mux42~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~0 .extended_lut = "off";
defparam \registers|Mux42~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \registers|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [9] ) + ( \Add1~37_sumout  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [9] ) + ( \Add1~37_sumout  ) + ( \Add0~34  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(!\Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \Add1~41_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \Add1~41_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [10] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N48
cyclonev_lcell_comb \controller|ALUsrc~1 (
// Equation(s):
// \controller|ALUsrc~1_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [27] & ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( (!\instructions|altsyncram_component|auto_generated|q_a [29] & 
// (\instructions|altsyncram_component|auto_generated|q_a [28] & !\instructions|altsyncram_component|auto_generated|q_a [31])) ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|ALUsrc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|ALUsrc~1 .extended_lut = "off";
defparam \controller|ALUsrc~1 .lut_mask = 64'h0C00000000000000;
defparam \controller|ALUsrc~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N57
cyclonev_lcell_comb \branch~0 (
// Equation(s):
// \branch~0_combout  = ( !\controller|Equal0~0_combout  & ( \controller|ALUsrc~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|ALUsrc~1_combout ),
	.datad(gnd),
	.datae(!\controller|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branch~0 .extended_lut = "off";
defparam \branch~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \branch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [11] ) + ( \Add1~45_sumout  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [11] ) + ( \Add1~45_sumout  ) + ( \Add0~42  ))

	.dataa(!\Add1~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [12] ) + ( \Add1~49_sumout  ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [12] ) + ( \Add1~49_sumout  ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!\Add1~49_sumout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N59
dffeas \registers|registers[24][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][14] .is_wysiwyg = "true";
defparam \registers|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N41
dffeas \registers|registers[16][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][14] .is_wysiwyg = "true";
defparam \registers|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N14
dffeas \registers|registers[20][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][14] .is_wysiwyg = "true";
defparam \registers|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N53
dffeas \registers|registers[28][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][14] .is_wysiwyg = "true";
defparam \registers|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N48
cyclonev_lcell_comb \registers|Mux17~0 (
// Equation(s):
// \registers|Mux17~0_combout  = ( \registers|registers[28][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[20][14]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\registers|registers[28][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[20][14]~q ) ) ) ) # ( \registers|registers[28][14]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[16][14]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (\registers|registers[24][14]~q )) ) ) ) # ( !\registers|registers[28][14]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[16][14]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[24][14]~q )) ) ) )

	.dataa(!\registers|registers[24][14]~q ),
	.datab(!\registers|registers[16][14]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|registers[20][14]~q ),
	.datae(!\registers|registers[28][14]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~0 .extended_lut = "off";
defparam \registers|Mux17~0 .lut_mask = 64'h3535353500F00FFF;
defparam \registers|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N59
dffeas \registers|registers[30][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][14] .is_wysiwyg = "true";
defparam \registers|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N42
cyclonev_lcell_comb \registers|registers[18][14]~feeder (
// Equation(s):
// \registers|registers[18][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][14]~feeder .extended_lut = "off";
defparam \registers|registers[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N44
dffeas \registers|registers[18][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][14] .is_wysiwyg = "true";
defparam \registers|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N53
dffeas \registers|registers[26][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][14] .is_wysiwyg = "true";
defparam \registers|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N14
dffeas \registers|registers[22][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][14] .is_wysiwyg = "true";
defparam \registers|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N51
cyclonev_lcell_comb \registers|Mux17~2 (
// Equation(s):
// \registers|Mux17~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][14]~q  ) ) )

	.dataa(!\registers|registers[30][14]~q ),
	.datab(!\registers|registers[18][14]~q ),
	.datac(!\registers|registers[26][14]~q ),
	.datad(!\registers|registers[22][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~2 .extended_lut = "off";
defparam \registers|Mux17~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N24
cyclonev_lcell_comb \registers|registers[19][14]~feeder (
// Equation(s):
// \registers|registers[19][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][14]~feeder .extended_lut = "off";
defparam \registers|registers[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y18_N26
dffeas \registers|registers[19][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][14] .is_wysiwyg = "true";
defparam \registers|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N14
dffeas \registers|registers[23][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][14] .is_wysiwyg = "true";
defparam \registers|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y18_N39
cyclonev_lcell_comb \registers|registers[31][14]~feeder (
// Equation(s):
// \registers|registers[31][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][14]~feeder .extended_lut = "off";
defparam \registers|registers[31][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y18_N41
dffeas \registers|registers[31][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][14] .is_wysiwyg = "true";
defparam \registers|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N47
dffeas \registers|registers[27][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][14] .is_wysiwyg = "true";
defparam \registers|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N42
cyclonev_lcell_comb \registers|Mux17~3 (
// Equation(s):
// \registers|Mux17~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][14]~q  ) ) )

	.dataa(!\registers|registers[19][14]~q ),
	.datab(!\registers|registers[23][14]~q ),
	.datac(!\registers|registers[31][14]~q ),
	.datad(!\registers|registers[27][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~3 .extended_lut = "off";
defparam \registers|Mux17~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N33
cyclonev_lcell_comb \registers|Mux17~10 (
// Equation(s):
// \registers|Mux17~10_combout  = ( \registers|Mux17~2_combout  & ( \registers|Mux17~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\registers|Mux17~2_combout  & ( \registers|Mux17~3_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [22] $ (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \registers|Mux17~2_combout  & ( 
// !\registers|Mux17~3_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] ) ) ) # ( !\registers|Mux17~2_combout  & ( !\registers|Mux17~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux17~2_combout ),
	.dataf(!\registers|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~10 .extended_lut = "off";
defparam \registers|Mux17~10 .lut_mask = 64'hAA00FF00AA55FF55;
defparam \registers|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y20_N29
dffeas \registers|registers[21][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][14] .is_wysiwyg = "true";
defparam \registers|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N44
dffeas \registers|registers[25][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][14] .is_wysiwyg = "true";
defparam \registers|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y20_N39
cyclonev_lcell_comb \registers|registers[29][14]~feeder (
// Equation(s):
// \registers|registers[29][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][14]~feeder .extended_lut = "off";
defparam \registers|registers[29][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y20_N41
dffeas \registers|registers[29][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][14] .is_wysiwyg = "true";
defparam \registers|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N48
cyclonev_lcell_comb \registers|registers[17][14]~feeder (
// Equation(s):
// \registers|registers[17][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][14]~feeder .extended_lut = "off";
defparam \registers|registers[17][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N49
dffeas \registers|registers[17][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][14] .is_wysiwyg = "true";
defparam \registers|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y20_N9
cyclonev_lcell_comb \registers|Mux17~1 (
// Equation(s):
// \registers|Mux17~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][14]~q  ) ) )

	.dataa(!\registers|registers[21][14]~q ),
	.datab(!\registers|registers[25][14]~q ),
	.datac(!\registers|registers[29][14]~q ),
	.datad(!\registers|registers[17][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~1 .extended_lut = "off";
defparam \registers|Mux17~1 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N58
dffeas \registers|registers[12][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][14] .is_wysiwyg = "true";
defparam \registers|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N8
dffeas \registers|registers[15][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][14] .is_wysiwyg = "true";
defparam \registers|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N14
dffeas \registers|registers[13][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][14] .is_wysiwyg = "true";
defparam \registers|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N56
dffeas \registers|registers[14][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][14] .is_wysiwyg = "true";
defparam \registers|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N9
cyclonev_lcell_comb \registers|Mux17~5 (
// Equation(s):
// \registers|Mux17~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][14]~q  ) ) )

	.dataa(!\registers|registers[12][14]~q ),
	.datab(!\registers|registers[15][14]~q ),
	.datac(!\registers|registers[13][14]~q ),
	.datad(!\registers|registers[14][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~5 .extended_lut = "off";
defparam \registers|Mux17~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N51
cyclonev_lcell_comb \registers|registers[6][14]~feeder (
// Equation(s):
// \registers|registers[6][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][14]~feeder .extended_lut = "off";
defparam \registers|registers[6][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N53
dffeas \registers|registers[6][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][14] .is_wysiwyg = "true";
defparam \registers|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N16
dffeas \registers|registers[4][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][14] .is_wysiwyg = "true";
defparam \registers|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N44
dffeas \registers|registers[5][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][14] .is_wysiwyg = "true";
defparam \registers|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N18
cyclonev_lcell_comb \registers|Mux17~6 (
// Equation(s):
// \registers|Mux17~6_combout  = ( \registers|registers[7][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[6][14]~q ) ) ) ) # ( 
// !\registers|registers[7][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[6][14]~q  & !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \registers|registers[7][14]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[4][14]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|registers[5][14]~q ))) ) ) ) # ( !\registers|registers[7][14]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[4][14]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[5][14]~q ))) ) ) )

	.dataa(!\registers|registers[6][14]~q ),
	.datab(!\registers|registers[4][14]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\registers|registers[5][14]~q ),
	.datae(!\registers|registers[7][14]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~6 .extended_lut = "off";
defparam \registers|Mux17~6 .lut_mask = 64'h303F303F50505F5F;
defparam \registers|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N14
dffeas \registers|registers[1][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][14] .is_wysiwyg = "true";
defparam \registers|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N20
dffeas \registers|registers[3][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\writeData[14]~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][14] .is_wysiwyg = "true";
defparam \registers|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N14
dffeas \registers|registers[2][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][14] .is_wysiwyg = "true";
defparam \registers|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N33
cyclonev_lcell_comb \registers|registers[0][14]~feeder (
// Equation(s):
// \registers|registers[0][14]~feeder_combout  = \writeData[14]~32_combout 

	.dataa(!\writeData[14]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][14]~feeder .extended_lut = "off";
defparam \registers|registers[0][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \registers|registers[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N34
dffeas \registers|registers[0][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][14] .is_wysiwyg = "true";
defparam \registers|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N15
cyclonev_lcell_comb \registers|Mux17~7 (
// Equation(s):
// \registers|Mux17~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][14]~q  ) ) )

	.dataa(!\registers|registers[1][14]~q ),
	.datab(!\registers|registers[3][14]~q ),
	.datac(!\registers|registers[2][14]~q ),
	.datad(!\registers|registers[0][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~7 .extended_lut = "off";
defparam \registers|Mux17~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \registers|registers[11][14]~feeder (
// Equation(s):
// \registers|registers[11][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][14]~feeder .extended_lut = "off";
defparam \registers|registers[11][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N50
dffeas \registers|registers[11][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][14] .is_wysiwyg = "true";
defparam \registers|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \registers|registers[10][14]~feeder (
// Equation(s):
// \registers|registers[10][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][14]~feeder .extended_lut = "off";
defparam \registers|registers[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N44
dffeas \registers|registers[10][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][14] .is_wysiwyg = "true";
defparam \registers|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N12
cyclonev_lcell_comb \registers|registers[8][14]~feeder (
// Equation(s):
// \registers|registers[8][14]~feeder_combout  = ( \writeData[14]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[14]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][14]~feeder .extended_lut = "off";
defparam \registers|registers[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \registers|registers[8][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][14] .is_wysiwyg = "true";
defparam \registers|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N26
dffeas \registers|registers[9][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][14] .is_wysiwyg = "true";
defparam \registers|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N9
cyclonev_lcell_comb \registers|Mux17~4 (
// Equation(s):
// \registers|Mux17~4_combout  = ( \registers|registers[8][14]~q  & ( \registers|registers[9][14]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|registers[10][14]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[11][14]~q ))) ) ) ) # ( !\registers|registers[8][14]~q  & ( \registers|registers[9][14]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|registers[10][14]~q  & \instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|registers[11][14]~q ))) ) ) ) # ( \registers|registers[8][14]~q  & ( !\registers|registers[9][14]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[10][14]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[11][14]~q  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\registers|registers[8][14]~q  & ( !\registers|registers[9][14]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[10][14]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[11][14]~q )))) ) ) )

	.dataa(!\registers|registers[11][14]~q ),
	.datab(!\registers|registers[10][14]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[8][14]~q ),
	.dataf(!\registers|registers[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~4 .extended_lut = "off";
defparam \registers|Mux17~4 .lut_mask = 64'h0035F0350F35FF35;
defparam \registers|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N6
cyclonev_lcell_comb \registers|Mux17~9 (
// Equation(s):
// \registers|Mux17~9_combout  = ( \registers|Mux17~7_combout  & ( \registers|Mux17~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux17~6_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux17~5_combout ))) ) ) ) # ( !\registers|Mux17~7_combout  & ( \registers|Mux17~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux17~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|Mux17~5_combout 
// )))) ) ) ) # ( \registers|Mux17~7_combout  & ( !\registers|Mux17~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|Mux17~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux17~5_combout ))) ) ) ) # ( !\registers|Mux17~7_combout  & ( !\registers|Mux17~4_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux17~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux17~5_combout )))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux17~5_combout ),
	.datad(!\registers|Mux17~6_combout ),
	.datae(!\registers|Mux17~7_combout ),
	.dataf(!\registers|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~9 .extended_lut = "off";
defparam \registers|Mux17~9 .lut_mask = 64'h012389AB4567CDEF;
defparam \registers|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N15
cyclonev_lcell_comb \registers|Mux17~8 (
// Equation(s):
// \registers|Mux17~8_combout  = ( \registers|Mux17~1_combout  & ( \registers|Mux17~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\registers|Mux17~10_combout 
// ) # (\registers|Mux17~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux17~10_combout )))) ) ) ) # ( !\registers|Mux17~1_combout  & ( \registers|Mux17~9_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [25]) # ((\registers|Mux17~10_combout  & ((\registers|Mux17~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \registers|Mux17~1_combout  & ( 
// !\registers|Mux17~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [25] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\registers|Mux17~10_combout ) # (\registers|Mux17~0_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux17~10_combout ))))) ) ) ) # ( !\registers|Mux17~1_combout  & ( !\registers|Mux17~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [25] & 
// (\registers|Mux17~10_combout  & ((\registers|Mux17~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux17~0_combout ),
	.datad(!\registers|Mux17~10_combout ),
	.datae(!\registers|Mux17~1_combout ),
	.dataf(!\registers|Mux17~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux17~8 .extended_lut = "off";
defparam \registers|Mux17~8 .lut_mask = 64'h00154415AABFEEBF;
defparam \registers|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \pcAddr[14]~14 (
// Equation(s):
// \pcAddr[14]~14_combout  = ( \registers|Mux17~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~49_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [12])) ) ) ) # ( 
// !\registers|Mux17~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~49_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [12])) ) ) ) # ( \registers|Mux17~8_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\Add0~49_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\registers|Mux17~8_combout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add0~49_sumout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\isJump~0_combout ),
	.datac(!\Add1~49_sumout ),
	.datad(!\Add0~49_sumout ),
	.datae(!\registers|Mux17~8_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[14]~14 .extended_lut = "off";
defparam \pcAddr[14]~14 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \pcAddr[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N26
dffeas \program_counter|q[14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[14]~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[14] .is_wysiwyg = "true";
defparam \program_counter|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \program_counter|q [8] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \program_counter|q [8] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \program_counter|q [9] ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \program_counter|q [9] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \program_counter|q [10] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \program_counter|q [10] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \program_counter|q [11] ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \program_counter|q [11] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \program_counter|q [12] ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \program_counter|q [12] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \program_counter|q [13] ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \program_counter|q [13] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \program_counter|q [14] ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \program_counter|q [14] ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \Add1~53_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \Add1~53_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [13] ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\Add1~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N35
dffeas \registers|registers[2][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][15] .is_wysiwyg = "true";
defparam \registers|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y22_N59
dffeas \registers|registers[0][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][15] .is_wysiwyg = "true";
defparam \registers|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N44
dffeas \registers|registers[1][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][15] .is_wysiwyg = "true";
defparam \registers|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \registers|registers[3][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][15] .is_wysiwyg = "true";
defparam \registers|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N30
cyclonev_lcell_comb \registers|Mux16~6 (
// Equation(s):
// \registers|Mux16~6_combout  = ( \registers|registers[3][15]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[2][15]~q ) ) ) ) # ( 
// !\registers|registers[3][15]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[2][15]~q  & !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \registers|registers[3][15]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[0][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|registers[1][15]~q ))) ) ) ) # ( !\registers|registers[3][15]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[0][15]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[1][15]~q ))) ) ) )

	.dataa(!\registers|registers[2][15]~q ),
	.datab(!\registers|registers[0][15]~q ),
	.datac(!\registers|registers[1][15]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|registers[3][15]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~6 .extended_lut = "off";
defparam \registers|Mux16~6 .lut_mask = 64'h330F330F550055FF;
defparam \registers|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N20
dffeas \registers|registers[6][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][15] .is_wysiwyg = "true";
defparam \registers|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \registers|registers[7][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][15] .is_wysiwyg = "true";
defparam \registers|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \registers|registers[4][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][15] .is_wysiwyg = "true";
defparam \registers|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N32
dffeas \registers|registers[5][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][15] .is_wysiwyg = "true";
defparam \registers|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N21
cyclonev_lcell_comb \registers|Mux16~8 (
// Equation(s):
// \registers|Mux16~8_combout  = ( \registers|registers[4][15]~q  & ( \registers|registers[5][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|registers[6][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[7][15]~q )))) ) ) ) # ( !\registers|registers[4][15]~q  & ( \registers|registers[5][15]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[6][15]~q  & (\instructions|altsyncram_component|auto_generated|q_a [22]))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[7][15]~q )))) ) ) ) # ( \registers|registers[4][15]~q  & ( !\registers|registers[5][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|registers[6][15]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((\instructions|altsyncram_component|auto_generated|q_a [22] & 
// \registers|registers[7][15]~q )))) ) ) ) # ( !\registers|registers[4][15]~q  & ( !\registers|registers[5][15]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|registers[6][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[7][15]~q ))))) ) ) )

	.dataa(!\registers|registers[6][15]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|registers[7][15]~q ),
	.datae(!\registers|registers[4][15]~q ),
	.dataf(!\registers|registers[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~8 .extended_lut = "off";
defparam \registers|Mux16~8 .lut_mask = 64'h0407C4C73437F4F7;
defparam \registers|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \registers|registers[14][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][15] .is_wysiwyg = "true";
defparam \registers|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N55
dffeas \registers|registers[12][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][15] .is_wysiwyg = "true";
defparam \registers|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N38
dffeas \registers|registers[13][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][15] .is_wysiwyg = "true";
defparam \registers|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N26
dffeas \registers|registers[15][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][15] .is_wysiwyg = "true";
defparam \registers|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N33
cyclonev_lcell_comb \registers|Mux16~7 (
// Equation(s):
// \registers|Mux16~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][15]~q  ) ) )

	.dataa(!\registers|registers[14][15]~q ),
	.datab(!\registers|registers[12][15]~q ),
	.datac(!\registers|registers[13][15]~q ),
	.datad(!\registers|registers[15][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~7 .extended_lut = "off";
defparam \registers|Mux16~7 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N0
cyclonev_lcell_comb \registers|registers[8][15]~feeder (
// Equation(s):
// \registers|registers[8][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][15]~feeder .extended_lut = "off";
defparam \registers|registers[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N1
dffeas \registers|registers[8][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][15] .is_wysiwyg = "true";
defparam \registers|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N27
cyclonev_lcell_comb \registers|registers[10][15]~feeder (
// Equation(s):
// \registers|registers[10][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][15]~feeder .extended_lut = "off";
defparam \registers|registers[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \registers|registers[10][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][15] .is_wysiwyg = "true";
defparam \registers|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N18
cyclonev_lcell_comb \registers|registers[9][15]~feeder (
// Equation(s):
// \registers|registers[9][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][15]~feeder .extended_lut = "off";
defparam \registers|registers[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N20
dffeas \registers|registers[9][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][15] .is_wysiwyg = "true";
defparam \registers|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N53
dffeas \registers|registers[11][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][15] .is_wysiwyg = "true";
defparam \registers|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N6
cyclonev_lcell_comb \registers|Mux16~5 (
// Equation(s):
// \registers|Mux16~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][15]~q  ) ) )

	.dataa(!\registers|registers[8][15]~q ),
	.datab(!\registers|registers[10][15]~q ),
	.datac(!\registers|registers[9][15]~q ),
	.datad(!\registers|registers[11][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~5 .extended_lut = "off";
defparam \registers|Mux16~5 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N42
cyclonev_lcell_comb \registers|Mux16~9 (
// Equation(s):
// \registers|Mux16~9_combout  = ( \registers|Mux16~7_combout  & ( \registers|Mux16~5_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux16~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|Mux16~8_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|Mux16~7_combout  & ( \registers|Mux16~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux16~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux16~8_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (((!\instructions|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \registers|Mux16~7_combout  & ( !\registers|Mux16~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux16~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux16~8_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (((\instructions|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\registers|Mux16~7_combout  & ( !\registers|Mux16~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux16~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux16~8_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|Mux16~6_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux16~8_combout ),
	.datae(!\registers|Mux16~7_combout ),
	.dataf(!\registers|Mux16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~9 .extended_lut = "off";
defparam \registers|Mux16~9 .lut_mask = 64'h202A252F707A757F;
defparam \registers|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N24
cyclonev_lcell_comb \registers|registers[27][15]~feeder (
// Equation(s):
// \registers|registers[27][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][15]~feeder .extended_lut = "off";
defparam \registers|registers[27][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N26
dffeas \registers|registers[27][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][15] .is_wysiwyg = "true";
defparam \registers|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N41
dffeas \registers|registers[19][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][15] .is_wysiwyg = "true";
defparam \registers|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N26
dffeas \registers|registers[31][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][15] .is_wysiwyg = "true";
defparam \registers|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N36
cyclonev_lcell_comb \registers|Mux16~3 (
// Equation(s):
// \registers|Mux16~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][15]~q  ) ) )

	.dataa(!\registers|registers[27][15]~q ),
	.datab(!\registers|registers[23][15]~q ),
	.datac(!\registers|registers[19][15]~q ),
	.datad(!\registers|registers[31][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~3 .extended_lut = "off";
defparam \registers|Mux16~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N56
dffeas \registers|registers[20][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][15] .is_wysiwyg = "true";
defparam \registers|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y20_N57
cyclonev_lcell_comb \registers|registers[28][15]~feeder (
// Equation(s):
// \registers|registers[28][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][15]~feeder .extended_lut = "off";
defparam \registers|registers[28][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y20_N59
dffeas \registers|registers[28][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][15] .is_wysiwyg = "true";
defparam \registers|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N36
cyclonev_lcell_comb \registers|registers[24][15]~feeder (
// Equation(s):
// \registers|registers[24][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][15]~feeder .extended_lut = "off";
defparam \registers|registers[24][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y20_N38
dffeas \registers|registers[24][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][15] .is_wysiwyg = "true";
defparam \registers|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N37
dffeas \registers|registers[16][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][15] .is_wysiwyg = "true";
defparam \registers|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N36
cyclonev_lcell_comb \registers|Mux16~0 (
// Equation(s):
// \registers|Mux16~0_combout  = ( \registers|registers[16][15]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[20][15]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[28][15]~q ))) ) ) ) # ( !\registers|registers[16][15]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[20][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[28][15]~q ))) ) ) ) # ( \registers|registers[16][15]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[24][15]~q ) ) ) ) # ( !\registers|registers[16][15]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[24][15]~q ) ) ) )

	.dataa(!\registers|registers[20][15]~q ),
	.datab(!\registers|registers[28][15]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|registers[24][15]~q ),
	.datae(!\registers|registers[16][15]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~0 .extended_lut = "off";
defparam \registers|Mux16~0 .lut_mask = 64'h000FF0FF53535353;
defparam \registers|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N24
cyclonev_lcell_comb \registers|registers[26][15]~feeder (
// Equation(s):
// \registers|registers[26][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][15]~feeder .extended_lut = "off";
defparam \registers|registers[26][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N26
dffeas \registers|registers[26][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][15] .is_wysiwyg = "true";
defparam \registers|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N48
cyclonev_lcell_comb \registers|registers[18][15]~feeder (
// Equation(s):
// \registers|registers[18][15]~feeder_combout  = ( \writeData[15]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][15]~feeder .extended_lut = "off";
defparam \registers|registers[18][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N50
dffeas \registers|registers[18][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][15] .is_wysiwyg = "true";
defparam \registers|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \registers|registers[22][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][15] .is_wysiwyg = "true";
defparam \registers|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N14
dffeas \registers|registers[30][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][15] .is_wysiwyg = "true";
defparam \registers|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N36
cyclonev_lcell_comb \registers|Mux16~2 (
// Equation(s):
// \registers|Mux16~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][15]~q  ) ) )

	.dataa(!\registers|registers[26][15]~q ),
	.datab(!\registers|registers[18][15]~q ),
	.datac(!\registers|registers[22][15]~q ),
	.datad(!\registers|registers[30][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~2 .extended_lut = "off";
defparam \registers|Mux16~2 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y18_N56
dffeas \registers|registers[25][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][15] .is_wysiwyg = "true";
defparam \registers|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N5
dffeas \registers|registers[17][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][15] .is_wysiwyg = "true";
defparam \registers|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N2
dffeas \registers|registers[29][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][15] .is_wysiwyg = "true";
defparam \registers|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N8
dffeas \registers|registers[21][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][15] .is_wysiwyg = "true";
defparam \registers|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N48
cyclonev_lcell_comb \registers|Mux16~1 (
// Equation(s):
// \registers|Mux16~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][15]~q  ) ) )

	.dataa(!\registers|registers[25][15]~q ),
	.datab(!\registers|registers[17][15]~q ),
	.datac(!\registers|registers[29][15]~q ),
	.datad(!\registers|registers[21][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~1 .extended_lut = "off";
defparam \registers|Mux16~1 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N24
cyclonev_lcell_comb \registers|Mux16~4 (
// Equation(s):
// \registers|Mux16~4_combout  = ( \registers|Mux16~2_combout  & ( \registers|Mux16~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux16~0_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux16~3_combout ))) ) ) ) # ( !\registers|Mux16~2_combout  & ( \registers|Mux16~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux16~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux16~3_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \registers|Mux16~2_combout  & ( !\registers|Mux16~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux16~0_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux16~3_combout ))) ) ) ) # ( 
// !\registers|Mux16~2_combout  & ( !\registers|Mux16~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux16~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [21])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux16~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\registers|Mux16~3_combout ),
	.datac(!\registers|Mux16~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux16~2_combout ),
	.dataf(!\registers|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~4 .extended_lut = "off";
defparam \registers|Mux16~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \registers|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N6
cyclonev_lcell_comb \registers|Mux16~10 (
// Equation(s):
// \registers|Mux16~10_combout  = ( \registers|Mux16~4_combout  & ( (\registers|Mux16~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\registers|Mux16~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [25] & \registers|Mux16~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\registers|Mux16~9_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux16~10 .extended_lut = "off";
defparam \registers|Mux16~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \registers|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \pcAddr[15]~15 (
// Equation(s):
// \pcAddr[15]~15_combout  = ( \registers|Mux16~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~53_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [13]))) ) ) ) # ( 
// !\registers|Mux16~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~53_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [13]))) ) ) ) # ( \registers|Mux16~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\Add0~53_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\registers|Mux16~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add0~53_sumout ) ) ) )

	.dataa(!\Add1~53_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\Add0~53_sumout ),
	.datae(!\registers|Mux16~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[15]~15 .extended_lut = "off";
defparam \pcAddr[15]~15 .lut_mask = 64'h00CC33FF47474747;
defparam \pcAddr[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N32
dffeas \program_counter|q[15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[15]~15_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[15] .is_wysiwyg = "true";
defparam \program_counter|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N39
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \program_counter|q [15] ) + ( GND ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \program_counter|q [15] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \Add1~57_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \Add1~57_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [14] ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\Add1~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N51
cyclonev_lcell_comb \registers|registers[18][16]~feeder (
// Equation(s):
// \registers|registers[18][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][16]~feeder .extended_lut = "off";
defparam \registers|registers[18][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N52
dffeas \registers|registers[18][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][16] .is_wysiwyg = "true";
defparam \registers|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N2
dffeas \registers|registers[22][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][16] .is_wysiwyg = "true";
defparam \registers|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N8
dffeas \registers|registers[30][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][16] .is_wysiwyg = "true";
defparam \registers|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \registers|registers[26][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][16] .is_wysiwyg = "true";
defparam \registers|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N48
cyclonev_lcell_comb \registers|Mux15~2 (
// Equation(s):
// \registers|Mux15~2_combout  = ( \registers|registers[26][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][16]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][16]~q ))) ) ) ) # ( !\registers|registers[26][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][16]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][16]~q ))) ) ) ) # ( \registers|registers[26][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[18][16]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|registers[26][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[18][16]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|registers[18][16]~q ),
	.datac(!\registers|registers[22][16]~q ),
	.datad(!\registers|registers[30][16]~q ),
	.datae(!\registers|registers[26][16]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~2 .extended_lut = "off";
defparam \registers|Mux15~2 .lut_mask = 64'h222277770A5F0A5F;
defparam \registers|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N56
dffeas \registers|registers[20][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][16] .is_wysiwyg = "true";
defparam \registers|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N14
dffeas \registers|registers[28][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][16] .is_wysiwyg = "true";
defparam \registers|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N2
dffeas \registers|registers[16][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][16] .is_wysiwyg = "true";
defparam \registers|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \registers|registers[24][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][16] .is_wysiwyg = "true";
defparam \registers|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N36
cyclonev_lcell_comb \registers|Mux15~0 (
// Equation(s):
// \registers|Mux15~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][16]~q  ) ) )

	.dataa(!\registers|registers[20][16]~q ),
	.datab(!\registers|registers[28][16]~q ),
	.datac(!\registers|registers[16][16]~q ),
	.datad(!\registers|registers[24][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~0 .extended_lut = "off";
defparam \registers|Mux15~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N5
dffeas \registers|registers[25][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][16] .is_wysiwyg = "true";
defparam \registers|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N42
cyclonev_lcell_comb \registers|registers[17][16]~feeder (
// Equation(s):
// \registers|registers[17][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][16]~feeder .extended_lut = "off";
defparam \registers|registers[17][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N44
dffeas \registers|registers[17][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][16] .is_wysiwyg = "true";
defparam \registers|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N35
dffeas \registers|registers[29][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][16] .is_wysiwyg = "true";
defparam \registers|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y17_N20
dffeas \registers|registers[21][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][16] .is_wysiwyg = "true";
defparam \registers|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N57
cyclonev_lcell_comb \registers|Mux15~1 (
// Equation(s):
// \registers|Mux15~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][16]~q  ) ) )

	.dataa(!\registers|registers[25][16]~q ),
	.datab(!\registers|registers[17][16]~q ),
	.datac(!\registers|registers[29][16]~q ),
	.datad(!\registers|registers[21][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~1 .extended_lut = "off";
defparam \registers|Mux15~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N36
cyclonev_lcell_comb \registers|registers[19][16]~feeder (
// Equation(s):
// \registers|registers[19][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][16]~feeder .extended_lut = "off";
defparam \registers|registers[19][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N38
dffeas \registers|registers[19][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][16] .is_wysiwyg = "true";
defparam \registers|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N32
dffeas \registers|registers[23][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][16] .is_wysiwyg = "true";
defparam \registers|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N24
cyclonev_lcell_comb \registers|registers[31][16]~feeder (
// Equation(s):
// \registers|registers[31][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][16]~feeder .extended_lut = "off";
defparam \registers|registers[31][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N26
dffeas \registers|registers[31][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][16] .is_wysiwyg = "true";
defparam \registers|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N0
cyclonev_lcell_comb \registers|registers[27][16]~feeder (
// Equation(s):
// \registers|registers[27][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][16]~feeder .extended_lut = "off";
defparam \registers|registers[27][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N1
dffeas \registers|registers[27][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][16] .is_wysiwyg = "true";
defparam \registers|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N54
cyclonev_lcell_comb \registers|Mux15~3 (
// Equation(s):
// \registers|Mux15~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][16]~q  ) ) )

	.dataa(!\registers|registers[19][16]~q ),
	.datab(!\registers|registers[23][16]~q ),
	.datac(!\registers|registers[31][16]~q ),
	.datad(!\registers|registers[27][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~3 .extended_lut = "off";
defparam \registers|Mux15~3 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N27
cyclonev_lcell_comb \registers|Mux15~4 (
// Equation(s):
// \registers|Mux15~4_combout  = ( \registers|Mux15~1_combout  & ( \registers|Mux15~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux15~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] 
// & (\registers|Mux15~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|Mux15~1_combout  & ( \registers|Mux15~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux15~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux15~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( \registers|Mux15~1_combout  & ( !\registers|Mux15~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux15~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux15~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (!\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( !\registers|Mux15~1_combout  & ( !\registers|Mux15~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux15~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux15~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux15~2_combout ),
	.datad(!\registers|Mux15~0_combout ),
	.datae(!\registers|Mux15~1_combout ),
	.dataf(!\registers|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~4 .extended_lut = "off";
defparam \registers|Mux15~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \registers|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \registers|registers[2][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][16] .is_wysiwyg = "true";
defparam \registers|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N30
cyclonev_lcell_comb \registers|registers[0][16]~feeder (
// Equation(s):
// \registers|registers[0][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][16]~feeder .extended_lut = "off";
defparam \registers|registers[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \registers|registers[0][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][16] .is_wysiwyg = "true";
defparam \registers|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N38
dffeas \registers|registers[1][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][16] .is_wysiwyg = "true";
defparam \registers|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N3
cyclonev_lcell_comb \registers|Mux15~6 (
// Equation(s):
// \registers|Mux15~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][16]~q  ) ) )

	.dataa(!\registers|registers[3][16]~q ),
	.datab(!\registers|registers[2][16]~q ),
	.datac(!\registers|registers[0][16]~q ),
	.datad(!\registers|registers[1][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~6 .extended_lut = "off";
defparam \registers|Mux15~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N56
dffeas \registers|registers[14][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][16] .is_wysiwyg = "true";
defparam \registers|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N32
dffeas \registers|registers[13][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][16] .is_wysiwyg = "true";
defparam \registers|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y16_N55
dffeas \registers|registers[12][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][16] .is_wysiwyg = "true";
defparam \registers|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N8
dffeas \registers|registers[15][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][16] .is_wysiwyg = "true";
defparam \registers|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N12
cyclonev_lcell_comb \registers|Mux15~7 (
// Equation(s):
// \registers|Mux15~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][16]~q  ) ) )

	.dataa(!\registers|registers[14][16]~q ),
	.datab(!\registers|registers[13][16]~q ),
	.datac(!\registers|registers[12][16]~q ),
	.datad(!\registers|registers[15][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~7 .extended_lut = "off";
defparam \registers|Mux15~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N21
cyclonev_lcell_comb \registers|registers[7][16]~feeder (
// Equation(s):
// \registers|registers[7][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[7][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[7][16]~feeder .extended_lut = "off";
defparam \registers|registers[7][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[7][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \registers|registers[7][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][16] .is_wysiwyg = "true";
defparam \registers|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N8
dffeas \registers|registers[6][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][16] .is_wysiwyg = "true";
defparam \registers|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N45
cyclonev_lcell_comb \registers|registers[4][16]~feeder (
// Equation(s):
// \registers|registers[4][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][16]~feeder .extended_lut = "off";
defparam \registers|registers[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N46
dffeas \registers|registers[4][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][16] .is_wysiwyg = "true";
defparam \registers|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y18_N44
dffeas \registers|registers[5][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][16] .is_wysiwyg = "true";
defparam \registers|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N0
cyclonev_lcell_comb \registers|Mux15~8 (
// Equation(s):
// \registers|Mux15~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][16]~q  ) ) )

	.dataa(!\registers|registers[7][16]~q ),
	.datab(!\registers|registers[6][16]~q ),
	.datac(!\registers|registers[4][16]~q ),
	.datad(!\registers|registers[5][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~8 .extended_lut = "off";
defparam \registers|Mux15~8 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N54
cyclonev_lcell_comb \registers|registers[10][16]~feeder (
// Equation(s):
// \registers|registers[10][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][16]~feeder .extended_lut = "off";
defparam \registers|registers[10][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N56
dffeas \registers|registers[10][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][16] .is_wysiwyg = "true";
defparam \registers|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N12
cyclonev_lcell_comb \registers|registers[11][16]~feeder (
// Equation(s):
// \registers|registers[11][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][16]~feeder .extended_lut = "off";
defparam \registers|registers[11][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y13_N14
dffeas \registers|registers[11][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][16] .is_wysiwyg = "true";
defparam \registers|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N42
cyclonev_lcell_comb \registers|registers[9][16]~feeder (
// Equation(s):
// \registers|registers[9][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][16]~feeder .extended_lut = "off";
defparam \registers|registers[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y13_N44
dffeas \registers|registers[9][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][16] .is_wysiwyg = "true";
defparam \registers|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N15
cyclonev_lcell_comb \registers|registers[8][16]~feeder (
// Equation(s):
// \registers|registers[8][16]~feeder_combout  = ( \writeData[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][16]~feeder .extended_lut = "off";
defparam \registers|registers[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N16
dffeas \registers|registers[8][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][16] .is_wysiwyg = "true";
defparam \registers|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N18
cyclonev_lcell_comb \registers|Mux15~5 (
// Equation(s):
// \registers|Mux15~5_combout  = ( \registers|registers[8][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[10][16]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[11][16]~q ))) ) ) ) # ( !\registers|registers[8][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[10][16]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[11][16]~q ))) ) ) ) # ( \registers|registers[8][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[9][16]~q ) ) ) ) # ( !\registers|registers[8][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[9][16]~q ) ) ) )

	.dataa(!\registers|registers[10][16]~q ),
	.datab(!\registers|registers[11][16]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\registers|registers[9][16]~q ),
	.datae(!\registers|registers[8][16]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~5 .extended_lut = "off";
defparam \registers|Mux15~5 .lut_mask = 64'h000FF0FF53535353;
defparam \registers|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N18
cyclonev_lcell_comb \registers|Mux15~9 (
// Equation(s):
// \registers|Mux15~9_combout  = ( \registers|Mux15~8_combout  & ( \registers|Mux15~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux15~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [24]))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux15~7_combout )))) ) ) ) # ( !\registers|Mux15~8_combout  & ( \registers|Mux15~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux15~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24]))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux15~7_combout )))) ) ) ) # ( \registers|Mux15~8_combout  & ( !\registers|Mux15~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux15~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux15~7_combout 
// )))) ) ) ) # ( !\registers|Mux15~8_combout  & ( !\registers|Mux15~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux15~6_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux15~7_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux15~6_combout ),
	.datad(!\registers|Mux15~7_combout ),
	.datae(!\registers|Mux15~8_combout ),
	.dataf(!\registers|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~9 .extended_lut = "off";
defparam \registers|Mux15~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \registers|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N21
cyclonev_lcell_comb \registers|Mux15~10 (
// Equation(s):
// \registers|Mux15~10_combout  = ( \registers|Mux15~4_combout  & ( \registers|Mux15~9_combout  ) ) # ( !\registers|Mux15~4_combout  & ( \registers|Mux15~9_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( 
// \registers|Mux15~4_combout  & ( !\registers|Mux15~9_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\registers|Mux15~4_combout ),
	.dataf(!\registers|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux15~10 .extended_lut = "off";
defparam \registers|Mux15~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \registers|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N33
cyclonev_lcell_comb \pcAddr[16]~16 (
// Equation(s):
// \pcAddr[16]~16_combout  = ( \registers|Mux15~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~57_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [14])) ) ) ) # ( 
// !\registers|Mux15~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~57_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [14])) ) ) ) # ( \registers|Mux15~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\Add0~57_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\registers|Mux15~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add0~57_sumout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\isJump~0_combout ),
	.datac(!\Add0~57_sumout ),
	.datad(!\Add1~57_sumout ),
	.datae(!\registers|Mux15~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[16]~16 .extended_lut = "off";
defparam \pcAddr[16]~16 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \pcAddr[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N35
dffeas \program_counter|q[16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[16]~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[16] .is_wysiwyg = "true";
defparam \program_counter|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \program_counter|q [16] ) + ( GND ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \program_counter|q [16] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \Add1~61_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \Add1~61_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~58  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N9
cyclonev_lcell_comb \registers|registers[29][17]~feeder (
// Equation(s):
// \registers|registers[29][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][17]~feeder .extended_lut = "off";
defparam \registers|registers[29][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y16_N11
dffeas \registers|registers[29][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][17] .is_wysiwyg = "true";
defparam \registers|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N14
dffeas \registers|registers[21][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][17] .is_wysiwyg = "true";
defparam \registers|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
cyclonev_lcell_comb \registers|registers[17][17]~feeder (
// Equation(s):
// \registers|registers[17][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][17]~feeder .extended_lut = "off";
defparam \registers|registers[17][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N26
dffeas \registers|registers[17][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][17] .is_wysiwyg = "true";
defparam \registers|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N55
dffeas \registers|registers[25][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][17] .is_wysiwyg = "true";
defparam \registers|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
cyclonev_lcell_comb \registers|Mux14~1 (
// Equation(s):
// \registers|Mux14~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][17]~q  ) ) )

	.dataa(!\registers|registers[29][17]~q ),
	.datab(!\registers|registers[21][17]~q ),
	.datac(!\registers|registers[17][17]~q ),
	.datad(!\registers|registers[25][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~1 .extended_lut = "off";
defparam \registers|Mux14~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N26
dffeas \registers|registers[16][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][17] .is_wysiwyg = "true";
defparam \registers|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N4
dffeas \registers|registers[24][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][17] .is_wysiwyg = "true";
defparam \registers|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \registers|registers[28][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][17] .is_wysiwyg = "true";
defparam \registers|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N8
dffeas \registers|registers[20][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][17] .is_wysiwyg = "true";
defparam \registers|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N39
cyclonev_lcell_comb \registers|Mux14~0 (
// Equation(s):
// \registers|Mux14~0_combout  = ( \registers|registers[20][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[24][17]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[28][17]~q ))) ) ) ) # ( !\registers|registers[20][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[24][17]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[28][17]~q ))) ) ) ) # ( \registers|registers[20][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[16][17]~q ) ) ) ) # ( !\registers|registers[20][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[16][17]~q  & !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\registers|registers[16][17]~q ),
	.datab(!\registers|registers[24][17]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[28][17]~q ),
	.datae(!\registers|registers[20][17]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~0 .extended_lut = "off";
defparam \registers|Mux14~0 .lut_mask = 64'h50505F5F303F303F;
defparam \registers|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N2
dffeas \registers|registers[23][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][17] .is_wysiwyg = "true";
defparam \registers|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N8
dffeas \registers|registers[31][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][17] .is_wysiwyg = "true";
defparam \registers|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N41
dffeas \registers|registers[19][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][17] .is_wysiwyg = "true";
defparam \registers|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \registers|registers[27][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][17] .is_wysiwyg = "true";
defparam \registers|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N9
cyclonev_lcell_comb \registers|Mux14~3 (
// Equation(s):
// \registers|Mux14~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][17]~q  ) ) )

	.dataa(!\registers|registers[23][17]~q ),
	.datab(!\registers|registers[31][17]~q ),
	.datac(!\registers|registers[19][17]~q ),
	.datad(!\registers|registers[27][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~3 .extended_lut = "off";
defparam \registers|Mux14~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N32
dffeas \registers|registers[22][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][17] .is_wysiwyg = "true";
defparam \registers|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N59
dffeas \registers|registers[26][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][17] .is_wysiwyg = "true";
defparam \registers|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N6
cyclonev_lcell_comb \registers|registers[30][17]~feeder (
// Equation(s):
// \registers|registers[30][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][17]~feeder .extended_lut = "off";
defparam \registers|registers[30][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N8
dffeas \registers|registers[30][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][17] .is_wysiwyg = "true";
defparam \registers|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \registers|registers[18][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][17] .is_wysiwyg = "true";
defparam \registers|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N33
cyclonev_lcell_comb \registers|Mux14~2 (
// Equation(s):
// \registers|Mux14~2_combout  = ( \registers|registers[18][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][17]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][17]~q ))) ) ) ) # ( !\registers|registers[18][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][17]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][17]~q ))) ) ) ) # ( \registers|registers[18][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[26][17]~q ) ) ) ) # ( !\registers|registers[18][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[26][17]~q  & \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[22][17]~q ),
	.datab(!\registers|registers[26][17]~q ),
	.datac(!\registers|registers[30][17]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[18][17]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~2 .extended_lut = "off";
defparam \registers|Mux14~2 .lut_mask = 64'h0033FF33550F550F;
defparam \registers|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \registers|Mux14~4 (
// Equation(s):
// \registers|Mux14~4_combout  = ( \registers|Mux14~3_combout  & ( \registers|Mux14~2_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux14~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (\registers|Mux14~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\registers|Mux14~3_combout  & ( \registers|Mux14~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux14~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux14~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] 
// & (((!\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \registers|Mux14~3_combout  & ( !\registers|Mux14~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux14~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux14~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] 
// & (((\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\registers|Mux14~3_combout  & ( !\registers|Mux14~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux14~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux14~1_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\registers|Mux14~1_combout ),
	.datac(!\registers|Mux14~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux14~3_combout ),
	.dataf(!\registers|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~4 .extended_lut = "off";
defparam \registers|Mux14~4 .lut_mask = 64'h0A220A775F225F77;
defparam \registers|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \registers|registers[6][17]~feeder (
// Equation(s):
// \registers|registers[6][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][17]~feeder .extended_lut = "off";
defparam \registers|registers[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \registers|registers[6][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][17] .is_wysiwyg = "true";
defparam \registers|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N8
dffeas \registers|registers[5][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][17] .is_wysiwyg = "true";
defparam \registers|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N0
cyclonev_lcell_comb \registers|registers[4][17]~feeder (
// Equation(s):
// \registers|registers[4][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][17]~feeder .extended_lut = "off";
defparam \registers|registers[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \registers|registers[4][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][17] .is_wysiwyg = "true";
defparam \registers|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \registers|registers[7][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][17] .is_wysiwyg = "true";
defparam \registers|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N3
cyclonev_lcell_comb \registers|Mux14~8 (
// Equation(s):
// \registers|Mux14~8_combout  = ( \registers|registers[7][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[5][17]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\registers|registers[7][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|registers[5][17]~q ) ) ) ) # ( \registers|registers[7][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[4][17]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\registers|registers[6][17]~q )) ) ) ) # ( !\registers|registers[7][17]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[4][17]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[6][17]~q )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\registers|registers[6][17]~q ),
	.datac(!\registers|registers[5][17]~q ),
	.datad(!\registers|registers[4][17]~q ),
	.datae(!\registers|registers[7][17]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~8 .extended_lut = "off";
defparam \registers|Mux14~8 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \registers|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N44
dffeas \registers|registers[0][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][17] .is_wysiwyg = "true";
defparam \registers|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N8
dffeas \registers|registers[3][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][17] .is_wysiwyg = "true";
defparam \registers|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N52
dffeas \registers|registers[2][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][17] .is_wysiwyg = "true";
defparam \registers|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N2
dffeas \registers|registers[1][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][17] .is_wysiwyg = "true";
defparam \registers|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N9
cyclonev_lcell_comb \registers|Mux14~6 (
// Equation(s):
// \registers|Mux14~6_combout  = ( \registers|registers[1][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][17]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][17]~q )) ) ) ) # ( !\registers|registers[1][17]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][17]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][17]~q )) ) ) ) # ( \registers|registers[1][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[0][17]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|registers[1][17]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[0][17]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|registers[0][17]~q ),
	.datac(!\registers|registers[3][17]~q ),
	.datad(!\registers|registers[2][17]~q ),
	.datae(!\registers|registers[1][17]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~6 .extended_lut = "off";
defparam \registers|Mux14~6 .lut_mask = 64'h2222777705AF05AF;
defparam \registers|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \registers|registers[12][17]~feeder (
// Equation(s):
// \registers|registers[12][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][17]~feeder .extended_lut = "off";
defparam \registers|registers[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N56
dffeas \registers|registers[12][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][17] .is_wysiwyg = "true";
defparam \registers|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N44
dffeas \registers|registers[15][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][17] .is_wysiwyg = "true";
defparam \registers|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \registers|registers[14][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][17] .is_wysiwyg = "true";
defparam \registers|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N38
dffeas \registers|registers[13][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[17]~10_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][17] .is_wysiwyg = "true";
defparam \registers|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N45
cyclonev_lcell_comb \registers|Mux14~7 (
// Equation(s):
// \registers|Mux14~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][17]~q  ) ) )

	.dataa(!\registers|registers[12][17]~q ),
	.datab(!\registers|registers[15][17]~q ),
	.datac(!\registers|registers[14][17]~q ),
	.datad(!\registers|registers[13][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~7 .extended_lut = "off";
defparam \registers|Mux14~7 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N30
cyclonev_lcell_comb \registers|registers[11][17]~feeder (
// Equation(s):
// \registers|registers[11][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][17]~feeder .extended_lut = "off";
defparam \registers|registers[11][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N32
dffeas \registers|registers[11][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][17] .is_wysiwyg = "true";
defparam \registers|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N36
cyclonev_lcell_comb \registers|registers[9][17]~feeder (
// Equation(s):
// \registers|registers[9][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][17]~feeder .extended_lut = "off";
defparam \registers|registers[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N38
dffeas \registers|registers[9][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][17] .is_wysiwyg = "true";
defparam \registers|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N39
cyclonev_lcell_comb \registers|registers[10][17]~feeder (
// Equation(s):
// \registers|registers[10][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][17]~feeder .extended_lut = "off";
defparam \registers|registers[10][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N41
dffeas \registers|registers[10][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][17] .is_wysiwyg = "true";
defparam \registers|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N12
cyclonev_lcell_comb \registers|Mux14~5 (
// Equation(s):
// \registers|Mux14~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][17]~q  ) ) )

	.dataa(!\registers|registers[8][17]~q ),
	.datab(!\registers|registers[11][17]~q ),
	.datac(!\registers|registers[9][17]~q ),
	.datad(!\registers|registers[10][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~5 .extended_lut = "off";
defparam \registers|Mux14~5 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \registers|Mux14~9 (
// Equation(s):
// \registers|Mux14~9_combout  = ( \registers|Mux14~7_combout  & ( \registers|Mux14~5_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux14~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] 
// & (\registers|Mux14~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|Mux14~7_combout  & ( \registers|Mux14~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux14~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux14~8_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (!\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( \registers|Mux14~7_combout  & ( !\registers|Mux14~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux14~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux14~8_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\registers|Mux14~7_combout  & ( !\registers|Mux14~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux14~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux14~8_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux14~8_combout ),
	.datad(!\registers|Mux14~6_combout ),
	.datae(!\registers|Mux14~7_combout ),
	.dataf(!\registers|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~9 .extended_lut = "off";
defparam \registers|Mux14~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \registers|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \registers|Mux14~10 (
// Equation(s):
// \registers|Mux14~10_combout  = ( \registers|Mux14~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux14~4_combout ) ) ) # ( !\registers|Mux14~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a 
// [25] & \registers|Mux14~4_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(!\registers|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux14~10 .extended_lut = "off";
defparam \registers|Mux14~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \registers|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \pcAddr[17]~17 (
// Equation(s):
// \pcAddr[17]~17_combout  = ( \registers|Mux14~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~61_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( 
// !\registers|Mux14~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~61_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( \registers|Mux14~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add0~61_sumout ) ) ) ) # ( !\registers|Mux14~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (\Add0~61_sumout  & !\isJump~0_combout ) ) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add1~61_sumout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\registers|Mux14~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[17]~17 .extended_lut = "off";
defparam \pcAddr[17]~17 .lut_mask = 64'h444477770C3F0C3F;
defparam \pcAddr[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N38
dffeas \program_counter|q[17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[17]~17_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[17] .is_wysiwyg = "true";
defparam \program_counter|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N45
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \program_counter|q [17] ) + ( GND ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( \program_counter|q [17] ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N2
dffeas \registers|registers[16][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][18] .is_wysiwyg = "true";
defparam \registers|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N14
dffeas \registers|registers[20][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][18] .is_wysiwyg = "true";
defparam \registers|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N59
dffeas \registers|registers[24][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][18] .is_wysiwyg = "true";
defparam \registers|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N35
dffeas \registers|registers[28][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][18] .is_wysiwyg = "true";
defparam \registers|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N15
cyclonev_lcell_comb \registers|Mux45~0 (
// Equation(s):
// \registers|Mux45~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][18]~q  ) ) )

	.dataa(!\registers|registers[16][18]~q ),
	.datab(!\registers|registers[20][18]~q ),
	.datac(!\registers|registers[24][18]~q ),
	.datad(!\registers|registers[28][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~0 .extended_lut = "off";
defparam \registers|Mux45~0 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N44
dffeas \registers|registers[30][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][18] .is_wysiwyg = "true";
defparam \registers|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N9
cyclonev_lcell_comb \registers|registers[22][18]~feeder (
// Equation(s):
// \registers|registers[22][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[22][18]~feeder .extended_lut = "off";
defparam \registers|registers[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \registers|registers[22][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][18] .is_wysiwyg = "true";
defparam \registers|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \registers|registers[18][18]~feeder (
// Equation(s):
// \registers|registers[18][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][18]~feeder .extended_lut = "off";
defparam \registers|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N20
dffeas \registers|registers[18][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][18] .is_wysiwyg = "true";
defparam \registers|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N12
cyclonev_lcell_comb \registers|registers[26][18]~feeder (
// Equation(s):
// \registers|registers[26][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][18]~feeder .extended_lut = "off";
defparam \registers|registers[26][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N14
dffeas \registers|registers[26][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][18] .is_wysiwyg = "true";
defparam \registers|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N3
cyclonev_lcell_comb \registers|Mux45~2 (
// Equation(s):
// \registers|Mux45~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][18]~q  ) ) )

	.dataa(!\registers|registers[30][18]~q ),
	.datab(!\registers|registers[22][18]~q ),
	.datac(!\registers|registers[18][18]~q ),
	.datad(!\registers|registers[26][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~2 .extended_lut = "off";
defparam \registers|Mux45~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N8
dffeas \registers|registers[19][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][18] .is_wysiwyg = "true";
defparam \registers|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N41
dffeas \registers|registers[27][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][18] .is_wysiwyg = "true";
defparam \registers|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \registers|registers[23][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][18] .is_wysiwyg = "true";
defparam \registers|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N44
dffeas \registers|registers[31][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][18] .is_wysiwyg = "true";
defparam \registers|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N54
cyclonev_lcell_comb \registers|Mux45~3 (
// Equation(s):
// \registers|Mux45~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][18]~q  ) ) )

	.dataa(!\registers|registers[19][18]~q ),
	.datab(!\registers|registers[27][18]~q ),
	.datac(!\registers|registers[23][18]~q ),
	.datad(!\registers|registers[31][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~3 .extended_lut = "off";
defparam \registers|Mux45~3 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N26
dffeas \registers|registers[17][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][18] .is_wysiwyg = "true";
defparam \registers|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N44
dffeas \registers|registers[21][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][18] .is_wysiwyg = "true";
defparam \registers|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N22
dffeas \registers|registers[25][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][18] .is_wysiwyg = "true";
defparam \registers|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \registers|registers[29][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][18] .is_wysiwyg = "true";
defparam \registers|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N45
cyclonev_lcell_comb \registers|Mux45~1 (
// Equation(s):
// \registers|Mux45~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][18]~q  ) ) )

	.dataa(!\registers|registers[17][18]~q ),
	.datab(!\registers|registers[21][18]~q ),
	.datac(!\registers|registers[25][18]~q ),
	.datad(!\registers|registers[29][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~1 .extended_lut = "off";
defparam \registers|Mux45~1 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \registers|Mux45~4 (
// Equation(s):
// \registers|Mux45~4_combout  = ( \registers|Mux45~3_combout  & ( \registers|Mux45~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux45~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((\registers|Mux45~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux45~3_combout  & ( \registers|Mux45~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux45~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|Mux45~2_combout 
// )))) ) ) ) # ( \registers|Mux45~3_combout  & ( !\registers|Mux45~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux45~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [16]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux45~2_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\registers|Mux45~3_combout  & ( !\registers|Mux45~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux45~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux45~2_combout 
// ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux45~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|Mux45~2_combout ),
	.datae(!\registers|Mux45~3_combout ),
	.dataf(!\registers|Mux45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~4 .extended_lut = "off";
defparam \registers|Mux45~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \registers|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N56
dffeas \registers|registers[10][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][18] .is_wysiwyg = "true";
defparam \registers|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N44
dffeas \registers|registers[11][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][18] .is_wysiwyg = "true";
defparam \registers|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N51
cyclonev_lcell_comb \registers|registers[9][18]~feeder (
// Equation(s):
// \registers|registers[9][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][18]~feeder .extended_lut = "off";
defparam \registers|registers[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N53
dffeas \registers|registers[9][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][18] .is_wysiwyg = "true";
defparam \registers|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N51
cyclonev_lcell_comb \registers|registers[8][18]~feeder (
// Equation(s):
// \registers|registers[8][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][18]~feeder .extended_lut = "off";
defparam \registers|registers[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N53
dffeas \registers|registers[8][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][18] .is_wysiwyg = "true";
defparam \registers|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N45
cyclonev_lcell_comb \registers|Mux45~5 (
// Equation(s):
// \registers|Mux45~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][18]~q  ) ) )

	.dataa(!\registers|registers[10][18]~q ),
	.datab(!\registers|registers[11][18]~q ),
	.datac(!\registers|registers[9][18]~q ),
	.datad(!\registers|registers[8][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~5 .extended_lut = "off";
defparam \registers|Mux45~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N24
cyclonev_lcell_comb \registers|Mux45~6 (
// Equation(s):
// \registers|Mux45~6_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux42~0_combout  & ( \registers|Mux45~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux45~5_combout ),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~6 .extended_lut = "off";
defparam \registers|Mux45~6 .lut_mask = 64'h000000000F0F0000;
defparam \registers|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \registers|Mux45~11 (
// Equation(s):
// \registers|Mux45~11_combout  = ( \registers|Mux45~4_combout  & ( \registers|Mux45~6_combout  ) ) # ( !\registers|Mux45~4_combout  & ( \registers|Mux45~6_combout  ) ) # ( \registers|Mux45~4_combout  & ( !\registers|Mux45~6_combout  & ( 
// (\registers|Mux45~10_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\registers|Mux45~4_combout  & ( !\registers|Mux45~6_combout  & ( \registers|Mux45~10_combout  ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\registers|Mux45~10_combout ),
	.datad(gnd),
	.datae(!\registers|Mux45~4_combout ),
	.dataf(!\registers|Mux45~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~11 .extended_lut = "off";
defparam \registers|Mux45~11 .lut_mask = 64'h0F0F5F5FFFFFFFFF;
defparam \registers|Mux45~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N2
dffeas \registers|registers[6][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][19] .is_wysiwyg = "true";
defparam \registers|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \registers|registers[5][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][19] .is_wysiwyg = "true";
defparam \registers|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N32
dffeas \registers|registers[4][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][19] .is_wysiwyg = "true";
defparam \registers|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \registers|registers[7][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][19] .is_wysiwyg = "true";
defparam \registers|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N57
cyclonev_lcell_comb \registers|Mux12~8 (
// Equation(s):
// \registers|Mux12~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][19]~q  ) ) )

	.dataa(!\registers|registers[6][19]~q ),
	.datab(!\registers|registers[5][19]~q ),
	.datac(!\registers|registers[4][19]~q ),
	.datad(!\registers|registers[7][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~8 .extended_lut = "off";
defparam \registers|Mux12~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N56
dffeas \registers|registers[1][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][19] .is_wysiwyg = "true";
defparam \registers|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N32
dffeas \registers|registers[3][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][19] .is_wysiwyg = "true";
defparam \registers|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \registers|registers[0][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][19] .is_wysiwyg = "true";
defparam \registers|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \registers|registers[2][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][19] .is_wysiwyg = "true";
defparam \registers|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N0
cyclonev_lcell_comb \registers|Mux12~6 (
// Equation(s):
// \registers|Mux12~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][19]~q  ) ) )

	.dataa(!\registers|registers[1][19]~q ),
	.datab(!\registers|registers[3][19]~q ),
	.datac(!\registers|registers[0][19]~q ),
	.datad(!\registers|registers[2][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~6 .extended_lut = "off";
defparam \registers|Mux12~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N45
cyclonev_lcell_comb \registers|registers[8][19]~feeder (
// Equation(s):
// \registers|registers[8][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][19]~feeder .extended_lut = "off";
defparam \registers|registers[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N46
dffeas \registers|registers[8][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][19] .is_wysiwyg = "true";
defparam \registers|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N20
dffeas \registers|registers[11][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][19] .is_wysiwyg = "true";
defparam \registers|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \registers|registers[9][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][19] .is_wysiwyg = "true";
defparam \registers|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N3
cyclonev_lcell_comb \registers|Mux12~5 (
// Equation(s):
// \registers|Mux12~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][19]~q  ) ) )

	.dataa(!\registers|registers[10][19]~q ),
	.datab(!\registers|registers[8][19]~q ),
	.datac(!\registers|registers[11][19]~q ),
	.datad(!\registers|registers[9][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~5 .extended_lut = "off";
defparam \registers|Mux12~5 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N21
cyclonev_lcell_comb \registers|registers[14][19]~feeder (
// Equation(s):
// \registers|registers[14][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][19]~feeder .extended_lut = "off";
defparam \registers|registers[14][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \registers|registers[14][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][19] .is_wysiwyg = "true";
defparam \registers|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N57
cyclonev_lcell_comb \registers|registers[12][19]~feeder (
// Equation(s):
// \registers|registers[12][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][19]~feeder .extended_lut = "off";
defparam \registers|registers[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N58
dffeas \registers|registers[12][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][19] .is_wysiwyg = "true";
defparam \registers|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N26
dffeas \registers|registers[13][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][19] .is_wysiwyg = "true";
defparam \registers|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N14
dffeas \registers|registers[15][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][19] .is_wysiwyg = "true";
defparam \registers|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N24
cyclonev_lcell_comb \registers|Mux12~7 (
// Equation(s):
// \registers|Mux12~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][19]~q  ) ) )

	.dataa(!\registers|registers[14][19]~q ),
	.datab(!\registers|registers[12][19]~q ),
	.datac(!\registers|registers[13][19]~q ),
	.datad(!\registers|registers[15][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~7 .extended_lut = "off";
defparam \registers|Mux12~7 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N24
cyclonev_lcell_comb \registers|Mux12~9 (
// Equation(s):
// \registers|Mux12~9_combout  = ( \registers|Mux12~5_combout  & ( \registers|Mux12~7_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux12~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] 
// & (\registers|Mux12~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|Mux12~5_combout  & ( \registers|Mux12~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux12~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux12~8_combout 
// ))) ) ) ) # ( \registers|Mux12~5_combout  & ( !\registers|Mux12~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux12~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux12~8_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( !\registers|Mux12~5_combout  & ( !\registers|Mux12~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux12~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux12~8_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|Mux12~8_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|Mux12~6_combout ),
	.datae(!\registers|Mux12~5_combout ),
	.dataf(!\registers|Mux12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~9 .extended_lut = "off";
defparam \registers|Mux12~9 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \registers|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N18
cyclonev_lcell_comb \registers|registers[18][19]~feeder (
// Equation(s):
// \registers|registers[18][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][19]~feeder .extended_lut = "off";
defparam \registers|registers[18][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N20
dffeas \registers|registers[18][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][19] .is_wysiwyg = "true";
defparam \registers|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N44
dffeas \registers|registers[22][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][19] .is_wysiwyg = "true";
defparam \registers|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N55
dffeas \registers|registers[26][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][19] .is_wysiwyg = "true";
defparam \registers|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N56
dffeas \registers|registers[30][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][19] .is_wysiwyg = "true";
defparam \registers|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N3
cyclonev_lcell_comb \registers|Mux12~2 (
// Equation(s):
// \registers|Mux12~2_combout  = ( \registers|registers[30][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[22][19]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\registers|registers[30][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[22][19]~q ) ) ) ) # ( \registers|registers[30][19]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[18][19]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((\registers|registers[26][19]~q ))) ) ) ) # ( !\registers|registers[30][19]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[18][19]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[26][19]~q ))) ) ) )

	.dataa(!\registers|registers[18][19]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|registers[22][19]~q ),
	.datad(!\registers|registers[26][19]~q ),
	.datae(!\registers|registers[30][19]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~2 .extended_lut = "off";
defparam \registers|Mux12~2 .lut_mask = 64'h447744770C0C3F3F;
defparam \registers|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N20
dffeas \registers|registers[29][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][19] .is_wysiwyg = "true";
defparam \registers|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N24
cyclonev_lcell_comb \registers|registers[21][19]~feeder (
// Equation(s):
// \registers|registers[21][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[21][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[21][19]~feeder .extended_lut = "off";
defparam \registers|registers[21][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[21][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y14_N26
dffeas \registers|registers[21][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][19] .is_wysiwyg = "true";
defparam \registers|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N20
dffeas \registers|registers[25][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][19] .is_wysiwyg = "true";
defparam \registers|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N2
dffeas \registers|registers[17][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][19] .is_wysiwyg = "true";
defparam \registers|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \registers|Mux12~1 (
// Equation(s):
// \registers|Mux12~1_combout  = ( \registers|registers[17][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[21][19]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[29][19]~q )) ) ) ) # ( !\registers|registers[17][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[21][19]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[29][19]~q )) ) ) ) # ( \registers|registers[17][19]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[25][19]~q ) ) ) ) # ( !\registers|registers[17][19]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[25][19]~q ) ) ) )

	.dataa(!\registers|registers[29][19]~q ),
	.datab(!\registers|registers[21][19]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|registers[25][19]~q ),
	.datae(!\registers|registers[17][19]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~1 .extended_lut = "off";
defparam \registers|Mux12~1 .lut_mask = 64'h000FF0FF35353535;
defparam \registers|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N20
dffeas \registers|registers[16][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][19] .is_wysiwyg = "true";
defparam \registers|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N45
cyclonev_lcell_comb \registers|registers[20][19]~feeder (
// Equation(s):
// \registers|registers[20][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[20][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[20][19]~feeder .extended_lut = "off";
defparam \registers|registers[20][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[20][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N47
dffeas \registers|registers[20][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][19] .is_wysiwyg = "true";
defparam \registers|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N6
cyclonev_lcell_comb \registers|registers[24][19]~feeder (
// Equation(s):
// \registers|registers[24][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][19]~feeder .extended_lut = "off";
defparam \registers|registers[24][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N8
dffeas \registers|registers[24][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][19] .is_wysiwyg = "true";
defparam \registers|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N6
cyclonev_lcell_comb \registers|registers[28][19]~feeder (
// Equation(s):
// \registers|registers[28][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][19]~feeder .extended_lut = "off";
defparam \registers|registers[28][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N8
dffeas \registers|registers[28][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][19] .is_wysiwyg = "true";
defparam \registers|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N21
cyclonev_lcell_comb \registers|Mux12~0 (
// Equation(s):
// \registers|Mux12~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][19]~q  ) ) )

	.dataa(!\registers|registers[16][19]~q ),
	.datab(!\registers|registers[20][19]~q ),
	.datac(!\registers|registers[24][19]~q ),
	.datad(!\registers|registers[28][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~0 .extended_lut = "off";
defparam \registers|Mux12~0 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N56
dffeas \registers|registers[31][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][19] .is_wysiwyg = "true";
defparam \registers|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N27
cyclonev_lcell_comb \registers|registers[27][19]~feeder (
// Equation(s):
// \registers|registers[27][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][19]~feeder .extended_lut = "off";
defparam \registers|registers[27][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y21_N28
dffeas \registers|registers[27][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][19] .is_wysiwyg = "true";
defparam \registers|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y22_N54
cyclonev_lcell_comb \registers|registers[19][19]~feeder (
// Equation(s):
// \registers|registers[19][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][19]~feeder .extended_lut = "off";
defparam \registers|registers[19][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y22_N56
dffeas \registers|registers[19][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][19] .is_wysiwyg = "true";
defparam \registers|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N50
dffeas \registers|registers[23][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[19]~12_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][19] .is_wysiwyg = "true";
defparam \registers|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N57
cyclonev_lcell_comb \registers|Mux12~3 (
// Equation(s):
// \registers|Mux12~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][19]~q  ) ) )

	.dataa(!\registers|registers[31][19]~q ),
	.datab(!\registers|registers[27][19]~q ),
	.datac(!\registers|registers[19][19]~q ),
	.datad(!\registers|registers[23][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~3 .extended_lut = "off";
defparam \registers|Mux12~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N18
cyclonev_lcell_comb \registers|Mux12~4 (
// Equation(s):
// \registers|Mux12~4_combout  = ( \registers|Mux12~0_combout  & ( \registers|Mux12~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux12~1_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux12~2_combout ))) ) ) ) # ( !\registers|Mux12~0_combout  & ( \registers|Mux12~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux12~1_combout  & \instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux12~2_combout ))) ) ) ) # ( \registers|Mux12~0_combout  & ( !\registers|Mux12~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux12~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux12~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [21])))) ) ) ) # ( !\registers|Mux12~0_combout  & ( !\registers|Mux12~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux12~1_combout  & \instructions|altsyncram_component|auto_generated|q_a [21])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux12~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\registers|Mux12~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux12~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux12~0_combout ),
	.dataf(!\registers|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~4 .extended_lut = "off";
defparam \registers|Mux12~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \registers|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N48
cyclonev_lcell_comb \registers|Mux12~10 (
// Equation(s):
// \registers|Mux12~10_combout  = ( \registers|Mux12~4_combout  & ( (\registers|Mux12~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\registers|Mux12~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [25] & \registers|Mux12~9_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\registers|Mux12~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux12~10 .extended_lut = "off";
defparam \registers|Mux12~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \registers|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \Add1~65_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \Add1~65_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~62  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(!\Add1~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000AFAF000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N32
dffeas \registers|registers[14][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][18] .is_wysiwyg = "true";
defparam \registers|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N8
dffeas \registers|registers[15][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][18] .is_wysiwyg = "true";
defparam \registers|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N9
cyclonev_lcell_comb \registers|registers[13][18]~feeder (
// Equation(s):
// \registers|registers[13][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][18]~feeder .extended_lut = "off";
defparam \registers|registers[13][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \registers|registers[13][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][18] .is_wysiwyg = "true";
defparam \registers|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \registers|Mux13~7 (
// Equation(s):
// \registers|Mux13~7_combout  = ( \registers|registers[13][18]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[14][18]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[15][18]~q ))) ) ) ) # ( !\registers|registers[13][18]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[14][18]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[15][18]~q ))) ) ) ) # ( \registers|registers[13][18]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[12][18]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|registers[13][18]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[12][18]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|registers[12][18]~q ),
	.datac(!\registers|registers[14][18]~q ),
	.datad(!\registers|registers[15][18]~q ),
	.datae(!\registers|registers[13][18]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~7 .extended_lut = "off";
defparam \registers|Mux13~7 .lut_mask = 64'h222277770A5F0A5F;
defparam \registers|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N47
dffeas \registers|registers[4][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][18] .is_wysiwyg = "true";
defparam \registers|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N14
dffeas \registers|registers[5][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][18] .is_wysiwyg = "true";
defparam \registers|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \registers|registers[7][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][18] .is_wysiwyg = "true";
defparam \registers|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N14
dffeas \registers|registers[6][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][18] .is_wysiwyg = "true";
defparam \registers|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N15
cyclonev_lcell_comb \registers|Mux13~8 (
// Equation(s):
// \registers|Mux13~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][18]~q  ) ) )

	.dataa(!\registers|registers[4][18]~q ),
	.datab(!\registers|registers[5][18]~q ),
	.datac(!\registers|registers[7][18]~q ),
	.datad(!\registers|registers[6][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~8 .extended_lut = "off";
defparam \registers|Mux13~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N57
cyclonev_lcell_comb \registers|Mux13~5 (
// Equation(s):
// \registers|Mux13~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][18]~q  ) ) )

	.dataa(!\registers|registers[10][18]~q ),
	.datab(!\registers|registers[9][18]~q ),
	.datac(!\registers|registers[11][18]~q ),
	.datad(!\registers|registers[8][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~5 .extended_lut = "off";
defparam \registers|Mux13~5 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \registers|registers[2][18]~feeder (
// Equation(s):
// \registers|registers[2][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][18]~feeder .extended_lut = "off";
defparam \registers|registers[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N38
dffeas \registers|registers[2][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][18] .is_wysiwyg = "true";
defparam \registers|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \registers|registers[0][18]~feeder (
// Equation(s):
// \registers|registers[0][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][18]~feeder .extended_lut = "off";
defparam \registers|registers[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N26
dffeas \registers|registers[0][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][18] .is_wysiwyg = "true";
defparam \registers|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \registers|registers[1][18]~feeder (
// Equation(s):
// \registers|registers[1][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][18]~feeder .extended_lut = "off";
defparam \registers|registers[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N44
dffeas \registers|registers[1][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][18] .is_wysiwyg = "true";
defparam \registers|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N41
dffeas \registers|registers[3][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[18]~11_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][18] .is_wysiwyg = "true";
defparam \registers|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \registers|Mux13~6 (
// Equation(s):
// \registers|Mux13~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][18]~q  ) ) )

	.dataa(!\registers|registers[2][18]~q ),
	.datab(!\registers|registers[0][18]~q ),
	.datac(!\registers|registers[1][18]~q ),
	.datad(!\registers|registers[3][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~6 .extended_lut = "off";
defparam \registers|Mux13~6 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N36
cyclonev_lcell_comb \registers|Mux13~9 (
// Equation(s):
// \registers|Mux13~9_combout  = ( \registers|Mux13~5_combout  & ( \registers|Mux13~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux13~8_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux13~7_combout ))) ) ) ) # ( !\registers|Mux13~5_combout  & ( \registers|Mux13~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux13~8_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux13~7_combout )))) ) ) ) # ( \registers|Mux13~5_combout  & ( !\registers|Mux13~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\instructions|altsyncram_component|auto_generated|q_a [24])) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux13~8_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux13~7_combout )))) ) ) ) # ( !\registers|Mux13~5_combout  & ( !\registers|Mux13~6_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux13~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux13~7_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux13~7_combout ),
	.datad(!\registers|Mux13~8_combout ),
	.datae(!\registers|Mux13~5_combout ),
	.dataf(!\registers|Mux13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~9 .extended_lut = "off";
defparam \registers|Mux13~9 .lut_mask = 64'h0145236789CDABEF;
defparam \registers|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N27
cyclonev_lcell_comb \registers|Mux13~1 (
// Equation(s):
// \registers|Mux13~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][18]~q  ) ) )

	.dataa(!\registers|registers[17][18]~q ),
	.datab(!\registers|registers[21][18]~q ),
	.datac(!\registers|registers[25][18]~q ),
	.datad(!\registers|registers[29][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~1 .extended_lut = "off";
defparam \registers|Mux13~1 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N45
cyclonev_lcell_comb \registers|Mux13~2 (
// Equation(s):
// \registers|Mux13~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][18]~q  ) ) )

	.dataa(!\registers|registers[26][18]~q ),
	.datab(!\registers|registers[30][18]~q ),
	.datac(!\registers|registers[22][18]~q ),
	.datad(!\registers|registers[18][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~2 .extended_lut = "off";
defparam \registers|Mux13~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N3
cyclonev_lcell_comb \registers|Mux13~0 (
// Equation(s):
// \registers|Mux13~0_combout  = ( \registers|registers[16][18]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[20][18]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[28][18]~q ))) ) ) ) # ( !\registers|registers[16][18]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[20][18]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[28][18]~q ))) ) ) ) # ( \registers|registers[16][18]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[24][18]~q ) ) ) ) # ( !\registers|registers[16][18]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[24][18]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|registers[20][18]~q ),
	.datac(!\registers|registers[24][18]~q ),
	.datad(!\registers|registers[28][18]~q ),
	.datae(!\registers|registers[16][18]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~0 .extended_lut = "off";
defparam \registers|Mux13~0 .lut_mask = 64'h0505AFAF22772277;
defparam \registers|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N45
cyclonev_lcell_comb \registers|Mux13~3 (
// Equation(s):
// \registers|Mux13~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][18]~q  ) ) )

	.dataa(!\registers|registers[19][18]~q ),
	.datab(!\registers|registers[27][18]~q ),
	.datac(!\registers|registers[31][18]~q ),
	.datad(!\registers|registers[23][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~3 .extended_lut = "off";
defparam \registers|Mux13~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N45
cyclonev_lcell_comb \registers|Mux13~4 (
// Equation(s):
// \registers|Mux13~4_combout  = ( \registers|Mux13~0_combout  & ( \registers|Mux13~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux13~1_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux13~2_combout )))) ) ) ) # ( !\registers|Mux13~0_combout  & ( \registers|Mux13~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux13~1_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux13~2_combout )))) ) ) ) # ( \registers|Mux13~0_combout  & ( !\registers|Mux13~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux13~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux13~2_combout  & !\instructions|altsyncram_component|auto_generated|q_a 
// [21])))) ) ) ) # ( !\registers|Mux13~0_combout  & ( !\registers|Mux13~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux13~1_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [21])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux13~2_combout  & !\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\registers|Mux13~1_combout ),
	.datac(!\registers|Mux13~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux13~0_combout ),
	.dataf(!\registers|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~4 .extended_lut = "off";
defparam \registers|Mux13~4 .lut_mask = 64'h0522AF220577AF77;
defparam \registers|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \registers|Mux13~10 (
// Equation(s):
// \registers|Mux13~10_combout  = ( \registers|Mux13~9_combout  & ( \registers|Mux13~4_combout  ) ) # ( !\registers|Mux13~9_combout  & ( \registers|Mux13~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( 
// \registers|Mux13~9_combout  & ( !\registers|Mux13~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\registers|Mux13~9_combout ),
	.dataf(!\registers|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux13~10 .extended_lut = "off";
defparam \registers|Mux13~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \registers|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \pcAddr[18]~18 (
// Equation(s):
// \pcAddr[18]~18_combout  = ( \registers|Mux13~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~65_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( 
// !\registers|Mux13~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~65_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( \registers|Mux13~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\Add0~65_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\registers|Mux13~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add0~65_sumout ) ) ) )

	.dataa(!\isJump~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\Add0~65_sumout ),
	.datad(!\Add1~65_sumout ),
	.datae(!\registers|Mux13~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[18]~18 .extended_lut = "off";
defparam \pcAddr[18]~18 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \pcAddr[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N56
dffeas \program_counter|q[18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[18]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[18] .is_wysiwyg = "true";
defparam \program_counter|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \program_counter|q [18] ) + ( GND ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( \program_counter|q [18] ) + ( GND ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \Add1~69_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( \Add1~69_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~66  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Add1~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000AAFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \pcAddr[19]~19 (
// Equation(s):
// \pcAddr[19]~19_combout  = ( \Add0~69_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~69_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( !\Add0~69_sumout  & ( 
// \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~69_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( \Add0~69_sumout  & ( !\program_counter|q[24]~0_combout  & ( 
// (!\isJump~0_combout ) # (\registers|Mux12~10_combout ) ) ) ) # ( !\Add0~69_sumout  & ( !\program_counter|q[24]~0_combout  & ( (\registers|Mux12~10_combout  & \isJump~0_combout ) ) ) )

	.dataa(!\registers|Mux12~10_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\Add1~69_sumout ),
	.datad(!\isJump~0_combout ),
	.datae(!\Add0~69_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[19]~19 .extended_lut = "off";
defparam \pcAddr[19]~19 .lut_mask = 64'h0055FF550F330F33;
defparam \pcAddr[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N50
dffeas \program_counter|q[19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[19]~19_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[19] .is_wysiwyg = "true";
defparam \program_counter|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N51
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \program_counter|q [19] ) + ( GND ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \program_counter|q [19] ) + ( GND ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \Add1~73_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \Add1~73_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~70  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(!\Add1~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000AFAF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N50
dffeas \registers|registers[14][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][20] .is_wysiwyg = "true";
defparam \registers|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N3
cyclonev_lcell_comb \registers|registers[12][20]~feeder (
// Equation(s):
// \registers|registers[12][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][20]~feeder .extended_lut = "off";
defparam \registers|registers[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \registers|registers[12][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][20] .is_wysiwyg = "true";
defparam \registers|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N26
dffeas \registers|registers[15][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][20] .is_wysiwyg = "true";
defparam \registers|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N35
dffeas \registers|registers[13][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][20] .is_wysiwyg = "true";
defparam \registers|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N51
cyclonev_lcell_comb \registers|Mux11~7 (
// Equation(s):
// \registers|Mux11~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][20]~q  ) ) )

	.dataa(!\registers|registers[14][20]~q ),
	.datab(!\registers|registers[12][20]~q ),
	.datac(!\registers|registers[15][20]~q ),
	.datad(!\registers|registers[13][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~7 .extended_lut = "off";
defparam \registers|Mux11~7 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N20
dffeas \registers|registers[5][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][20] .is_wysiwyg = "true";
defparam \registers|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N52
dffeas \registers|registers[4][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][20] .is_wysiwyg = "true";
defparam \registers|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N44
dffeas \registers|registers[6][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][20] .is_wysiwyg = "true";
defparam \registers|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N35
dffeas \registers|registers[7][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][20] .is_wysiwyg = "true";
defparam \registers|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N21
cyclonev_lcell_comb \registers|Mux11~8 (
// Equation(s):
// \registers|Mux11~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][20]~q  ) ) )

	.dataa(!\registers|registers[5][20]~q ),
	.datab(!\registers|registers[4][20]~q ),
	.datac(!\registers|registers[6][20]~q ),
	.datad(!\registers|registers[7][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~8 .extended_lut = "off";
defparam \registers|Mux11~8 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N32
dffeas \registers|registers[11][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][20] .is_wysiwyg = "true";
defparam \registers|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N8
dffeas \registers|registers[10][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][20] .is_wysiwyg = "true";
defparam \registers|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N1
dffeas \registers|registers[8][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][20] .is_wysiwyg = "true";
defparam \registers|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N9
cyclonev_lcell_comb \registers|Mux11~5 (
// Equation(s):
// \registers|Mux11~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][20]~q  ) ) )

	.dataa(!\registers|registers[9][20]~q ),
	.datab(!\registers|registers[11][20]~q ),
	.datac(!\registers|registers[10][20]~q ),
	.datad(!\registers|registers[8][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~5 .extended_lut = "off";
defparam \registers|Mux11~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \registers|registers[1][20]~feeder (
// Equation(s):
// \registers|registers[1][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][20]~feeder .extended_lut = "off";
defparam \registers|registers[1][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \registers|registers[1][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][20] .is_wysiwyg = "true";
defparam \registers|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \registers|registers[3][20]~feeder (
// Equation(s):
// \registers|registers[3][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][20]~feeder .extended_lut = "off";
defparam \registers|registers[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N14
dffeas \registers|registers[3][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][20] .is_wysiwyg = "true";
defparam \registers|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N51
cyclonev_lcell_comb \registers|registers[0][20]~feeder (
// Equation(s):
// \registers|registers[0][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][20]~feeder .extended_lut = "off";
defparam \registers|registers[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N52
dffeas \registers|registers[0][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][20] .is_wysiwyg = "true";
defparam \registers|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \registers|registers[2][20]~feeder (
// Equation(s):
// \registers|registers[2][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][20]~feeder .extended_lut = "off";
defparam \registers|registers[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \registers|registers[2][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][20] .is_wysiwyg = "true";
defparam \registers|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N9
cyclonev_lcell_comb \registers|Mux11~6 (
// Equation(s):
// \registers|Mux11~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][20]~q  ) ) )

	.dataa(!\registers|registers[1][20]~q ),
	.datab(!\registers|registers[3][20]~q ),
	.datac(!\registers|registers[0][20]~q ),
	.datad(!\registers|registers[2][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~6 .extended_lut = "off";
defparam \registers|Mux11~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N30
cyclonev_lcell_comb \registers|Mux11~9 (
// Equation(s):
// \registers|Mux11~9_combout  = ( \registers|Mux11~5_combout  & ( \registers|Mux11~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux11~8_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux11~7_combout ))) ) ) ) # ( !\registers|Mux11~5_combout  & ( \registers|Mux11~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux11~8_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux11~7_combout )))) ) ) ) # ( \registers|Mux11~5_combout  & ( !\registers|Mux11~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux11~8_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux11~7_combout )))) ) ) ) # ( !\registers|Mux11~5_combout  & ( !\registers|Mux11~6_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux11~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux11~7_combout )))) ) ) )

	.dataa(!\registers|Mux11~7_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux11~8_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|Mux11~5_combout ),
	.dataf(!\registers|Mux11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~9 .extended_lut = "off";
defparam \registers|Mux11~9 .lut_mask = 64'h031103DDCF11CFDD;
defparam \registers|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \registers|registers[27][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][20] .is_wysiwyg = "true";
defparam \registers|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N32
dffeas \registers|registers[31][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][20] .is_wysiwyg = "true";
defparam \registers|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N51
cyclonev_lcell_comb \registers|registers[19][20]~feeder (
// Equation(s):
// \registers|registers[19][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][20]~feeder .extended_lut = "off";
defparam \registers|registers[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N53
dffeas \registers|registers[19][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][20] .is_wysiwyg = "true";
defparam \registers|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N2
dffeas \registers|registers[23][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][20] .is_wysiwyg = "true";
defparam \registers|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N33
cyclonev_lcell_comb \registers|Mux11~3 (
// Equation(s):
// \registers|Mux11~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][20]~q  ) ) )

	.dataa(!\registers|registers[27][20]~q ),
	.datab(!\registers|registers[31][20]~q ),
	.datac(!\registers|registers[19][20]~q ),
	.datad(!\registers|registers[23][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~3 .extended_lut = "off";
defparam \registers|Mux11~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N51
cyclonev_lcell_comb \registers|registers[16][20]~feeder (
// Equation(s):
// \registers|registers[16][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][20]~feeder .extended_lut = "off";
defparam \registers|registers[16][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N53
dffeas \registers|registers[16][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][20] .is_wysiwyg = "true";
defparam \registers|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N9
cyclonev_lcell_comb \registers|registers[24][20]~feeder (
// Equation(s):
// \registers|registers[24][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][20]~feeder .extended_lut = "off";
defparam \registers|registers[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \registers|registers[24][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][20] .is_wysiwyg = "true";
defparam \registers|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \registers|registers[20][20]~feeder (
// Equation(s):
// \registers|registers[20][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[20][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[20][20]~feeder .extended_lut = "off";
defparam \registers|registers[20][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[20][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N38
dffeas \registers|registers[20][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[20][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][20] .is_wysiwyg = "true";
defparam \registers|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \registers|registers[28][20]~feeder (
// Equation(s):
// \registers|registers[28][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][20]~feeder .extended_lut = "off";
defparam \registers|registers[28][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \registers|registers[28][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][20] .is_wysiwyg = "true";
defparam \registers|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \registers|Mux11~0 (
// Equation(s):
// \registers|Mux11~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][20]~q  ) ) )

	.dataa(!\registers|registers[16][20]~q ),
	.datab(!\registers|registers[24][20]~q ),
	.datac(!\registers|registers[20][20]~q ),
	.datad(!\registers|registers[28][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~0 .extended_lut = "off";
defparam \registers|Mux11~0 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N54
cyclonev_lcell_comb \registers|registers[22][20]~feeder (
// Equation(s):
// \registers|registers[22][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[22][20]~feeder .extended_lut = "off";
defparam \registers|registers[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N56
dffeas \registers|registers[22][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][20] .is_wysiwyg = "true";
defparam \registers|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N47
dffeas \registers|registers[26][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][20] .is_wysiwyg = "true";
defparam \registers|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N21
cyclonev_lcell_comb \registers|registers[30][20]~feeder (
// Equation(s):
// \registers|registers[30][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][20]~feeder .extended_lut = "off";
defparam \registers|registers[30][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \registers|registers[30][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][20] .is_wysiwyg = "true";
defparam \registers|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \registers|registers[18][20]~feeder (
// Equation(s):
// \registers|registers[18][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][20]~feeder .extended_lut = "off";
defparam \registers|registers[18][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N26
dffeas \registers|registers[18][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][20] .is_wysiwyg = "true";
defparam \registers|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N36
cyclonev_lcell_comb \registers|Mux11~2 (
// Equation(s):
// \registers|Mux11~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][20]~q  ) ) )

	.dataa(!\registers|registers[22][20]~q ),
	.datab(!\registers|registers[26][20]~q ),
	.datac(!\registers|registers[30][20]~q ),
	.datad(!\registers|registers[18][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~2 .extended_lut = "off";
defparam \registers|Mux11~2 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \registers|registers[17][20]~feeder (
// Equation(s):
// \registers|registers[17][20]~feeder_combout  = ( \writeData[20]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[20]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][20]~feeder .extended_lut = "off";
defparam \registers|registers[17][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \registers|registers[17][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][20] .is_wysiwyg = "true";
defparam \registers|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N14
dffeas \registers|registers[21][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][20] .is_wysiwyg = "true";
defparam \registers|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N38
dffeas \registers|registers[29][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][20] .is_wysiwyg = "true";
defparam \registers|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N47
dffeas \registers|registers[25][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][20] .is_wysiwyg = "true";
defparam \registers|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \registers|Mux11~1 (
// Equation(s):
// \registers|Mux11~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][20]~q  ) ) )

	.dataa(!\registers|registers[17][20]~q ),
	.datab(!\registers|registers[21][20]~q ),
	.datac(!\registers|registers[29][20]~q ),
	.datad(!\registers|registers[25][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~1 .extended_lut = "off";
defparam \registers|Mux11~1 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N18
cyclonev_lcell_comb \registers|Mux11~4 (
// Equation(s):
// \registers|Mux11~4_combout  = ( \registers|Mux11~2_combout  & ( \registers|Mux11~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux11~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux11~3_combout ))) ) ) ) # ( !\registers|Mux11~2_combout  & ( \registers|Mux11~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux11~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux11~3_combout  & 
// (\instructions|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \registers|Mux11~2_combout  & ( !\registers|Mux11~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|Mux11~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux11~3_combout 
// ))) ) ) ) # ( !\registers|Mux11~2_combout  & ( !\registers|Mux11~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|Mux11~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux11~3_combout  & (\instructions|altsyncram_component|auto_generated|q_a [21]))) ) ) )

	.dataa(!\registers|Mux11~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\registers|Mux11~0_combout ),
	.datae(!\registers|Mux11~2_combout ),
	.dataf(!\registers|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~4 .extended_lut = "off";
defparam \registers|Mux11~4 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \registers|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N9
cyclonev_lcell_comb \registers|Mux11~10 (
// Equation(s):
// \registers|Mux11~10_combout  = ( \registers|Mux11~4_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux11~9_combout ) ) ) # ( !\registers|Mux11~4_combout  & ( (\registers|Mux11~9_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux11~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\registers|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux11~10 .extended_lut = "off";
defparam \registers|Mux11~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \registers|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \pcAddr[20]~20 (
// Equation(s):
// \pcAddr[20]~20_combout  = ( \registers|Mux11~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~73_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( 
// !\registers|Mux11~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~73_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \registers|Mux11~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add0~73_sumout ) ) ) ) # ( !\registers|Mux11~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (\Add0~73_sumout  & !\isJump~0_combout ) ) ) )

	.dataa(!\Add1~73_sumout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\Add0~73_sumout ),
	.datad(!\isJump~0_combout ),
	.datae(!\registers|Mux11~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[20]~20 .extended_lut = "off";
defparam \pcAddr[20]~20 .lut_mask = 64'h0F000FFF55335533;
defparam \pcAddr[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N50
dffeas \program_counter|q[20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[20]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[20] .is_wysiwyg = "true";
defparam \program_counter|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \program_counter|q [20] ) + ( GND ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( \program_counter|q [20] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N59
dffeas \registers|registers[25][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][23] .is_wysiwyg = "true";
defparam \registers|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \registers|registers[17][23]~feeder (
// Equation(s):
// \registers|registers[17][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][23]~feeder .extended_lut = "off";
defparam \registers|registers[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N14
dffeas \registers|registers[17][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][23] .is_wysiwyg = "true";
defparam \registers|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N32
dffeas \registers|registers[21][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][23] .is_wysiwyg = "true";
defparam \registers|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N26
dffeas \registers|registers[29][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][23] .is_wysiwyg = "true";
defparam \registers|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N21
cyclonev_lcell_comb \registers|Mux8~1 (
// Equation(s):
// \registers|Mux8~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][23]~q  ) ) )

	.dataa(!\registers|registers[25][23]~q ),
	.datab(!\registers|registers[17][23]~q ),
	.datac(!\registers|registers[21][23]~q ),
	.datad(!\registers|registers[29][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~1 .extended_lut = "off";
defparam \registers|Mux8~1 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N56
dffeas \registers|registers[19][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][23] .is_wysiwyg = "true";
defparam \registers|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N39
cyclonev_lcell_comb \registers|registers[23][23]~feeder (
// Equation(s):
// \registers|registers[23][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][23]~feeder .extended_lut = "off";
defparam \registers|registers[23][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N41
dffeas \registers|registers[23][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][23] .is_wysiwyg = "true";
defparam \registers|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \registers|registers[27][23]~feeder (
// Equation(s):
// \registers|registers[27][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][23]~feeder .extended_lut = "off";
defparam \registers|registers[27][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N44
dffeas \registers|registers[27][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][23] .is_wysiwyg = "true";
defparam \registers|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N54
cyclonev_lcell_comb \registers|registers[31][23]~feeder (
// Equation(s):
// \registers|registers[31][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][23]~feeder .extended_lut = "off";
defparam \registers|registers[31][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N56
dffeas \registers|registers[31][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][23] .is_wysiwyg = "true";
defparam \registers|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N9
cyclonev_lcell_comb \registers|Mux8~3 (
// Equation(s):
// \registers|Mux8~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][23]~q  ) ) )

	.dataa(!\registers|registers[19][23]~q ),
	.datab(!\registers|registers[23][23]~q ),
	.datac(!\registers|registers[27][23]~q ),
	.datad(!\registers|registers[31][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~3 .extended_lut = "off";
defparam \registers|Mux8~3 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \registers|registers[18][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][23] .is_wysiwyg = "true";
defparam \registers|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \registers|registers[22][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][23] .is_wysiwyg = "true";
defparam \registers|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N50
dffeas \registers|registers[26][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][23] .is_wysiwyg = "true";
defparam \registers|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N56
dffeas \registers|registers[30][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][23] .is_wysiwyg = "true";
defparam \registers|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \registers|Mux8~2 (
// Equation(s):
// \registers|Mux8~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][23]~q  ) ) )

	.dataa(!\registers|registers[18][23]~q ),
	.datab(!\registers|registers[22][23]~q ),
	.datac(!\registers|registers[26][23]~q ),
	.datad(!\registers|registers[30][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~2 .extended_lut = "off";
defparam \registers|Mux8~2 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N48
cyclonev_lcell_comb \registers|registers[20][23]~feeder (
// Equation(s):
// \registers|registers[20][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[20][23]~feeder .extended_lut = "off";
defparam \registers|registers[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N50
dffeas \registers|registers[20][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][23] .is_wysiwyg = "true";
defparam \registers|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \registers|registers[24][23]~feeder (
// Equation(s):
// \registers|registers[24][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][23]~feeder .extended_lut = "off";
defparam \registers|registers[24][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \registers|registers[24][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][23] .is_wysiwyg = "true";
defparam \registers|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N42
cyclonev_lcell_comb \registers|registers[16][23]~feeder (
// Equation(s):
// \registers|registers[16][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][23]~feeder .extended_lut = "off";
defparam \registers|registers[16][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N44
dffeas \registers|registers[16][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][23] .is_wysiwyg = "true";
defparam \registers|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \registers|registers[28][23]~feeder (
// Equation(s):
// \registers|registers[28][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][23]~feeder .extended_lut = "off";
defparam \registers|registers[28][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N2
dffeas \registers|registers[28][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][23] .is_wysiwyg = "true";
defparam \registers|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N27
cyclonev_lcell_comb \registers|Mux8~0 (
// Equation(s):
// \registers|Mux8~0_combout  = ( \registers|registers[28][23]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[24][23]~q ) ) ) ) # ( 
// !\registers|registers[28][23]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[24][23]~q  & !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \registers|registers[28][23]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[16][23]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[20][23]~q )) ) ) ) # ( !\registers|registers[28][23]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[16][23]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[20][23]~q )) ) ) )

	.dataa(!\registers|registers[20][23]~q ),
	.datab(!\registers|registers[24][23]~q ),
	.datac(!\registers|registers[16][23]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\registers|registers[28][23]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~0 .extended_lut = "off";
defparam \registers|Mux8~0 .lut_mask = 64'h0F550F55330033FF;
defparam \registers|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N27
cyclonev_lcell_comb \registers|Mux8~4 (
// Equation(s):
// \registers|Mux8~4_combout  = ( \registers|Mux8~2_combout  & ( \registers|Mux8~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux8~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux8~3_combout )))) ) ) ) # ( !\registers|Mux8~2_combout  & ( \registers|Mux8~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux8~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux8~3_combout ))))) ) ) ) # ( \registers|Mux8~2_combout  & ( !\registers|Mux8~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux8~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux8~3_combout ))))) ) ) ) # ( !\registers|Mux8~2_combout  & ( !\registers|Mux8~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux8~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux8~3_combout ))))) ) ) )

	.dataa(!\registers|Mux8~1_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|Mux8~3_combout ),
	.datae(!\registers|Mux8~2_combout ),
	.dataf(!\registers|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~4 .extended_lut = "off";
defparam \registers|Mux8~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \registers|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N36
cyclonev_lcell_comb \registers|registers[14][23]~feeder (
// Equation(s):
// \registers|registers[14][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][23]~feeder .extended_lut = "off";
defparam \registers|registers[14][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N38
dffeas \registers|registers[14][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][23] .is_wysiwyg = "true";
defparam \registers|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N6
cyclonev_lcell_comb \registers|registers[12][23]~feeder (
// Equation(s):
// \registers|registers[12][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][23]~feeder .extended_lut = "off";
defparam \registers|registers[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N8
dffeas \registers|registers[12][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][23] .is_wysiwyg = "true";
defparam \registers|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \registers|registers[13][23]~feeder (
// Equation(s):
// \registers|registers[13][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][23]~feeder .extended_lut = "off";
defparam \registers|registers[13][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N26
dffeas \registers|registers[13][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][23] .is_wysiwyg = "true";
defparam \registers|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N0
cyclonev_lcell_comb \registers|registers[15][23]~feeder (
// Equation(s):
// \registers|registers[15][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[15][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[15][23]~feeder .extended_lut = "off";
defparam \registers|registers[15][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[15][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N2
dffeas \registers|registers[15][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][23] .is_wysiwyg = "true";
defparam \registers|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N15
cyclonev_lcell_comb \registers|Mux8~7 (
// Equation(s):
// \registers|Mux8~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][23]~q  ) ) )

	.dataa(!\registers|registers[14][23]~q ),
	.datab(!\registers|registers[12][23]~q ),
	.datac(!\registers|registers[13][23]~q ),
	.datad(!\registers|registers[15][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~7 .extended_lut = "off";
defparam \registers|Mux8~7 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \registers|registers[3][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][23] .is_wysiwyg = "true";
defparam \registers|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N41
dffeas \registers|registers[2][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][23] .is_wysiwyg = "true";
defparam \registers|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N35
dffeas \registers|registers[1][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][23] .is_wysiwyg = "true";
defparam \registers|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N39
cyclonev_lcell_comb \registers|registers[0][23]~feeder (
// Equation(s):
// \registers|registers[0][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][23]~feeder .extended_lut = "off";
defparam \registers|registers[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N41
dffeas \registers|registers[0][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][23] .is_wysiwyg = "true";
defparam \registers|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N15
cyclonev_lcell_comb \registers|Mux8~6 (
// Equation(s):
// \registers|Mux8~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][23]~q  ) ) )

	.dataa(!\registers|registers[3][23]~q ),
	.datab(!\registers|registers[2][23]~q ),
	.datac(!\registers|registers[1][23]~q ),
	.datad(!\registers|registers[0][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~6 .extended_lut = "off";
defparam \registers|Mux8~6 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N10
dffeas \registers|registers[4][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][23] .is_wysiwyg = "true";
defparam \registers|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \registers|registers[7][23]~feeder (
// Equation(s):
// \registers|registers[7][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[7][23]~feeder .extended_lut = "off";
defparam \registers|registers[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N32
dffeas \registers|registers[7][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][23] .is_wysiwyg = "true";
defparam \registers|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N14
dffeas \registers|registers[6][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][23] .is_wysiwyg = "true";
defparam \registers|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N45
cyclonev_lcell_comb \registers|Mux8~8 (
// Equation(s):
// \registers|Mux8~8_combout  = ( \registers|registers[6][23]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[5][23]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[7][23]~q ))) ) ) ) # ( !\registers|registers[6][23]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[5][23]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[7][23]~q ))) ) ) ) # ( \registers|registers[6][23]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[4][23]~q ) ) ) ) # ( !\registers|registers[6][23]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[4][23]~q  & !\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\registers|registers[4][23]~q ),
	.datab(!\registers|registers[5][23]~q ),
	.datac(!\registers|registers[7][23]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[6][23]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~8 .extended_lut = "off";
defparam \registers|Mux8~8 .lut_mask = 64'h550055FF330F330F;
defparam \registers|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N3
cyclonev_lcell_comb \registers|registers[10][23]~feeder (
// Equation(s):
// \registers|registers[10][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][23]~feeder .extended_lut = "off";
defparam \registers|registers[10][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \registers|registers[10][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][23] .is_wysiwyg = "true";
defparam \registers|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N6
cyclonev_lcell_comb \registers|registers[9][23]~feeder (
// Equation(s):
// \registers|registers[9][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][23]~feeder .extended_lut = "off";
defparam \registers|registers[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N8
dffeas \registers|registers[9][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][23] .is_wysiwyg = "true";
defparam \registers|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N14
dffeas \registers|registers[11][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[23]~16_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][23] .is_wysiwyg = "true";
defparam \registers|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N18
cyclonev_lcell_comb \registers|registers[8][23]~feeder (
// Equation(s):
// \registers|registers[8][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][23]~feeder .extended_lut = "off";
defparam \registers|registers[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N20
dffeas \registers|registers[8][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][23] .is_wysiwyg = "true";
defparam \registers|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N33
cyclonev_lcell_comb \registers|Mux8~5 (
// Equation(s):
// \registers|Mux8~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][23]~q  ) ) )

	.dataa(!\registers|registers[10][23]~q ),
	.datab(!\registers|registers[9][23]~q ),
	.datac(!\registers|registers[11][23]~q ),
	.datad(!\registers|registers[8][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~5 .extended_lut = "off";
defparam \registers|Mux8~5 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N54
cyclonev_lcell_comb \registers|Mux8~9 (
// Equation(s):
// \registers|Mux8~9_combout  = ( \registers|Mux8~8_combout  & ( \registers|Mux8~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|Mux8~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux8~7_combout ))) ) ) ) # ( !\registers|Mux8~8_combout  & ( \registers|Mux8~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux8~6_combout  & !\instructions|altsyncram_component|auto_generated|q_a [23])))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux8~7_combout ))) ) ) ) # ( \registers|Mux8~8_combout  & ( !\registers|Mux8~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|Mux8~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux8~7_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [23])))) 
// ) ) ) # ( !\registers|Mux8~8_combout  & ( !\registers|Mux8~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux8~6_combout  & !\instructions|altsyncram_component|auto_generated|q_a [23])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux8~7_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|Mux8~7_combout ),
	.datac(!\registers|Mux8~6_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\registers|Mux8~8_combout ),
	.dataf(!\registers|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~9 .extended_lut = "off";
defparam \registers|Mux8~9 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \registers|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \registers|Mux8~10 (
// Equation(s):
// \registers|Mux8~10_combout  = ( \registers|Mux8~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux8~4_combout ) ) ) # ( !\registers|Mux8~9_combout  & ( (\registers|Mux8~4_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux8~4_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\registers|Mux8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux8~10 .extended_lut = "off";
defparam \registers|Mux8~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \registers|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N15
cyclonev_lcell_comb \registers|registers[4][22]~feeder (
// Equation(s):
// \registers|registers[4][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][22]~feeder .extended_lut = "off";
defparam \registers|registers[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \registers|registers[4][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][22] .is_wysiwyg = "true";
defparam \registers|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N44
dffeas \registers|registers[7][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][22] .is_wysiwyg = "true";
defparam \registers|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N8
dffeas \registers|registers[5][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][22] .is_wysiwyg = "true";
defparam \registers|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \registers|registers[6][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][22] .is_wysiwyg = "true";
defparam \registers|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N9
cyclonev_lcell_comb \registers|Mux9~8 (
// Equation(s):
// \registers|Mux9~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][22]~q  ) ) )

	.dataa(!\registers|registers[4][22]~q ),
	.datab(!\registers|registers[7][22]~q ),
	.datac(!\registers|registers[5][22]~q ),
	.datad(!\registers|registers[6][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~8 .extended_lut = "off";
defparam \registers|Mux9~8 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N51
cyclonev_lcell_comb \registers|registers[8][22]~feeder (
// Equation(s):
// \registers|registers[8][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][22]~feeder .extended_lut = "off";
defparam \registers|registers[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N53
dffeas \registers|registers[8][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][22] .is_wysiwyg = "true";
defparam \registers|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N41
dffeas \registers|registers[11][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][22] .is_wysiwyg = "true";
defparam \registers|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N30
cyclonev_lcell_comb \registers|registers[10][22]~feeder (
// Equation(s):
// \registers|registers[10][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][22]~feeder .extended_lut = "off";
defparam \registers|registers[10][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N32
dffeas \registers|registers[10][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][22] .is_wysiwyg = "true";
defparam \registers|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N36
cyclonev_lcell_comb \registers|Mux9~5 (
// Equation(s):
// \registers|Mux9~5_combout  = ( \registers|registers[9][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[11][22]~q ) ) ) ) # ( 
// !\registers|registers[9][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[11][22]~q  & \instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \registers|registers[9][22]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[8][22]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|registers[10][22]~q ))) ) ) ) # ( !\registers|registers[9][22]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[8][22]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[10][22]~q ))) ) ) )

	.dataa(!\registers|registers[8][22]~q ),
	.datab(!\registers|registers[11][22]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|registers[10][22]~q ),
	.datae(!\registers|registers[9][22]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~5 .extended_lut = "off";
defparam \registers|Mux9~5 .lut_mask = 64'h505F505F0303F3F3;
defparam \registers|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N2
dffeas \registers|registers[14][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][22] .is_wysiwyg = "true";
defparam \registers|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N39
cyclonev_lcell_comb \registers|registers[13][22]~feeder (
// Equation(s):
// \registers|registers[13][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][22]~feeder .extended_lut = "off";
defparam \registers|registers[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N41
dffeas \registers|registers[13][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][22] .is_wysiwyg = "true";
defparam \registers|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N44
dffeas \registers|registers[15][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][22] .is_wysiwyg = "true";
defparam \registers|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \registers|registers[12][22]~feeder (
// Equation(s):
// \registers|registers[12][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][22]~feeder .extended_lut = "off";
defparam \registers|registers[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N49
dffeas \registers|registers[12][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][22] .is_wysiwyg = "true";
defparam \registers|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N3
cyclonev_lcell_comb \registers|Mux9~7 (
// Equation(s):
// \registers|Mux9~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][22]~q  ) ) )

	.dataa(!\registers|registers[14][22]~q ),
	.datab(!\registers|registers[13][22]~q ),
	.datac(!\registers|registers[15][22]~q ),
	.datad(!\registers|registers[12][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~7 .extended_lut = "off";
defparam \registers|Mux9~7 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N56
dffeas \registers|registers[3][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][22] .is_wysiwyg = "true";
defparam \registers|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N26
dffeas \registers|registers[1][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][22] .is_wysiwyg = "true";
defparam \registers|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N51
cyclonev_lcell_comb \registers|registers[0][22]~feeder (
// Equation(s):
// \registers|registers[0][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][22]~feeder .extended_lut = "off";
defparam \registers|registers[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N52
dffeas \registers|registers[0][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][22] .is_wysiwyg = "true";
defparam \registers|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N50
dffeas \registers|registers[2][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][22] .is_wysiwyg = "true";
defparam \registers|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N57
cyclonev_lcell_comb \registers|Mux9~6 (
// Equation(s):
// \registers|Mux9~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][22]~q  ) ) )

	.dataa(!\registers|registers[3][22]~q ),
	.datab(!\registers|registers[1][22]~q ),
	.datac(!\registers|registers[0][22]~q ),
	.datad(!\registers|registers[2][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~6 .extended_lut = "off";
defparam \registers|Mux9~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N36
cyclonev_lcell_comb \registers|Mux9~9 (
// Equation(s):
// \registers|Mux9~9_combout  = ( \registers|Mux9~7_combout  & ( \registers|Mux9~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux9~5_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux9~8_combout ))) ) ) ) # ( !\registers|Mux9~7_combout  & ( \registers|Mux9~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux9~5_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux9~8_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \registers|Mux9~7_combout  & ( !\registers|Mux9~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux9~5_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux9~8_combout ))) 
// ) ) ) # ( !\registers|Mux9~7_combout  & ( !\registers|Mux9~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux9~5_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux9~8_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [24]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|Mux9~8_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|Mux9~5_combout ),
	.datae(!\registers|Mux9~7_combout ),
	.dataf(!\registers|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~9 .extended_lut = "off";
defparam \registers|Mux9~9 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \registers|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \registers|registers[16][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][22] .is_wysiwyg = "true";
defparam \registers|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N32
dffeas \registers|registers[24][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][22] .is_wysiwyg = "true";
defparam \registers|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N38
dffeas \registers|registers[20][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][22] .is_wysiwyg = "true";
defparam \registers|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N50
dffeas \registers|registers[28][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][22] .is_wysiwyg = "true";
defparam \registers|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N9
cyclonev_lcell_comb \registers|Mux9~0 (
// Equation(s):
// \registers|Mux9~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][22]~q  ) ) )

	.dataa(!\registers|registers[16][22]~q ),
	.datab(!\registers|registers[24][22]~q ),
	.datac(!\registers|registers[20][22]~q ),
	.datad(!\registers|registers[28][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~0 .extended_lut = "off";
defparam \registers|Mux9~0 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N3
cyclonev_lcell_comb \registers|registers[25][22]~feeder (
// Equation(s):
// \registers|registers[25][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][22]~feeder .extended_lut = "off";
defparam \registers|registers[25][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N4
dffeas \registers|registers[25][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][22] .is_wysiwyg = "true";
defparam \registers|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N44
dffeas \registers|registers[21][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][22] .is_wysiwyg = "true";
defparam \registers|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N20
dffeas \registers|registers[17][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][22] .is_wysiwyg = "true";
defparam \registers|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N14
dffeas \registers|registers[29][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][22] .is_wysiwyg = "true";
defparam \registers|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N0
cyclonev_lcell_comb \registers|Mux9~1 (
// Equation(s):
// \registers|Mux9~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][22]~q  ) ) )

	.dataa(!\registers|registers[25][22]~q ),
	.datab(!\registers|registers[21][22]~q ),
	.datac(!\registers|registers[17][22]~q ),
	.datad(!\registers|registers[29][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~1 .extended_lut = "off";
defparam \registers|Mux9~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N54
cyclonev_lcell_comb \registers|registers[26][22]~feeder (
// Equation(s):
// \registers|registers[26][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][22]~feeder .extended_lut = "off";
defparam \registers|registers[26][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N56
dffeas \registers|registers[26][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][22] .is_wysiwyg = "true";
defparam \registers|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N8
dffeas \registers|registers[22][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][22] .is_wysiwyg = "true";
defparam \registers|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N41
dffeas \registers|registers[18][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][22] .is_wysiwyg = "true";
defparam \registers|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N26
dffeas \registers|registers[30][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][22] .is_wysiwyg = "true";
defparam \registers|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N24
cyclonev_lcell_comb \registers|Mux9~2 (
// Equation(s):
// \registers|Mux9~2_combout  = ( \registers|registers[30][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[26][22]~q ) ) ) ) # ( 
// !\registers|registers[30][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[26][22]~q  & !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \registers|registers[30][22]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[18][22]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[22][22]~q )) ) ) ) # ( !\registers|registers[30][22]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[18][22]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[22][22]~q )) ) ) )

	.dataa(!\registers|registers[26][22]~q ),
	.datab(!\registers|registers[22][22]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[18][22]~q ),
	.datae(!\registers|registers[30][22]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~2 .extended_lut = "off";
defparam \registers|Mux9~2 .lut_mask = 64'h03F303F350505F5F;
defparam \registers|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y18_N38
dffeas \registers|registers[23][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][22] .is_wysiwyg = "true";
defparam \registers|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \registers|registers[19][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][22] .is_wysiwyg = "true";
defparam \registers|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N32
dffeas \registers|registers[27][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[22]~15_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][22] .is_wysiwyg = "true";
defparam \registers|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y18_N6
cyclonev_lcell_comb \registers|registers[31][22]~feeder (
// Equation(s):
// \registers|registers[31][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][22]~feeder .extended_lut = "off";
defparam \registers|registers[31][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y18_N8
dffeas \registers|registers[31][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][22] .is_wysiwyg = "true";
defparam \registers|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y18_N0
cyclonev_lcell_comb \registers|Mux9~3 (
// Equation(s):
// \registers|Mux9~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][22]~q  ) ) )

	.dataa(!\registers|registers[23][22]~q ),
	.datab(!\registers|registers[19][22]~q ),
	.datac(!\registers|registers[27][22]~q ),
	.datad(!\registers|registers[31][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~3 .extended_lut = "off";
defparam \registers|Mux9~3 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N15
cyclonev_lcell_comb \registers|Mux9~4 (
// Equation(s):
// \registers|Mux9~4_combout  = ( \registers|Mux9~2_combout  & ( \registers|Mux9~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux9~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|Mux9~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\registers|Mux9~2_combout  & ( \registers|Mux9~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux9~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux9~1_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\instructions|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( \registers|Mux9~2_combout  & ( !\registers|Mux9~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [21] & (\registers|Mux9~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux9~1_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (!\instructions|altsyncram_component|auto_generated|q_a 
// [21])) ) ) ) # ( !\registers|Mux9~2_combout  & ( !\registers|Mux9~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux9~0_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux9~1_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|Mux9~0_combout ),
	.datad(!\registers|Mux9~1_combout ),
	.datae(!\registers|Mux9~2_combout ),
	.dataf(!\registers|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~4 .extended_lut = "off";
defparam \registers|Mux9~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \registers|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N48
cyclonev_lcell_comb \registers|Mux9~10 (
// Equation(s):
// \registers|Mux9~10_combout  = ( \registers|Mux9~9_combout  & ( \registers|Mux9~4_combout  ) ) # ( !\registers|Mux9~9_combout  & ( \registers|Mux9~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \registers|Mux9~9_combout 
//  & ( !\registers|Mux9~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\registers|Mux9~9_combout ),
	.dataf(!\registers|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux9~10 .extended_lut = "off";
defparam \registers|Mux9~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \registers|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N39
cyclonev_lcell_comb \pcAddr[22]~24 (
// Equation(s):
// \pcAddr[22]~24_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [20] & ( \controller|Jr~1_combout  & ( \registers|Mux9~10_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \controller|Jr~1_combout  & ( 
// \registers|Mux9~10_combout  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [20] & ( !\controller|Jr~1_combout  & ( \isJump~0_combout  ) ) )

	.dataa(!\registers|Mux9~10_combout ),
	.datab(!\isJump~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\controller|Jr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[22]~24 .extended_lut = "off";
defparam \pcAddr[22]~24 .lut_mask = 64'h0000333355555555;
defparam \pcAddr[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \Add1~77_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( \Add1~77_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~74  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Add1~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000AAFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N50
dffeas \registers|registers[26][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][21] .is_wysiwyg = "true";
defparam \registers|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N8
dffeas \registers|registers[30][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][21] .is_wysiwyg = "true";
defparam \registers|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N35
dffeas \registers|registers[22][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][21] .is_wysiwyg = "true";
defparam \registers|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N53
dffeas \registers|registers[18][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][21] .is_wysiwyg = "true";
defparam \registers|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N51
cyclonev_lcell_comb \registers|Mux10~2 (
// Equation(s):
// \registers|Mux10~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][21]~q  ) ) )

	.dataa(!\registers|registers[26][21]~q ),
	.datab(!\registers|registers[30][21]~q ),
	.datac(!\registers|registers[22][21]~q ),
	.datad(!\registers|registers[18][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~2 .extended_lut = "off";
defparam \registers|Mux10~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N56
dffeas \registers|registers[17][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][21] .is_wysiwyg = "true";
defparam \registers|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N32
dffeas \registers|registers[21][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][21] .is_wysiwyg = "true";
defparam \registers|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N53
dffeas \registers|registers[25][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][21] .is_wysiwyg = "true";
defparam \registers|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \registers|registers[29][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][21] .is_wysiwyg = "true";
defparam \registers|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N15
cyclonev_lcell_comb \registers|Mux10~1 (
// Equation(s):
// \registers|Mux10~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][21]~q  & ( (\registers|registers[21][21]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[17][21]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ((\registers|registers[25][21]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[29][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[21][21]~q ) ) ) ) 
// # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[29][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[17][21]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[25][21]~q ))) ) ) )

	.dataa(!\registers|registers[17][21]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|registers[21][21]~q ),
	.datad(!\registers|registers[25][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\registers|registers[29][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~1 .extended_lut = "off";
defparam \registers|Mux10~1 .lut_mask = 64'h44770C0C44773F3F;
defparam \registers|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N44
dffeas \registers|registers[28][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][21] .is_wysiwyg = "true";
defparam \registers|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N20
dffeas \registers|registers[20][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][21] .is_wysiwyg = "true";
defparam \registers|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \registers|registers[16][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][21] .is_wysiwyg = "true";
defparam \registers|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N56
dffeas \registers|registers[24][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][21] .is_wysiwyg = "true";
defparam \registers|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N24
cyclonev_lcell_comb \registers|Mux10~0 (
// Equation(s):
// \registers|Mux10~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][21]~q  ) ) )

	.dataa(!\registers|registers[28][21]~q ),
	.datab(!\registers|registers[20][21]~q ),
	.datac(!\registers|registers[16][21]~q ),
	.datad(!\registers|registers[24][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~0 .extended_lut = "off";
defparam \registers|Mux10~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N54
cyclonev_lcell_comb \registers|registers[23][21]~feeder (
// Equation(s):
// \registers|registers[23][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][21]~feeder .extended_lut = "off";
defparam \registers|registers[23][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N56
dffeas \registers|registers[23][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][21] .is_wysiwyg = "true";
defparam \registers|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \registers|registers[19][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][21] .is_wysiwyg = "true";
defparam \registers|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N3
cyclonev_lcell_comb \registers|registers[31][21]~feeder (
// Equation(s):
// \registers|registers[31][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][21]~feeder .extended_lut = "off";
defparam \registers|registers[31][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N5
dffeas \registers|registers[31][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][21] .is_wysiwyg = "true";
defparam \registers|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N35
dffeas \registers|registers[27][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][21] .is_wysiwyg = "true";
defparam \registers|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N18
cyclonev_lcell_comb \registers|Mux10~3 (
// Equation(s):
// \registers|Mux10~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][21]~q  ) ) )

	.dataa(!\registers|registers[23][21]~q ),
	.datab(!\registers|registers[19][21]~q ),
	.datac(!\registers|registers[31][21]~q ),
	.datad(!\registers|registers[27][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~3 .extended_lut = "off";
defparam \registers|Mux10~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \registers|Mux10~4 (
// Equation(s):
// \registers|Mux10~4_combout  = ( \registers|Mux10~0_combout  & ( \registers|Mux10~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux10~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux10~1_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\registers|Mux10~0_combout  & ( \registers|Mux10~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux10~2_combout  & (\instructions|altsyncram_component|auto_generated|q_a [22]))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux10~1_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \registers|Mux10~0_combout  & ( !\registers|Mux10~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux10~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|Mux10~1_combout 
// )))) ) ) ) # ( !\registers|Mux10~0_combout  & ( !\registers|Mux10~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux10~2_combout  & (\instructions|altsyncram_component|auto_generated|q_a [22]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|Mux10~1_combout )))) ) ) )

	.dataa(!\registers|Mux10~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|Mux10~1_combout ),
	.datae(!\registers|Mux10~0_combout ),
	.dataf(!\registers|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~4 .extended_lut = "off";
defparam \registers|Mux10~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \registers|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N56
dffeas \registers|registers[3][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][21] .is_wysiwyg = "true";
defparam \registers|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \registers|registers[0][21]~feeder (
// Equation(s):
// \registers|registers[0][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][21]~feeder .extended_lut = "off";
defparam \registers|registers[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N55
dffeas \registers|registers[0][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][21] .is_wysiwyg = "true";
defparam \registers|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \registers|registers[2][21]~feeder (
// Equation(s):
// \registers|registers[2][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][21]~feeder .extended_lut = "off";
defparam \registers|registers[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N44
dffeas \registers|registers[2][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][21] .is_wysiwyg = "true";
defparam \registers|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N50
dffeas \registers|registers[1][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][21] .is_wysiwyg = "true";
defparam \registers|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \registers|Mux10~6 (
// Equation(s):
// \registers|Mux10~6_combout  = ( \registers|registers[1][21]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][21]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][21]~q )) ) ) ) # ( !\registers|registers[1][21]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][21]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][21]~q )) ) ) ) # ( \registers|registers[1][21]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[0][21]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|registers[1][21]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[0][21]~q ) ) ) )

	.dataa(!\registers|registers[3][21]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[0][21]~q ),
	.datad(!\registers|registers[2][21]~q ),
	.datae(!\registers|registers[1][21]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~6 .extended_lut = "off";
defparam \registers|Mux10~6 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \registers|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N26
dffeas \registers|registers[5][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][21] .is_wysiwyg = "true";
defparam \registers|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N5
dffeas \registers|registers[6][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][21] .is_wysiwyg = "true";
defparam \registers|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \registers|registers[7][21]~feeder (
// Equation(s):
// \registers|registers[7][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[7][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[7][21]~feeder .extended_lut = "off";
defparam \registers|registers[7][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[7][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N2
dffeas \registers|registers[7][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][21] .is_wysiwyg = "true";
defparam \registers|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N54
cyclonev_lcell_comb \registers|registers[4][21]~feeder (
// Equation(s):
// \registers|registers[4][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][21]~feeder .extended_lut = "off";
defparam \registers|registers[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N56
dffeas \registers|registers[4][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][21] .is_wysiwyg = "true";
defparam \registers|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N27
cyclonev_lcell_comb \registers|Mux10~8 (
// Equation(s):
// \registers|Mux10~8_combout  = ( \registers|registers[4][21]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[6][21]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[7][21]~q ))) ) ) ) # ( !\registers|registers[4][21]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[6][21]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[7][21]~q ))) ) ) ) # ( \registers|registers[4][21]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[5][21]~q ) ) ) ) # ( !\registers|registers[4][21]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[5][21]~q  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\registers|registers[5][21]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[6][21]~q ),
	.datad(!\registers|registers[7][21]~q ),
	.datae(!\registers|registers[4][21]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~8 .extended_lut = "off";
defparam \registers|Mux10~8 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \registers|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \registers|registers[9][21]~feeder (
// Equation(s):
// \registers|registers[9][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][21]~feeder .extended_lut = "off";
defparam \registers|registers[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N20
dffeas \registers|registers[9][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][21] .is_wysiwyg = "true";
defparam \registers|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N26
dffeas \registers|registers[11][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][21] .is_wysiwyg = "true";
defparam \registers|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N2
dffeas \registers|registers[8][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][21] .is_wysiwyg = "true";
defparam \registers|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N38
dffeas \registers|registers[10][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][21] .is_wysiwyg = "true";
defparam \registers|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N39
cyclonev_lcell_comb \registers|Mux10~5 (
// Equation(s):
// \registers|Mux10~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][21]~q  ) ) )

	.dataa(!\registers|registers[9][21]~q ),
	.datab(!\registers|registers[11][21]~q ),
	.datac(!\registers|registers[8][21]~q ),
	.datad(!\registers|registers[10][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~5 .extended_lut = "off";
defparam \registers|Mux10~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N50
dffeas \registers|registers[15][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][21] .is_wysiwyg = "true";
defparam \registers|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N8
dffeas \registers|registers[14][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][21] .is_wysiwyg = "true";
defparam \registers|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N33
cyclonev_lcell_comb \registers|registers[13][21]~feeder (
// Equation(s):
// \registers|registers[13][21]~feeder_combout  = ( \writeData[21]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][21]~feeder .extended_lut = "off";
defparam \registers|registers[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N34
dffeas \registers|registers[13][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][21] .is_wysiwyg = "true";
defparam \registers|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \registers|Mux10~7 (
// Equation(s):
// \registers|Mux10~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][21]~q  ) ) )

	.dataa(!\registers|registers[15][21]~q ),
	.datab(!\registers|registers[14][21]~q ),
	.datac(!\registers|registers[12][21]~q ),
	.datad(!\registers|registers[13][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~7 .extended_lut = "off";
defparam \registers|Mux10~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N24
cyclonev_lcell_comb \registers|Mux10~9 (
// Equation(s):
// \registers|Mux10~9_combout  = ( \registers|Mux10~5_combout  & ( \registers|Mux10~7_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux10~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|Mux10~8_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|Mux10~5_combout  & ( \registers|Mux10~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux10~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux10~8_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( \registers|Mux10~5_combout  & ( !\registers|Mux10~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux10~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux10~8_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (!\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\registers|Mux10~5_combout  & ( !\registers|Mux10~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux10~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux10~8_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux10~6_combout ),
	.datad(!\registers|Mux10~8_combout ),
	.datae(!\registers|Mux10~5_combout ),
	.dataf(!\registers|Mux10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~9 .extended_lut = "off";
defparam \registers|Mux10~9 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \registers|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
cyclonev_lcell_comb \registers|Mux10~10 (
// Equation(s):
// \registers|Mux10~10_combout  = ( \registers|Mux10~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux10~4_combout ) ) ) # ( !\registers|Mux10~9_combout  & ( (\registers|Mux10~4_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux10~4_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\registers|Mux10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux10~10 .extended_lut = "off";
defparam \registers|Mux10~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \registers|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \pcAddr[21]~21 (
// Equation(s):
// \pcAddr[21]~21_combout  = ( \registers|Mux10~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~77_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( 
// !\registers|Mux10~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add1~77_sumout ))) # (\isJump~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( \registers|Mux10~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add0~77_sumout ) ) ) ) # ( !\registers|Mux10~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (\Add0~77_sumout  & !\isJump~0_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\Add1~77_sumout ),
	.datac(!\Add0~77_sumout ),
	.datad(!\isJump~0_combout ),
	.datae(!\registers|Mux10~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[21]~21 .extended_lut = "off";
defparam \pcAddr[21]~21 .lut_mask = 64'h0F000FFF33553355;
defparam \pcAddr[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N44
dffeas \program_counter|q[21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[21]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[21] .is_wysiwyg = "true";
defparam \program_counter|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \program_counter|q [21] ) + ( GND ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( \program_counter|q [21] ) + ( GND ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \Add1~81_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( \Add1~81_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~78  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~81_sumout ),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000AAFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N15
cyclonev_lcell_comb \pcAddr[22]~23 (
// Equation(s):
// \pcAddr[22]~23_combout  = ( !\controller|Jr~1_combout  & ( (!\isJump~0_combout  & \Add0~81_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isJump~0_combout ),
	.datad(!\Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\controller|Jr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[22]~23 .extended_lut = "off";
defparam \pcAddr[22]~23 .lut_mask = 64'h00F000F000000000;
defparam \pcAddr[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \pcAddr[22]~22 (
// Equation(s):
// \pcAddr[22]~22_combout  = ( !\controller|Jr~1_combout  & ( !\isJump~0_combout  & ( \Add1~81_sumout  ) ) )

	.dataa(!\Add1~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|Jr~1_combout ),
	.dataf(!\isJump~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[22]~22 .extended_lut = "off";
defparam \pcAddr[22]~22 .lut_mask = 64'h5555000000000000;
defparam \pcAddr[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N42
cyclonev_lcell_comb \registers|registers[22][13]~feeder (
// Equation(s):
// \registers|registers[22][13]~feeder_combout  = ( \writeData[13]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[22][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[22][13]~feeder .extended_lut = "off";
defparam \registers|registers[22][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[22][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N44
dffeas \registers|registers[22][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][13] .is_wysiwyg = "true";
defparam \registers|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N0
cyclonev_lcell_comb \registers|registers[18][13]~feeder (
// Equation(s):
// \registers|registers[18][13]~feeder_combout  = ( \writeData[13]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][13]~feeder .extended_lut = "off";
defparam \registers|registers[18][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \registers|registers[18][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][13] .is_wysiwyg = "true";
defparam \registers|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N40
dffeas \registers|registers[26][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][13] .is_wysiwyg = "true";
defparam \registers|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N14
dffeas \registers|registers[30][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][13] .is_wysiwyg = "true";
defparam \registers|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N15
cyclonev_lcell_comb \registers|Mux50~2 (
// Equation(s):
// \registers|Mux50~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][13]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[22][13]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[18][13]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ((\registers|registers[26][13]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[30][13]~q  & ( (\registers|registers[22][13]~q  & !\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) 
// # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[30][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[18][13]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[26][13]~q ))) ) ) )

	.dataa(!\registers|registers[22][13]~q ),
	.datab(!\registers|registers[18][13]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[26][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[30][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~2 .extended_lut = "off";
defparam \registers|Mux50~2 .lut_mask = 64'h303F5050303F5F5F;
defparam \registers|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N14
dffeas \registers|registers[23][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][13] .is_wysiwyg = "true";
defparam \registers|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N44
dffeas \registers|registers[27][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][13] .is_wysiwyg = "true";
defparam \registers|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N8
dffeas \registers|registers[31][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][13] .is_wysiwyg = "true";
defparam \registers|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N3
cyclonev_lcell_comb \registers|registers[19][13]~feeder (
// Equation(s):
// \registers|registers[19][13]~feeder_combout  = ( \writeData[13]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][13]~feeder .extended_lut = "off";
defparam \registers|registers[19][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N5
dffeas \registers|registers[19][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][13] .is_wysiwyg = "true";
defparam \registers|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N15
cyclonev_lcell_comb \registers|Mux50~3 (
// Equation(s):
// \registers|Mux50~3_combout  = ( \registers|registers[19][13]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][13]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][13]~q ))) ) ) ) # ( !\registers|registers[19][13]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][13]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][13]~q ))) ) ) ) # ( \registers|registers[19][13]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[23][13]~q ) ) ) ) # ( !\registers|registers[19][13]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[23][13]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[23][13]~q ),
	.datac(!\registers|registers[27][13]~q ),
	.datad(!\registers|registers[31][13]~q ),
	.datae(!\registers|registers[19][13]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~3 .extended_lut = "off";
defparam \registers|Mux50~3 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \registers|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \registers|registers[17][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][13] .is_wysiwyg = "true";
defparam \registers|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N26
dffeas \registers|registers[29][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][13] .is_wysiwyg = "true";
defparam \registers|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N56
dffeas \registers|registers[21][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][13] .is_wysiwyg = "true";
defparam \registers|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N24
cyclonev_lcell_comb \registers|registers[25][13]~feeder (
// Equation(s):
// \registers|registers[25][13]~feeder_combout  = ( \writeData[13]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][13]~feeder .extended_lut = "off";
defparam \registers|registers[25][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N26
dffeas \registers|registers[25][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][13] .is_wysiwyg = "true";
defparam \registers|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N57
cyclonev_lcell_comb \registers|Mux50~1 (
// Equation(s):
// \registers|Mux50~1_combout  = ( \registers|registers[21][13]~q  & ( \registers|registers[25][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (((\instructions|altsyncram_component|auto_generated|q_a [19])) # 
// (\registers|registers[17][13]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[29][13]~q )))) ) ) ) # ( !\registers|registers[21][13]~q  & ( 
// \registers|registers[25][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (((\instructions|altsyncram_component|auto_generated|q_a [19])) # (\registers|registers[17][13]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (((\registers|registers[29][13]~q  & \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|registers[21][13]~q  & ( !\registers|registers[25][13]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][13]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [19])))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[29][13]~q )))) ) ) ) # ( !\registers|registers[21][13]~q  & ( !\registers|registers[25][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[17][13]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [19])))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((\registers|registers[29][13]~q  & \instructions|altsyncram_component|auto_generated|q_a 
// [19])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[17][13]~q ),
	.datac(!\registers|registers[29][13]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|registers[21][13]~q ),
	.dataf(!\registers|registers[25][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~1 .extended_lut = "off";
defparam \registers|Mux50~1 .lut_mask = 64'h2205770522AF77AF;
defparam \registers|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N26
dffeas \registers|registers[28][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][13] .is_wysiwyg = "true";
defparam \registers|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N50
dffeas \registers|registers[16][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][13] .is_wysiwyg = "true";
defparam \registers|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \registers|registers[20][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][13] .is_wysiwyg = "true";
defparam \registers|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \registers|registers[24][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][13] .is_wysiwyg = "true";
defparam \registers|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N18
cyclonev_lcell_comb \registers|Mux50~0 (
// Equation(s):
// \registers|Mux50~0_combout  = ( \registers|registers[20][13]~q  & ( \registers|registers[24][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (((\registers|registers[16][13]~q ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19])))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((!\instructions|altsyncram_component|auto_generated|q_a [19])) # (\registers|registers[28][13]~q ))) ) ) ) # ( 
// !\registers|registers[20][13]~q  & ( \registers|registers[24][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (((\registers|registers[16][13]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [19])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][13]~q  & (\instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( \registers|registers[20][13]~q  & ( !\registers|registers[24][13]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[16][13]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [19])) # (\registers|registers[28][13]~q ))) ) ) ) # ( !\registers|registers[20][13]~q  & ( !\registers|registers[24][13]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[16][13]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][13]~q  & (\instructions|altsyncram_component|auto_generated|q_a 
// [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[28][13]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[16][13]~q ),
	.datae(!\registers|registers[20][13]~q ),
	.dataf(!\registers|registers[24][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~0 .extended_lut = "off";
defparam \registers|Mux50~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \registers|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N30
cyclonev_lcell_comb \registers|Mux50~4 (
// Equation(s):
// \registers|Mux50~4_combout  = ( \registers|Mux50~1_combout  & ( \registers|Mux50~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux50~2_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux50~3_combout )))) ) ) ) # ( !\registers|Mux50~1_combout  & ( \registers|Mux50~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux50~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux50~3_combout ))))) ) ) ) # ( \registers|Mux50~1_combout  & ( !\registers|Mux50~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux50~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux50~3_combout ))))) ) ) ) # ( !\registers|Mux50~1_combout  & ( !\registers|Mux50~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux50~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux50~3_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux50~2_combout ),
	.datac(!\registers|Mux50~3_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|Mux50~1_combout ),
	.dataf(!\registers|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~4 .extended_lut = "off";
defparam \registers|Mux50~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \registers|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N38
dffeas \registers|registers[1][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][13] .is_wysiwyg = "true";
defparam \registers|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \registers|registers[3][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][13] .is_wysiwyg = "true";
defparam \registers|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N9
cyclonev_lcell_comb \registers|registers[0][13]~feeder (
// Equation(s):
// \registers|registers[0][13]~feeder_combout  = ( \writeData[13]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][13]~feeder .extended_lut = "off";
defparam \registers|registers[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N10
dffeas \registers|registers[0][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][13] .is_wysiwyg = "true";
defparam \registers|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N44
dffeas \registers|registers[2][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][13] .is_wysiwyg = "true";
defparam \registers|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N39
cyclonev_lcell_comb \registers|Mux50~8 (
// Equation(s):
// \registers|Mux50~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[3][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[2][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][13]~q  ) ) )

	.dataa(!\registers|registers[1][13]~q ),
	.datab(!\registers|registers[3][13]~q ),
	.datac(!\registers|registers[0][13]~q ),
	.datad(!\registers|registers[2][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~8 .extended_lut = "off";
defparam \registers|Mux50~8 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N50
dffeas \registers|registers[13][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][13] .is_wysiwyg = "true";
defparam \registers|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N32
dffeas \registers|registers[12][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][13] .is_wysiwyg = "true";
defparam \registers|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N14
dffeas \registers|registers[14][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][13] .is_wysiwyg = "true";
defparam \registers|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N2
dffeas \registers|registers[15][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][13] .is_wysiwyg = "true";
defparam \registers|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N51
cyclonev_lcell_comb \registers|Mux50~6 (
// Equation(s):
// \registers|Mux50~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][13]~q  ) ) )

	.dataa(!\registers|registers[13][13]~q ),
	.datab(!\registers|registers[12][13]~q ),
	.datac(!\registers|registers[14][13]~q ),
	.datad(!\registers|registers[15][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~6 .extended_lut = "off";
defparam \registers|Mux50~6 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N51
cyclonev_lcell_comb \registers|registers[4][13]~feeder (
// Equation(s):
// \registers|registers[4][13]~feeder_combout  = ( \writeData[13]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[13]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][13]~feeder .extended_lut = "off";
defparam \registers|registers[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y14_N52
dffeas \registers|registers[4][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][13] .is_wysiwyg = "true";
defparam \registers|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N8
dffeas \registers|registers[5][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][13] .is_wysiwyg = "true";
defparam \registers|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N38
dffeas \registers|registers[7][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][13] .is_wysiwyg = "true";
defparam \registers|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \registers|registers[6][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][13] .is_wysiwyg = "true";
defparam \registers|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N9
cyclonev_lcell_comb \registers|Mux50~7 (
// Equation(s):
// \registers|Mux50~7_combout  = ( \registers|registers[6][13]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[5][13]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[7][13]~q ))) ) ) ) # ( !\registers|registers[6][13]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[5][13]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[7][13]~q ))) ) ) ) # ( \registers|registers[6][13]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[4][13]~q ) ) ) ) # ( !\registers|registers[6][13]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[4][13]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[4][13]~q ),
	.datab(!\registers|registers[5][13]~q ),
	.datac(!\registers|registers[7][13]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|registers[6][13]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~7 .extended_lut = "off";
defparam \registers|Mux50~7 .lut_mask = 64'h550055FF330F330F;
defparam \registers|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N36
cyclonev_lcell_comb \registers|Mux50~9 (
// Equation(s):
// \registers|Mux50~9_combout  = ( \registers|Mux50~6_combout  & ( \registers|Mux50~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux50~8_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux50~6_combout  & ( \registers|Mux50~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux50~8_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \registers|Mux50~6_combout  & ( !\registers|Mux50~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux50~8_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\registers|Mux50~6_combout  & ( !\registers|Mux50~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux50~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\registers|Mux50~8_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux50~6_combout ),
	.dataf(!\registers|Mux50~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~9 .extended_lut = "off";
defparam \registers|Mux50~9 .lut_mask = 64'h080019004C005D00;
defparam \registers|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N24
cyclonev_lcell_comb \ALUbaseInput[13]~7 (
// Equation(s):
// \ALUbaseInput[13]~7_combout  = ( \registers|Mux50~9_combout  & ( \registers|Mux50~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( !\registers|Mux50~9_combout  & ( 
// \registers|Mux50~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( \registers|Mux50~9_combout  & ( !\registers|Mux50~5_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( !\registers|Mux50~9_combout  & ( !\registers|Mux50~5_combout  & ( (!\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [20] & 
// \registers|Mux50~4_combout )))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [13])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\controller|ALUsrc~0_combout ),
	.datad(!\registers|Mux50~4_combout ),
	.datae(!\registers|Mux50~9_combout ),
	.dataf(!\registers|Mux50~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[13]~7 .extended_lut = "off";
defparam \ALUbaseInput[13]~7 .lut_mask = 64'h0535F5F5F5F5F5F5;
defparam \ALUbaseInput[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N51
cyclonev_lcell_comb \registers|Mux18~0 (
// Equation(s):
// \registers|Mux18~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][13]~q  ) ) )

	.dataa(!\registers|registers[16][13]~q ),
	.datab(!\registers|registers[20][13]~q ),
	.datac(!\registers|registers[24][13]~q ),
	.datad(!\registers|registers[28][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~0 .extended_lut = "off";
defparam \registers|Mux18~0 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N3
cyclonev_lcell_comb \registers|Mux18~5 (
// Equation(s):
// \registers|Mux18~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][13]~q  ) ) )

	.dataa(!\registers|registers[13][13]~q ),
	.datab(!\registers|registers[14][13]~q ),
	.datac(!\registers|registers[12][13]~q ),
	.datad(!\registers|registers[15][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~5 .extended_lut = "off";
defparam \registers|Mux18~5 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N33
cyclonev_lcell_comb \registers|Mux18~7 (
// Equation(s):
// \registers|Mux18~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][13]~q  ) ) )

	.dataa(!\registers|registers[2][13]~q ),
	.datab(!\registers|registers[3][13]~q ),
	.datac(!\registers|registers[0][13]~q ),
	.datad(!\registers|registers[1][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~7 .extended_lut = "off";
defparam \registers|Mux18~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y13_N14
dffeas \registers|registers[11][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][13] .is_wysiwyg = "true";
defparam \registers|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N2
dffeas \registers|registers[9][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][13] .is_wysiwyg = "true";
defparam \registers|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N47
dffeas \registers|registers[8][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][13] .is_wysiwyg = "true";
defparam \registers|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N15
cyclonev_lcell_comb \registers|Mux18~4 (
// Equation(s):
// \registers|Mux18~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][13]~q  ) ) )

	.dataa(!\registers|registers[10][13]~q ),
	.datab(!\registers|registers[11][13]~q ),
	.datac(!\registers|registers[9][13]~q ),
	.datad(!\registers|registers[8][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~4 .extended_lut = "off";
defparam \registers|Mux18~4 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N48
cyclonev_lcell_comb \registers|Mux18~6 (
// Equation(s):
// \registers|Mux18~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][13]~q  ) ) )

	.dataa(!\registers|registers[4][13]~q ),
	.datab(!\registers|registers[7][13]~q ),
	.datac(!\registers|registers[6][13]~q ),
	.datad(!\registers|registers[5][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~6 .extended_lut = "off";
defparam \registers|Mux18~6 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N33
cyclonev_lcell_comb \registers|Mux18~9 (
// Equation(s):
// \registers|Mux18~9_combout  = ( \registers|Mux18~4_combout  & ( \registers|Mux18~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux18~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux18~5_combout ))) ) ) ) # ( !\registers|Mux18~4_combout  & ( \registers|Mux18~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux18~7_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux18~5_combout ))) ) ) ) # ( \registers|Mux18~4_combout  & ( !\registers|Mux18~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\registers|Mux18~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux18~5_combout  & (\instructions|altsyncram_component|auto_generated|q_a [24]))) 
// ) ) ) # ( !\registers|Mux18~4_combout  & ( !\registers|Mux18~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux18~7_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux18~5_combout  & (\instructions|altsyncram_component|auto_generated|q_a [24]))) ) ) )

	.dataa(!\registers|Mux18~5_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|Mux18~7_combout ),
	.datae(!\registers|Mux18~4_combout ),
	.dataf(!\registers|Mux18~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~9 .extended_lut = "off";
defparam \registers|Mux18~9 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \registers|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N12
cyclonev_lcell_comb \registers|Mux18~3 (
// Equation(s):
// \registers|Mux18~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][13]~q  ) ) )

	.dataa(!\registers|registers[19][13]~q ),
	.datab(!\registers|registers[23][13]~q ),
	.datac(!\registers|registers[27][13]~q ),
	.datad(!\registers|registers[31][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~3 .extended_lut = "off";
defparam \registers|Mux18~3 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N9
cyclonev_lcell_comb \registers|Mux18~2 (
// Equation(s):
// \registers|Mux18~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][13]~q  ) ) )

	.dataa(!\registers|registers[26][13]~q ),
	.datab(!\registers|registers[22][13]~q ),
	.datac(!\registers|registers[18][13]~q ),
	.datad(!\registers|registers[30][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~2 .extended_lut = "off";
defparam \registers|Mux18~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N36
cyclonev_lcell_comb \registers|Mux18~10 (
// Equation(s):
// \registers|Mux18~10_combout  = ( \registers|Mux18~3_combout  & ( \registers|Mux18~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\registers|Mux18~3_combout  & ( \registers|Mux18~2_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] ) ) ) # ( \registers|Mux18~3_combout  & ( !\registers|Mux18~2_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] $ (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|Mux18~3_combout  & ( !\registers|Mux18~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(gnd),
	.datae(!\registers|Mux18~3_combout ),
	.dataf(!\registers|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~10 .extended_lut = "off";
defparam \registers|Mux18~10 .lut_mask = 64'hA0A0A5A5F0F0F5F5;
defparam \registers|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N27
cyclonev_lcell_comb \registers|Mux18~1 (
// Equation(s):
// \registers|Mux18~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][13]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][13]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][13]~q  ) ) )

	.dataa(!\registers|registers[29][13]~q ),
	.datab(!\registers|registers[21][13]~q ),
	.datac(!\registers|registers[17][13]~q ),
	.datad(!\registers|registers[25][13]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~1 .extended_lut = "off";
defparam \registers|Mux18~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N18
cyclonev_lcell_comb \registers|Mux18~8 (
// Equation(s):
// \registers|Mux18~8_combout  = ( \registers|Mux18~10_combout  & ( \registers|Mux18~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux18~9_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [25] & (((\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux18~0_combout ))) ) ) ) # ( !\registers|Mux18~10_combout  & ( \registers|Mux18~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & 
// ((\registers|Mux18~9_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (!\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( \registers|Mux18~10_combout  & ( !\registers|Mux18~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux18~9_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (((\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux18~0_combout 
// ))) ) ) ) # ( !\registers|Mux18~10_combout  & ( !\registers|Mux18~1_combout  & ( (\registers|Mux18~9_combout  & !\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\registers|Mux18~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux18~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\registers|Mux18~10_combout ),
	.dataf(!\registers|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux18~8 .extended_lut = "off";
defparam \registers|Mux18~8 .lut_mask = 64'h0F000F770FCC0F77;
defparam \registers|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N39
cyclonev_lcell_comb \mainALU|Add0~49 (
// Equation(s):
// \mainALU|Add0~49_sumout  = SUM(( \registers|Mux19~8_combout  ) + ( !\ALUbaseInput[12]~22_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~46  ))
// \mainALU|Add0~50  = CARRY(( \registers|Mux19~8_combout  ) + ( !\ALUbaseInput[12]~22_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~46  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[12]~22_combout ),
	.datad(!\registers|Mux19~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~49_sumout ),
	.cout(\mainALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~49 .extended_lut = "off";
defparam \mainALU|Add0~49 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N42
cyclonev_lcell_comb \mainALU|Add0~53 (
// Equation(s):
// \mainALU|Add0~53_sumout  = SUM(( \registers|Mux18~8_combout  ) + ( !\ALUbaseInput[13]~7_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~50  ))
// \mainALU|Add0~54  = CARRY(( \registers|Mux18~8_combout  ) + ( !\ALUbaseInput[13]~7_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~50 
//  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[13]~7_combout ),
	.datad(!\registers|Mux18~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~53_sumout ),
	.cout(\mainALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~53 .extended_lut = "off";
defparam \mainALU|Add0~53 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N15
cyclonev_lcell_comb \mainALU|Mux146~5 (
// Equation(s):
// \mainALU|Mux146~5_combout  = ( \mainALU|Mux156~7_combout  & ( \mainALU|Add0~53_sumout  & ( ((!\ALUbaseInput[13]~7_combout  & !\registers|Mux18~8_combout )) # (\mainALU|Mux155~5_combout ) ) ) ) # ( !\mainALU|Mux156~7_combout  & ( \mainALU|Add0~53_sumout  & 
// ( \mainALU|Mux155~5_combout  ) ) ) # ( \mainALU|Mux156~7_combout  & ( !\mainALU|Add0~53_sumout  & ( (!\ALUbaseInput[13]~7_combout  & !\registers|Mux18~8_combout ) ) ) )

	.dataa(!\ALUbaseInput[13]~7_combout ),
	.datab(gnd),
	.datac(!\registers|Mux18~8_combout ),
	.datad(!\mainALU|Mux155~5_combout ),
	.datae(!\mainALU|Mux156~7_combout ),
	.dataf(!\mainALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux146~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux146~5 .extended_lut = "off";
defparam \mainALU|Mux146~5 .lut_mask = 64'h0000A0A000FFA0FF;
defparam \mainALU|Mux146~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N3
cyclonev_lcell_comb \registers|Mux46~9 (
// Equation(s):
// \registers|Mux46~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][17]~q  ) ) )

	.dataa(!\registers|registers[1][17]~q ),
	.datab(!\registers|registers[3][17]~q ),
	.datac(!\registers|registers[0][17]~q ),
	.datad(!\registers|registers[2][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~9 .extended_lut = "off";
defparam \registers|Mux46~9 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N3
cyclonev_lcell_comb \registers|Mux46~7 (
// Equation(s):
// \registers|Mux46~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][17]~q  ) ) )

	.dataa(!\registers|registers[12][17]~q ),
	.datab(!\registers|registers[15][17]~q ),
	.datac(!\registers|registers[14][17]~q ),
	.datad(!\registers|registers[13][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~7 .extended_lut = "off";
defparam \registers|Mux46~7 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N9
cyclonev_lcell_comb \registers|Mux46~8 (
// Equation(s):
// \registers|Mux46~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][17]~q  ) ) )

	.dataa(!\registers|registers[7][17]~q ),
	.datab(!\registers|registers[5][17]~q ),
	.datac(!\registers|registers[6][17]~q ),
	.datad(!\registers|registers[4][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~8 .extended_lut = "off";
defparam \registers|Mux46~8 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \registers|Mux46~10 (
// Equation(s):
// \registers|Mux46~10_combout  = ( \registers|Mux46~7_combout  & ( \registers|Mux46~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux46~9_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux46~7_combout  & ( \registers|Mux46~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux46~9_combout )))) ) ) ) # ( \registers|Mux46~7_combout  & ( !\registers|Mux46~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux46~9_combout  & !\instructions|altsyncram_component|auto_generated|q_a [18])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\instructions|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( !\registers|Mux46~7_combout  & ( !\registers|Mux46~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux46~9_combout  & !\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux46~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|Mux46~7_combout ),
	.dataf(!\registers|Mux46~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~10 .extended_lut = "off";
defparam \registers|Mux46~10 .lut_mask = 64'h08000844088808CC;
defparam \registers|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \registers|Mux46~2 (
// Equation(s):
// \registers|Mux46~2_combout  = ( \registers|registers[22][17]~q  & ( \registers|registers[18][17]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[26][17]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][17]~q )))) ) ) ) # ( !\registers|registers[22][17]~q  & ( \registers|registers[18][17]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & (\registers|registers[26][17]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][17]~q ))))) ) ) ) # ( \registers|registers[22][17]~q  & ( !\registers|registers[18][17]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & (\registers|registers[26][17]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][17]~q ))))) ) ) ) # ( !\registers|registers[22][17]~q  & ( !\registers|registers[18][17]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][17]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[30][17]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[26][17]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[30][17]~q ),
	.datae(!\registers|registers[22][17]~q ),
	.dataf(!\registers|registers[18][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~2 .extended_lut = "off";
defparam \registers|Mux46~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \registers|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N9
cyclonev_lcell_comb \registers|Mux46~0 (
// Equation(s):
// \registers|Mux46~0_combout  = ( \registers|registers[16][17]~q  & ( \registers|registers[20][17]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[24][17]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][17]~q ))) ) ) ) # ( !\registers|registers[16][17]~q  & ( \registers|registers[20][17]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & ((\registers|registers[24][17]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][17]~q )))) ) ) ) # ( \registers|registers[16][17]~q  & ( !\registers|registers[20][17]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & ((\registers|registers[24][17]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][17]~q )))) ) ) ) # ( !\registers|registers[16][17]~q  & ( !\registers|registers[20][17]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[24][17]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[28][17]~q )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[28][17]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[24][17]~q ),
	.datae(!\registers|registers[16][17]~q ),
	.dataf(!\registers|registers[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~0 .extended_lut = "off";
defparam \registers|Mux46~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \registers|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N3
cyclonev_lcell_comb \registers|Mux46~3 (
// Equation(s):
// \registers|Mux46~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[23][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[27][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][17]~q  ) ) )

	.dataa(!\registers|registers[23][17]~q ),
	.datab(!\registers|registers[19][17]~q ),
	.datac(!\registers|registers[31][17]~q ),
	.datad(!\registers|registers[27][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~3 .extended_lut = "off";
defparam \registers|Mux46~3 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N15
cyclonev_lcell_comb \registers|Mux46~1 (
// Equation(s):
// \registers|Mux46~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][17]~q  ) ) )

	.dataa(!\registers|registers[17][17]~q ),
	.datab(!\registers|registers[21][17]~q ),
	.datac(!\registers|registers[25][17]~q ),
	.datad(!\registers|registers[29][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~1 .extended_lut = "off";
defparam \registers|Mux46~1 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N21
cyclonev_lcell_comb \registers|Mux46~4 (
// Equation(s):
// \registers|Mux46~4_combout  = ( \registers|Mux46~3_combout  & ( \registers|Mux46~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux46~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (\registers|Mux46~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux46~3_combout  & ( \registers|Mux46~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux46~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux46~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (((!\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \registers|Mux46~3_combout  & ( !\registers|Mux46~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux46~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux46~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (((\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\registers|Mux46~3_combout  & ( !\registers|Mux46~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux46~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux46~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux46~2_combout ),
	.datac(!\registers|Mux46~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|Mux46~3_combout ),
	.dataf(!\registers|Mux46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~4 .extended_lut = "off";
defparam \registers|Mux46~4 .lut_mask = 64'h0A220A775F225F77;
defparam \registers|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \ALUbaseInput[17]~4 (
// Equation(s):
// \ALUbaseInput[17]~4_combout  = ( \registers|Mux46~4_combout  & ( \registers|Mux46~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux46~4_combout  & ( \registers|Mux46~6_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux46~4_combout  & ( !\registers|Mux46~6_combout  & ( ((!\controller|ALUsrc~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [20]) # 
// (\registers|Mux46~10_combout )))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux46~4_combout  & ( !\registers|Mux46~6_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux46~10_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\ALUbaseInput[16]~3_combout ),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux46~10_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux46~4_combout ),
	.dataf(!\registers|Mux46~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[17]~4 .extended_lut = "off";
defparam \ALUbaseInput[17]~4 .lut_mask = 64'h5D5D5DDDDDDDDDDD;
defparam \ALUbaseInput[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N8
dffeas \registers|registers[13][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][24] .is_wysiwyg = "true";
defparam \registers|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \registers|registers[14][24]~feeder (
// Equation(s):
// \registers|registers[14][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][24]~feeder .extended_lut = "off";
defparam \registers|registers[14][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N41
dffeas \registers|registers[14][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][24] .is_wysiwyg = "true";
defparam \registers|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N27
cyclonev_lcell_comb \registers|registers[12][24]~feeder (
// Equation(s):
// \registers|registers[12][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][24]~feeder .extended_lut = "off";
defparam \registers|registers[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \registers|registers[12][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][24] .is_wysiwyg = "true";
defparam \registers|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N8
dffeas \registers|registers[15][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][24] .is_wysiwyg = "true";
defparam \registers|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N21
cyclonev_lcell_comb \registers|Mux7~7 (
// Equation(s):
// \registers|Mux7~7_combout  = ( \registers|registers[15][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[13][24]~q ) ) ) ) # ( 
// !\registers|registers[15][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[13][24]~q  & !\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \registers|registers[15][24]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[12][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\registers|registers[14][24]~q )) ) ) ) # ( !\registers|registers[15][24]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[12][24]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[14][24]~q )) ) ) )

	.dataa(!\registers|registers[13][24]~q ),
	.datab(!\registers|registers[14][24]~q ),
	.datac(!\registers|registers[12][24]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[15][24]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~7 .extended_lut = "off";
defparam \registers|Mux7~7 .lut_mask = 64'h0F330F33550055FF;
defparam \registers|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \registers|registers[0][24]~feeder (
// Equation(s):
// \registers|registers[0][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][24]~feeder .extended_lut = "off";
defparam \registers|registers[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N55
dffeas \registers|registers[0][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][24] .is_wysiwyg = "true";
defparam \registers|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \registers|registers[2][24]~feeder (
// Equation(s):
// \registers|registers[2][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][24]~feeder .extended_lut = "off";
defparam \registers|registers[2][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N14
dffeas \registers|registers[2][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][24] .is_wysiwyg = "true";
defparam \registers|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N44
dffeas \registers|registers[3][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][24] .is_wysiwyg = "true";
defparam \registers|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N51
cyclonev_lcell_comb \registers|registers[1][24]~feeder (
// Equation(s):
// \registers|registers[1][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][24]~feeder .extended_lut = "off";
defparam \registers|registers[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N53
dffeas \registers|registers[1][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][24] .is_wysiwyg = "true";
defparam \registers|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N9
cyclonev_lcell_comb \registers|Mux7~6 (
// Equation(s):
// \registers|Mux7~6_combout  = ( \registers|registers[1][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[3][24]~q ) ) ) ) # ( 
// !\registers|registers[1][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[3][24]~q  & \instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \registers|registers[1][24]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[0][24]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|registers[2][24]~q ))) ) ) ) # ( !\registers|registers[1][24]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[0][24]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[2][24]~q ))) ) ) )

	.dataa(!\registers|registers[0][24]~q ),
	.datab(!\registers|registers[2][24]~q ),
	.datac(!\registers|registers[3][24]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[1][24]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~6 .extended_lut = "off";
defparam \registers|Mux7~6 .lut_mask = 64'h55335533000FFF0F;
defparam \registers|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N0
cyclonev_lcell_comb \registers|registers[4][24]~feeder (
// Equation(s):
// \registers|registers[4][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][24]~feeder .extended_lut = "off";
defparam \registers|registers[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N2
dffeas \registers|registers[4][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][24] .is_wysiwyg = "true";
defparam \registers|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N30
cyclonev_lcell_comb \registers|registers[5][24]~feeder (
// Equation(s):
// \registers|registers[5][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][24]~feeder .extended_lut = "off";
defparam \registers|registers[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N32
dffeas \registers|registers[5][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][24] .is_wysiwyg = "true";
defparam \registers|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N12
cyclonev_lcell_comb \registers|registers[6][24]~feeder (
// Equation(s):
// \registers|registers[6][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][24]~feeder .extended_lut = "off";
defparam \registers|registers[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N14
dffeas \registers|registers[6][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][24] .is_wysiwyg = "true";
defparam \registers|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N26
dffeas \registers|registers[7][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][24] .is_wysiwyg = "true";
defparam \registers|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N21
cyclonev_lcell_comb \registers|Mux7~8 (
// Equation(s):
// \registers|Mux7~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][24]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][24]~q  ) ) )

	.dataa(!\registers|registers[4][24]~q ),
	.datab(!\registers|registers[5][24]~q ),
	.datac(!\registers|registers[6][24]~q ),
	.datad(!\registers|registers[7][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~8 .extended_lut = "off";
defparam \registers|Mux7~8 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N32
dffeas \registers|registers[11][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][24] .is_wysiwyg = "true";
defparam \registers|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N21
cyclonev_lcell_comb \registers|registers[9][24]~feeder (
// Equation(s):
// \registers|registers[9][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][24]~feeder .extended_lut = "off";
defparam \registers|registers[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N22
dffeas \registers|registers[9][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][24] .is_wysiwyg = "true";
defparam \registers|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N57
cyclonev_lcell_comb \registers|registers[8][24]~feeder (
// Equation(s):
// \registers|registers[8][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][24]~feeder .extended_lut = "off";
defparam \registers|registers[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N59
dffeas \registers|registers[8][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][24] .is_wysiwyg = "true";
defparam \registers|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N51
cyclonev_lcell_comb \registers|Mux7~5 (
// Equation(s):
// \registers|Mux7~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][24]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][24]~q  ) ) )

	.dataa(!\registers|registers[10][24]~q ),
	.datab(!\registers|registers[11][24]~q ),
	.datac(!\registers|registers[9][24]~q ),
	.datad(!\registers|registers[8][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~5 .extended_lut = "off";
defparam \registers|Mux7~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \registers|Mux7~9 (
// Equation(s):
// \registers|Mux7~9_combout  = ( \registers|Mux7~8_combout  & ( \registers|Mux7~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux7~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux7~7_combout )))) ) ) ) # ( !\registers|Mux7~8_combout  & ( \registers|Mux7~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux7~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24]))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux7~7_combout ))) ) ) ) # ( \registers|Mux7~8_combout  & ( !\registers|Mux7~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux7~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux7~7_combout 
// )))) ) ) ) # ( !\registers|Mux7~8_combout  & ( !\registers|Mux7~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux7~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux7~7_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux7~7_combout ),
	.datad(!\registers|Mux7~6_combout ),
	.datae(!\registers|Mux7~8_combout ),
	.dataf(!\registers|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~9 .extended_lut = "off";
defparam \registers|Mux7~9 .lut_mask = 64'h018945CD23AB67EF;
defparam \registers|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \registers|registers[16][24]~feeder (
// Equation(s):
// \registers|registers[16][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][24]~feeder .extended_lut = "off";
defparam \registers|registers[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N26
dffeas \registers|registers[16][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][24] .is_wysiwyg = "true";
defparam \registers|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N47
dffeas \registers|registers[28][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][24] .is_wysiwyg = "true";
defparam \registers|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N26
dffeas \registers|registers[20][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][24] .is_wysiwyg = "true";
defparam \registers|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N53
dffeas \registers|registers[24][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][24] .is_wysiwyg = "true";
defparam \registers|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N57
cyclonev_lcell_comb \registers|Mux7~0 (
// Equation(s):
// \registers|Mux7~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][24]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][24]~q  ) ) )

	.dataa(!\registers|registers[16][24]~q ),
	.datab(!\registers|registers[28][24]~q ),
	.datac(!\registers|registers[20][24]~q ),
	.datad(!\registers|registers[24][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~0 .extended_lut = "off";
defparam \registers|Mux7~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N56
dffeas \registers|registers[23][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][24] .is_wysiwyg = "true";
defparam \registers|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N53
dffeas \registers|registers[19][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][24] .is_wysiwyg = "true";
defparam \registers|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \registers|registers[27][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][24] .is_wysiwyg = "true";
defparam \registers|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \registers|registers[31][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][24] .is_wysiwyg = "true";
defparam \registers|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N27
cyclonev_lcell_comb \registers|Mux7~3 (
// Equation(s):
// \registers|Mux7~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][24]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][24]~q  ) ) )

	.dataa(!\registers|registers[23][24]~q ),
	.datab(!\registers|registers[19][24]~q ),
	.datac(!\registers|registers[27][24]~q ),
	.datad(!\registers|registers[31][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~3 .extended_lut = "off";
defparam \registers|Mux7~3 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N20
dffeas \registers|registers[26][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][24] .is_wysiwyg = "true";
defparam \registers|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \registers|registers[22][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][24] .is_wysiwyg = "true";
defparam \registers|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N2
dffeas \registers|registers[30][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][24] .is_wysiwyg = "true";
defparam \registers|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \registers|registers[18][24]~feeder (
// Equation(s):
// \registers|registers[18][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][24]~feeder .extended_lut = "off";
defparam \registers|registers[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N50
dffeas \registers|registers[18][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][24] .is_wysiwyg = "true";
defparam \registers|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N21
cyclonev_lcell_comb \registers|Mux7~2 (
// Equation(s):
// \registers|Mux7~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][24]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][24]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[26][24]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[18][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][24]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][24]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[18][24]~q  & ( (\registers|registers[26][24]~q  & \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[26][24]~q ),
	.datab(!\registers|registers[22][24]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|registers[30][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\registers|registers[18][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~2 .extended_lut = "off";
defparam \registers|Mux7~2 .lut_mask = 64'h0505303FF5F5303F;
defparam \registers|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N56
dffeas \registers|registers[17][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][24] .is_wysiwyg = "true";
defparam \registers|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N20
dffeas \registers|registers[21][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][24] .is_wysiwyg = "true";
defparam \registers|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \registers|registers[25][24]~feeder (
// Equation(s):
// \registers|registers[25][24]~feeder_combout  = ( \writeData[24]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[24]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][24]~feeder .extended_lut = "off";
defparam \registers|registers[25][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N44
dffeas \registers|registers[25][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][24] .is_wysiwyg = "true";
defparam \registers|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \registers|registers[29][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][24] .is_wysiwyg = "true";
defparam \registers|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \registers|Mux7~1 (
// Equation(s):
// \registers|Mux7~1_combout  = ( \registers|registers[29][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[25][24]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\registers|registers[29][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[25][24]~q ) ) ) ) # ( \registers|registers[29][24]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[17][24]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|registers[21][24]~q ))) ) ) ) # ( !\registers|registers[29][24]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[17][24]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[21][24]~q ))) ) ) )

	.dataa(!\registers|registers[17][24]~q ),
	.datab(!\registers|registers[21][24]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[25][24]~q ),
	.datae(!\registers|registers[29][24]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~1 .extended_lut = "off";
defparam \registers|Mux7~1 .lut_mask = 64'h5353535300F00FFF;
defparam \registers|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \registers|Mux7~4 (
// Equation(s):
// \registers|Mux7~4_combout  = ( \registers|Mux7~2_combout  & ( \registers|Mux7~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux7~0_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux7~3_combout )))) ) ) ) # ( !\registers|Mux7~2_combout  & ( \registers|Mux7~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux7~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux7~3_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \registers|Mux7~2_combout  & ( !\registers|Mux7~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux7~0_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux7~3_combout )))) ) ) ) # ( 
// !\registers|Mux7~2_combout  & ( !\registers|Mux7~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux7~0_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [21])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux7~3_combout  & \instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\registers|Mux7~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux7~3_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux7~2_combout ),
	.dataf(!\registers|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~4 .extended_lut = "off";
defparam \registers|Mux7~4 .lut_mask = 64'h4403770344CF77CF;
defparam \registers|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \registers|Mux7~10 (
// Equation(s):
// \registers|Mux7~10_combout  = ( \registers|Mux7~9_combout  & ( \registers|Mux7~4_combout  ) ) # ( !\registers|Mux7~9_combout  & ( \registers|Mux7~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \registers|Mux7~9_combout 
//  & ( !\registers|Mux7~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\registers|Mux7~9_combout ),
	.dataf(!\registers|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux7~10 .extended_lut = "off";
defparam \registers|Mux7~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \registers|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \Add1~85_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \Add1~85_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~82  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(!\Add1~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000AFAF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \Add1~89_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( \Add1~89_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~86  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~89_sumout ),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000AAFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N27
cyclonev_lcell_comb \pcAddr[24]~27 (
// Equation(s):
// \pcAddr[24]~27_combout  = ( \Add0~89_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~89_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( !\Add0~89_sumout  & ( 
// \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~89_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( \Add0~89_sumout  & ( !\program_counter|q[24]~0_combout  & ( 
// (!\isJump~0_combout ) # (\registers|Mux7~10_combout ) ) ) ) # ( !\Add0~89_sumout  & ( !\program_counter|q[24]~0_combout  & ( (\isJump~0_combout  & \registers|Mux7~10_combout ) ) ) )

	.dataa(!\isJump~0_combout ),
	.datab(!\Add1~89_sumout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|Mux7~10_combout ),
	.datae(!\Add0~89_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[24]~27 .extended_lut = "off";
defparam \pcAddr[24]~27 .lut_mask = 64'h0055AAFF27272727;
defparam \pcAddr[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \program_counter|q[24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[24]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[24] .is_wysiwyg = "true";
defparam \program_counter|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( !\program_counter|q [22] ) + ( GND ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( !\program_counter|q [22] ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N3
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \program_counter|q [23] ) + ( GND ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( \program_counter|q [23] ) + ( GND ) + ( \Add1~82  ))

	.dataa(!\program_counter|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \program_counter|q [24] ) + ( GND ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( \program_counter|q [24] ) + ( GND ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N9
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \Add1~93_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \Add1~93_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~90  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Add1~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000AAFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N59
dffeas \registers|registers[11][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][25] .is_wysiwyg = "true";
defparam \registers|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N33
cyclonev_lcell_comb \registers|registers[8][25]~feeder (
// Equation(s):
// \registers|registers[8][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][25]~feeder .extended_lut = "off";
defparam \registers|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N35
dffeas \registers|registers[8][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][25] .is_wysiwyg = "true";
defparam \registers|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N2
dffeas \registers|registers[10][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][25] .is_wysiwyg = "true";
defparam \registers|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \registers|Mux6~5 (
// Equation(s):
// \registers|Mux6~5_combout  = ( \registers|registers[9][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[10][25]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[11][25]~q )) ) ) ) # ( !\registers|registers[9][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[10][25]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[11][25]~q )) ) ) ) # ( \registers|registers[9][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[8][25]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|registers[9][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[8][25]~q ) ) ) )

	.dataa(!\registers|registers[11][25]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[8][25]~q ),
	.datad(!\registers|registers[10][25]~q ),
	.datae(!\registers|registers[9][25]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~5 .extended_lut = "off";
defparam \registers|Mux6~5 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \registers|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N36
cyclonev_lcell_comb \registers|registers[1][25]~feeder (
// Equation(s):
// \registers|registers[1][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][25]~feeder .extended_lut = "off";
defparam \registers|registers[1][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N38
dffeas \registers|registers[1][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][25] .is_wysiwyg = "true";
defparam \registers|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N14
dffeas \registers|registers[0][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][25] .is_wysiwyg = "true";
defparam \registers|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N33
cyclonev_lcell_comb \registers|registers[3][25]~feeder (
// Equation(s):
// \registers|registers[3][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][25]~feeder .extended_lut = "off";
defparam \registers|registers[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N35
dffeas \registers|registers[3][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][25] .is_wysiwyg = "true";
defparam \registers|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N42
cyclonev_lcell_comb \registers|registers[2][25]~feeder (
// Equation(s):
// \registers|registers[2][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][25]~feeder .extended_lut = "off";
defparam \registers|registers[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N44
dffeas \registers|registers[2][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][25] .is_wysiwyg = "true";
defparam \registers|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \registers|Mux6~6 (
// Equation(s):
// \registers|Mux6~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][25]~q  ) ) )

	.dataa(!\registers|registers[1][25]~q ),
	.datab(!\registers|registers[0][25]~q ),
	.datac(!\registers|registers[3][25]~q ),
	.datad(!\registers|registers[2][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~6 .extended_lut = "off";
defparam \registers|Mux6~6 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N46
dffeas \registers|registers[12][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][25] .is_wysiwyg = "true";
defparam \registers|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \registers|registers[14][25]~feeder (
// Equation(s):
// \registers|registers[14][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][25]~feeder .extended_lut = "off";
defparam \registers|registers[14][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N8
dffeas \registers|registers[14][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][25] .is_wysiwyg = "true";
defparam \registers|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \registers|registers[13][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][25] .is_wysiwyg = "true";
defparam \registers|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N38
dffeas \registers|registers[15][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][25] .is_wysiwyg = "true";
defparam \registers|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \registers|Mux6~7 (
// Equation(s):
// \registers|Mux6~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][25]~q  ) ) )

	.dataa(!\registers|registers[12][25]~q ),
	.datab(!\registers|registers[14][25]~q ),
	.datac(!\registers|registers[13][25]~q ),
	.datad(!\registers|registers[15][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~7 .extended_lut = "off";
defparam \registers|Mux6~7 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \registers|registers[6][25]~feeder (
// Equation(s):
// \registers|registers[6][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][25]~feeder .extended_lut = "off";
defparam \registers|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N2
dffeas \registers|registers[6][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][25] .is_wysiwyg = "true";
defparam \registers|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N20
dffeas \registers|registers[7][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][25] .is_wysiwyg = "true";
defparam \registers|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N54
cyclonev_lcell_comb \registers|registers[4][25]~feeder (
// Equation(s):
// \registers|registers[4][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][25]~feeder .extended_lut = "off";
defparam \registers|registers[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N56
dffeas \registers|registers[4][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][25] .is_wysiwyg = "true";
defparam \registers|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N56
dffeas \registers|registers[5][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][25] .is_wysiwyg = "true";
defparam \registers|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N45
cyclonev_lcell_comb \registers|Mux6~8 (
// Equation(s):
// \registers|Mux6~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][25]~q  ) ) )

	.dataa(!\registers|registers[6][25]~q ),
	.datab(!\registers|registers[7][25]~q ),
	.datac(!\registers|registers[4][25]~q ),
	.datad(!\registers|registers[5][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~8 .extended_lut = "off";
defparam \registers|Mux6~8 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \registers|Mux6~9 (
// Equation(s):
// \registers|Mux6~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|Mux6~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux6~5_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux6~7_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|Mux6~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a 
// [23]) # (\registers|Mux6~6_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\registers|Mux6~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux6~5_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux6~7_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\registers|Mux6~8_combout  & ( (\registers|Mux6~6_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\registers|Mux6~5_combout ),
	.datab(!\registers|Mux6~6_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux6~7_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\registers|Mux6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~9 .extended_lut = "off";
defparam \registers|Mux6~9 .lut_mask = 64'h3030505F3F3F505F;
defparam \registers|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N21
cyclonev_lcell_comb \registers|registers[19][25]~feeder (
// Equation(s):
// \registers|registers[19][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][25]~feeder .extended_lut = "off";
defparam \registers|registers[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N22
dffeas \registers|registers[19][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][25] .is_wysiwyg = "true";
defparam \registers|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N12
cyclonev_lcell_comb \registers|registers[23][25]~feeder (
// Equation(s):
// \registers|registers[23][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][25]~feeder .extended_lut = "off";
defparam \registers|registers[23][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N14
dffeas \registers|registers[23][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][25] .is_wysiwyg = "true";
defparam \registers|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \registers|registers[27][25]~feeder (
// Equation(s):
// \registers|registers[27][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][25]~feeder .extended_lut = "off";
defparam \registers|registers[27][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \registers|registers[27][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][25] .is_wysiwyg = "true";
defparam \registers|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N30
cyclonev_lcell_comb \registers|registers[31][25]~feeder (
// Equation(s):
// \registers|registers[31][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][25]~feeder .extended_lut = "off";
defparam \registers|registers[31][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N32
dffeas \registers|registers[31][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][25] .is_wysiwyg = "true";
defparam \registers|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \registers|Mux6~3 (
// Equation(s):
// \registers|Mux6~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][25]~q  ) ) )

	.dataa(!\registers|registers[19][25]~q ),
	.datab(!\registers|registers[23][25]~q ),
	.datac(!\registers|registers[27][25]~q ),
	.datad(!\registers|registers[31][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~3 .extended_lut = "off";
defparam \registers|Mux6~3 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N32
dffeas \registers|registers[29][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][25] .is_wysiwyg = "true";
defparam \registers|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N45
cyclonev_lcell_comb \registers|registers[17][25]~feeder (
// Equation(s):
// \registers|registers[17][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][25]~feeder .extended_lut = "off";
defparam \registers|registers[17][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N47
dffeas \registers|registers[17][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][25] .is_wysiwyg = "true";
defparam \registers|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N50
dffeas \registers|registers[21][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][25] .is_wysiwyg = "true";
defparam \registers|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N39
cyclonev_lcell_comb \registers|registers[25][25]~feeder (
// Equation(s):
// \registers|registers[25][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][25]~feeder .extended_lut = "off";
defparam \registers|registers[25][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N41
dffeas \registers|registers[25][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][25] .is_wysiwyg = "true";
defparam \registers|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \registers|Mux6~1 (
// Equation(s):
// \registers|Mux6~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][25]~q  ) ) )

	.dataa(!\registers|registers[29][25]~q ),
	.datab(!\registers|registers[17][25]~q ),
	.datac(!\registers|registers[21][25]~q ),
	.datad(!\registers|registers[25][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~1 .extended_lut = "off";
defparam \registers|Mux6~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N50
dffeas \registers|registers[24][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][25] .is_wysiwyg = "true";
defparam \registers|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N57
cyclonev_lcell_comb \registers|registers[16][25]~feeder (
// Equation(s):
// \registers|registers[16][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][25]~feeder .extended_lut = "off";
defparam \registers|registers[16][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N59
dffeas \registers|registers[16][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][25] .is_wysiwyg = "true";
defparam \registers|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N32
dffeas \registers|registers[28][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][25] .is_wysiwyg = "true";
defparam \registers|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N2
dffeas \registers|registers[20][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][25] .is_wysiwyg = "true";
defparam \registers|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \registers|Mux6~0 (
// Equation(s):
// \registers|Mux6~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][25]~q  ) ) )

	.dataa(!\registers|registers[24][25]~q ),
	.datab(!\registers|registers[16][25]~q ),
	.datac(!\registers|registers[28][25]~q ),
	.datad(!\registers|registers[20][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~0 .extended_lut = "off";
defparam \registers|Mux6~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N6
cyclonev_lcell_comb \registers|registers[22][25]~feeder (
// Equation(s):
// \registers|registers[22][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[22][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[22][25]~feeder .extended_lut = "off";
defparam \registers|registers[22][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[22][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N8
dffeas \registers|registers[22][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][25] .is_wysiwyg = "true";
defparam \registers|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \registers|registers[30][25]~feeder (
// Equation(s):
// \registers|registers[30][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][25]~feeder .extended_lut = "off";
defparam \registers|registers[30][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N14
dffeas \registers|registers[30][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][25] .is_wysiwyg = "true";
defparam \registers|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N47
dffeas \registers|registers[18][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][25] .is_wysiwyg = "true";
defparam \registers|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N41
dffeas \registers|registers[26][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[25]~18_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][25] .is_wysiwyg = "true";
defparam \registers|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N33
cyclonev_lcell_comb \registers|Mux6~2 (
// Equation(s):
// \registers|Mux6~2_combout  = ( \registers|registers[26][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][25]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][25]~q ))) ) ) ) # ( !\registers|registers[26][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[22][25]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[30][25]~q ))) ) ) ) # ( \registers|registers[26][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[18][25]~q ) ) ) ) # ( !\registers|registers[26][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[18][25]~q  & !\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[22][25]~q ),
	.datab(!\registers|registers[30][25]~q ),
	.datac(!\registers|registers[18][25]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[26][25]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~2 .extended_lut = "off";
defparam \registers|Mux6~2 .lut_mask = 64'h0F000FFF55335533;
defparam \registers|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N9
cyclonev_lcell_comb \registers|Mux6~4 (
// Equation(s):
// \registers|Mux6~4_combout  = ( \registers|Mux6~0_combout  & ( \registers|Mux6~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux6~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux6~3_combout ))) ) ) ) # ( !\registers|Mux6~0_combout  & ( \registers|Mux6~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((\registers|Mux6~1_combout  & \instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux6~3_combout 
// ))) ) ) ) # ( \registers|Mux6~0_combout  & ( !\registers|Mux6~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux6~1_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux6~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\registers|Mux6~0_combout  & ( !\registers|Mux6~2_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux6~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux6~3_combout )))) ) 
// ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\registers|Mux6~3_combout ),
	.datac(!\registers|Mux6~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|Mux6~0_combout ),
	.dataf(!\registers|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~4 .extended_lut = "off";
defparam \registers|Mux6~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \registers|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \registers|Mux6~10 (
// Equation(s):
// \registers|Mux6~10_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [25] & ( \registers|Mux6~4_combout  ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [25] & ( \registers|Mux6~4_combout  & ( \registers|Mux6~9_combout  ) ) 
// ) # ( !\instructions|altsyncram_component|auto_generated|q_a [25] & ( !\registers|Mux6~4_combout  & ( \registers|Mux6~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux6~9_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\registers|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux6~10 .extended_lut = "off";
defparam \registers|Mux6~10 .lut_mask = 64'h00FF000000FFFFFF;
defparam \registers|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N45
cyclonev_lcell_comb \pcAddr[25]~28 (
// Equation(s):
// \pcAddr[25]~28_combout  = ( \Add1~93_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\Add1~93_sumout  & ( \program_counter|q[24]~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & \isJump~0_combout ) ) ) ) # ( \Add1~93_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~93_sumout )) # (\isJump~0_combout  & ((\registers|Mux6~10_combout ))) ) ) 
// ) # ( !\Add1~93_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~93_sumout )) # (\isJump~0_combout  & ((\registers|Mux6~10_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\Add0~93_sumout ),
	.datac(!\isJump~0_combout ),
	.datad(!\registers|Mux6~10_combout ),
	.datae(!\Add1~93_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[25]~28 .extended_lut = "off";
defparam \pcAddr[25]~28 .lut_mask = 64'h303F303F0505F5F5;
defparam \pcAddr[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N47
dffeas \program_counter|q[25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[25]~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[25] .is_wysiwyg = "true";
defparam \program_counter|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \program_counter|q [25] ) + ( GND ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( \program_counter|q [25] ) + ( GND ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N3
cyclonev_lcell_comb \registers|Mux39~2 (
// Equation(s):
// \registers|Mux39~2_combout  = ( \registers|registers[30][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[26][24]~q ) ) ) ) # ( 
// !\registers|registers[30][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[26][24]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[30][24]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[18][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[22][24]~q )) ) ) ) # ( !\registers|registers[30][24]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[18][24]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[22][24]~q )) ) ) )

	.dataa(!\registers|registers[26][24]~q ),
	.datab(!\registers|registers[22][24]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[18][24]~q ),
	.datae(!\registers|registers[30][24]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~2 .extended_lut = "off";
defparam \registers|Mux39~2 .lut_mask = 64'h03F303F350505F5F;
defparam \registers|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N27
cyclonev_lcell_comb \registers|Mux39~0 (
// Equation(s):
// \registers|Mux39~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[24][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[20][24]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[28][24]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[24][24]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[16][24]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[24][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[20][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[28][24]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[24][24]~q  & ( (\registers|registers[16][24]~q  & !\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\registers|registers[16][24]~q ),
	.datab(!\registers|registers[28][24]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[20][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~0 .extended_lut = "off";
defparam \registers|Mux39~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \registers|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N21
cyclonev_lcell_comb \registers|Mux39~1 (
// Equation(s):
// \registers|Mux39~1_combout  = ( \registers|registers[17][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[25][24]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[29][24]~q ))) ) ) ) # ( !\registers|registers[17][24]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[25][24]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[29][24]~q ))) ) ) ) # ( \registers|registers[17][24]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[21][24]~q ) ) ) ) # ( !\registers|registers[17][24]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[21][24]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[25][24]~q ),
	.datac(!\registers|registers[29][24]~q ),
	.datad(!\registers|registers[21][24]~q ),
	.datae(!\registers|registers[17][24]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~1 .extended_lut = "off";
defparam \registers|Mux39~1 .lut_mask = 64'h0055AAFF27272727;
defparam \registers|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N57
cyclonev_lcell_comb \registers|Mux39~3 (
// Equation(s):
// \registers|Mux39~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][24]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[23][24]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[19][24]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ((\registers|registers[27][24]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[31][24]~q  & ( (\registers|registers[23][24]~q  & !\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) 
// # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[31][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[19][24]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[27][24]~q ))) ) ) )

	.dataa(!\registers|registers[19][24]~q ),
	.datab(!\registers|registers[23][24]~q ),
	.datac(!\registers|registers[27][24]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[31][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~3 .extended_lut = "off";
defparam \registers|Mux39~3 .lut_mask = 64'h550F3300550F33FF;
defparam \registers|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \registers|Mux39~4 (
// Equation(s):
// \registers|Mux39~4_combout  = ( \registers|Mux39~1_combout  & ( \registers|Mux39~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux39~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (\registers|Mux39~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux39~1_combout  & ( \registers|Mux39~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux39~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux39~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (\instructions|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( \registers|Mux39~1_combout  & ( !\registers|Mux39~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux39~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux39~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (!\instructions|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( !\registers|Mux39~1_combout  & ( !\registers|Mux39~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux39~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux39~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux39~2_combout ),
	.datad(!\registers|Mux39~0_combout ),
	.datae(!\registers|Mux39~1_combout ),
	.dataf(!\registers|Mux39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~4 .extended_lut = "off";
defparam \registers|Mux39~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \registers|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N45
cyclonev_lcell_comb \registers|Mux39~9 (
// Equation(s):
// \registers|Mux39~9_combout  = ( \registers|registers[2][24]~q  & ( \registers|registers[3][24]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[0][24]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[1][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|registers[2][24]~q  & ( \registers|registers[3][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[0][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[1][24]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \registers|registers[2][24]~q  & ( !\registers|registers[3][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[0][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[1][24]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\registers|registers[2][24]~q  & ( !\registers|registers[3][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[0][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[1][24]~q )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|registers[1][24]~q ),
	.datac(!\registers|registers[0][24]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[2][24]~q ),
	.dataf(!\registers|registers[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~9 .extended_lut = "off";
defparam \registers|Mux39~9 .lut_mask = 64'h0A225F220A775F77;
defparam \registers|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N27
cyclonev_lcell_comb \registers|Mux39~8 (
// Equation(s):
// \registers|Mux39~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][24]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][24]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][24]~q  ) ) )

	.dataa(!\registers|registers[4][24]~q ),
	.datab(!\registers|registers[5][24]~q ),
	.datac(!\registers|registers[6][24]~q ),
	.datad(!\registers|registers[7][24]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~8 .extended_lut = "off";
defparam \registers|Mux39~8 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \registers|Mux39~7 (
// Equation(s):
// \registers|Mux39~7_combout  = ( \registers|registers[14][24]~q  & ( \registers|registers[15][24]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][24]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[13][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|registers[14][24]~q  & ( \registers|registers[15][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[13][24]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \registers|registers[14][24]~q  & ( !\registers|registers[15][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[13][24]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\registers|registers[14][24]~q  & ( !\registers|registers[15][24]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[13][24]~q )))) ) ) )

	.dataa(!\registers|registers[13][24]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|registers[12][24]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[14][24]~q ),
	.dataf(!\registers|registers[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~7 .extended_lut = "off";
defparam \registers|Mux39~7 .lut_mask = 64'h0C443F440C773F77;
defparam \registers|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \registers|Mux39~10 (
// Equation(s):
// \registers|Mux39~10_combout  = ( \registers|Mux39~8_combout  & ( \registers|Mux39~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux39~9_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux39~8_combout  & ( \registers|Mux39~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux39~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux39~8_combout  & ( !\registers|Mux39~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux39~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux39~8_combout  & ( !\registers|Mux39~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux39~9_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux39~9_combout ),
	.datae(!\registers|Mux39~8_combout ),
	.dataf(!\registers|Mux39~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~10 .extended_lut = "off";
defparam \registers|Mux39~10 .lut_mask = 64'h008040C0109050D0;
defparam \registers|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \registers|Mux39~11 (
// Equation(s):
// \registers|Mux39~11_combout  = ( \registers|Mux39~10_combout  ) # ( !\registers|Mux39~10_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux39~4_combout )) # (\registers|Mux39~6_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\registers|Mux39~4_combout ),
	.datad(!\registers|Mux39~6_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux39~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~11 .extended_lut = "off";
defparam \registers|Mux39~11 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \registers|Mux39~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N18
cyclonev_lcell_comb \registers|Mux38~1 (
// Equation(s):
// \registers|Mux38~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][25]~q  ) ) )

	.dataa(!\registers|registers[21][25]~q ),
	.datab(!\registers|registers[29][25]~q ),
	.datac(!\registers|registers[17][25]~q ),
	.datad(!\registers|registers[25][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~1 .extended_lut = "off";
defparam \registers|Mux38~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N48
cyclonev_lcell_comb \registers|Mux38~2 (
// Equation(s):
// \registers|Mux38~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][25]~q  ) ) )

	.dataa(!\registers|registers[18][25]~q ),
	.datab(!\registers|registers[26][25]~q ),
	.datac(!\registers|registers[30][25]~q ),
	.datad(!\registers|registers[22][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~2 .extended_lut = "off";
defparam \registers|Mux38~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N3
cyclonev_lcell_comb \registers|Mux38~0 (
// Equation(s):
// \registers|Mux38~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][25]~q  ) ) )

	.dataa(!\registers|registers[24][25]~q ),
	.datab(!\registers|registers[28][25]~q ),
	.datac(!\registers|registers[20][25]~q ),
	.datad(!\registers|registers[16][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~0 .extended_lut = "off";
defparam \registers|Mux38~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N39
cyclonev_lcell_comb \registers|Mux38~3 (
// Equation(s):
// \registers|Mux38~3_combout  = ( \registers|registers[27][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[23][25]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[31][25]~q )) ) ) ) # ( !\registers|registers[27][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[23][25]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[31][25]~q )) ) ) ) # ( \registers|registers[27][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (\registers|registers[19][25]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\registers|registers[27][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[19][25]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[31][25]~q ),
	.datac(!\registers|registers[23][25]~q ),
	.datad(!\registers|registers[19][25]~q ),
	.datae(!\registers|registers[27][25]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~3 .extended_lut = "off";
defparam \registers|Mux38~3 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \registers|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \registers|Mux38~4 (
// Equation(s):
// \registers|Mux38~4_combout  = ( \registers|Mux38~0_combout  & ( \registers|Mux38~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux38~1_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux38~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|Mux38~0_combout  & ( \registers|Mux38~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux38~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux38~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \registers|Mux38~0_combout  & ( !\registers|Mux38~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux38~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux38~2_combout 
// )))) ) ) ) # ( !\registers|Mux38~0_combout  & ( !\registers|Mux38~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux38~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux38~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux38~1_combout ),
	.datad(!\registers|Mux38~2_combout ),
	.datae(!\registers|Mux38~0_combout ),
	.dataf(!\registers|Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~4 .extended_lut = "off";
defparam \registers|Mux38~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \registers|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N39
cyclonev_lcell_comb \registers|Mux38~7 (
// Equation(s):
// \registers|Mux38~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][25]~q  ) ) )

	.dataa(!\registers|registers[15][25]~q ),
	.datab(!\registers|registers[14][25]~q ),
	.datac(!\registers|registers[12][25]~q ),
	.datad(!\registers|registers[13][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~7 .extended_lut = "off";
defparam \registers|Mux38~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N57
cyclonev_lcell_comb \registers|Mux38~8 (
// Equation(s):
// \registers|Mux38~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][25]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[7][25]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][25]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][25]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[5][25]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[6][25]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[7][25]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[6][25]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][25]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[5][25]~q )) ) ) )

	.dataa(!\registers|registers[5][25]~q ),
	.datab(!\registers|registers[4][25]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[7][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~8 .extended_lut = "off";
defparam \registers|Mux38~8 .lut_mask = 64'h3535000F3535F0FF;
defparam \registers|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N15
cyclonev_lcell_comb \registers|Mux38~9 (
// Equation(s):
// \registers|Mux38~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][25]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][25]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][25]~q  ) ) )

	.dataa(!\registers|registers[3][25]~q ),
	.datab(!\registers|registers[2][25]~q ),
	.datac(!\registers|registers[0][25]~q ),
	.datad(!\registers|registers[1][25]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~9 .extended_lut = "off";
defparam \registers|Mux38~9 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \registers|Mux38~10 (
// Equation(s):
// \registers|Mux38~10_combout  = ( \registers|Mux38~8_combout  & ( \registers|Mux38~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((\registers|Mux38~7_combout  
// & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux38~8_combout  & ( \registers|Mux38~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux38~7_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux38~8_combout  & ( !\registers|Mux38~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux38~7_combout )))) ) ) ) # ( !\registers|Mux38~8_combout  & ( !\registers|Mux38~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\registers|Mux38~7_combout  & (\instructions|altsyncram_component|auto_generated|q_a [18] & \instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux38~7_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux38~8_combout ),
	.dataf(!\registers|Mux38~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~10 .extended_lut = "off";
defparam \registers|Mux38~10 .lut_mask = 64'h00020A02A002AA02;
defparam \registers|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \registers|Mux38~11 (
// Equation(s):
// \registers|Mux38~11_combout  = ( \registers|Mux38~4_combout  & ( \registers|Mux38~10_combout  ) ) # ( !\registers|Mux38~4_combout  & ( \registers|Mux38~10_combout  ) ) # ( \registers|Mux38~4_combout  & ( !\registers|Mux38~10_combout  & ( 
// (\registers|Mux38~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\registers|Mux38~4_combout  & ( !\registers|Mux38~10_combout  & ( \registers|Mux38~6_combout  ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux38~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\registers|Mux38~4_combout ),
	.dataf(!\registers|Mux38~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~11 .extended_lut = "off";
defparam \registers|Mux38~11 .lut_mask = 64'h33337777FFFFFFFF;
defparam \registers|Mux38~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N56
dffeas \registers|registers[1][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][28] .is_wysiwyg = "true";
defparam \registers|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N35
dffeas \registers|registers[0][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][28] .is_wysiwyg = "true";
defparam \registers|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \registers|registers[2][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][28] .is_wysiwyg = "true";
defparam \registers|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N27
cyclonev_lcell_comb \registers|registers[3][28]~feeder (
// Equation(s):
// \registers|registers[3][28]~feeder_combout  = ( \writeData[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][28]~feeder .extended_lut = "off";
defparam \registers|registers[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \registers|registers[3][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][28] .is_wysiwyg = "true";
defparam \registers|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N33
cyclonev_lcell_comb \registers|Mux3~6 (
// Equation(s):
// \registers|Mux3~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][28]~q  ) ) )

	.dataa(!\registers|registers[1][28]~q ),
	.datab(!\registers|registers[0][28]~q ),
	.datac(!\registers|registers[2][28]~q ),
	.datad(!\registers|registers[3][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~6 .extended_lut = "off";
defparam \registers|Mux3~6 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N54
cyclonev_lcell_comb \registers|registers[10][28]~feeder (
// Equation(s):
// \registers|registers[10][28]~feeder_combout  = ( \writeData[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][28]~feeder .extended_lut = "off";
defparam \registers|registers[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N56
dffeas \registers|registers[10][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][28] .is_wysiwyg = "true";
defparam \registers|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N8
dffeas \registers|registers[11][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][28] .is_wysiwyg = "true";
defparam \registers|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N14
dffeas \registers|registers[9][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][28] .is_wysiwyg = "true";
defparam \registers|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N41
dffeas \registers|registers[8][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][28] .is_wysiwyg = "true";
defparam \registers|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N27
cyclonev_lcell_comb \registers|Mux3~5 (
// Equation(s):
// \registers|Mux3~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][28]~q  ) ) )

	.dataa(!\registers|registers[10][28]~q ),
	.datab(!\registers|registers[11][28]~q ),
	.datac(!\registers|registers[9][28]~q ),
	.datad(!\registers|registers[8][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~5 .extended_lut = "off";
defparam \registers|Mux3~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N18
cyclonev_lcell_comb \registers|registers[5][28]~feeder (
// Equation(s):
// \registers|registers[5][28]~feeder_combout  = ( \writeData[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][28]~feeder .extended_lut = "off";
defparam \registers|registers[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N20
dffeas \registers|registers[5][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][28] .is_wysiwyg = "true";
defparam \registers|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N14
dffeas \registers|registers[6][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][28] .is_wysiwyg = "true";
defparam \registers|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N44
dffeas \registers|registers[4][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][28] .is_wysiwyg = "true";
defparam \registers|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N3
cyclonev_lcell_comb \registers|Mux3~8 (
// Equation(s):
// \registers|Mux3~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][28]~q  ) ) )

	.dataa(!\registers|registers[5][28]~q ),
	.datab(!\registers|registers[6][28]~q ),
	.datac(!\registers|registers[4][28]~q ),
	.datad(!\registers|registers[7][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~8 .extended_lut = "off";
defparam \registers|Mux3~8 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \registers|registers[13][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][28] .is_wysiwyg = "true";
defparam \registers|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N8
dffeas \registers|registers[14][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][28] .is_wysiwyg = "true";
defparam \registers|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N52
dffeas \registers|registers[12][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][28] .is_wysiwyg = "true";
defparam \registers|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N26
dffeas \registers|registers[15][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][28] .is_wysiwyg = "true";
defparam \registers|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N9
cyclonev_lcell_comb \registers|Mux3~7 (
// Equation(s):
// \registers|Mux3~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][28]~q  ) ) )

	.dataa(!\registers|registers[13][28]~q ),
	.datab(!\registers|registers[14][28]~q ),
	.datac(!\registers|registers[12][28]~q ),
	.datad(!\registers|registers[15][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~7 .extended_lut = "off";
defparam \registers|Mux3~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N0
cyclonev_lcell_comb \registers|Mux3~9 (
// Equation(s):
// \registers|Mux3~9_combout  = ( \registers|Mux3~8_combout  & ( \registers|Mux3~7_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux3~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((\registers|Mux3~5_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\registers|Mux3~8_combout  & ( \registers|Mux3~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux3~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux3~5_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \registers|Mux3~8_combout  & ( !\registers|Mux3~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux3~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux3~5_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( !\registers|Mux3~8_combout  & ( !\registers|Mux3~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux3~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux3~5_combout ))))) ) ) )

	.dataa(!\registers|Mux3~6_combout ),
	.datab(!\registers|Mux3~5_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|Mux3~8_combout ),
	.dataf(!\registers|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~9 .extended_lut = "off";
defparam \registers|Mux3~9 .lut_mask = 64'h50305F30503F5F3F;
defparam \registers|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N56
dffeas \registers|registers[22][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][28] .is_wysiwyg = "true";
defparam \registers|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \registers|registers[26][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][28] .is_wysiwyg = "true";
defparam \registers|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N0
cyclonev_lcell_comb \registers|registers[18][28]~feeder (
// Equation(s):
// \registers|registers[18][28]~feeder_combout  = ( \writeData[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][28]~feeder .extended_lut = "off";
defparam \registers|registers[18][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N2
dffeas \registers|registers[18][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][28] .is_wysiwyg = "true";
defparam \registers|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \registers|registers[30][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][28] .is_wysiwyg = "true";
defparam \registers|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N0
cyclonev_lcell_comb \registers|Mux3~2 (
// Equation(s):
// \registers|Mux3~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][28]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[22][28]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][28]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[18][28]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[26][28]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[30][28]~q  & ( (\registers|registers[22][28]~q  & 
// !\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\registers|registers[30][28]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((\registers|registers[18][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[26][28]~q )) ) ) )

	.dataa(!\registers|registers[22][28]~q ),
	.datab(!\registers|registers[26][28]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|registers[18][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\registers|registers[30][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~2 .extended_lut = "off";
defparam \registers|Mux3~2 .lut_mask = 64'h03F3505003F35F5F;
defparam \registers|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y15_N53
dffeas \registers|registers[24][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][28] .is_wysiwyg = "true";
defparam \registers|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N48
cyclonev_lcell_comb \registers|registers[28][28]~feeder (
// Equation(s):
// \registers|registers[28][28]~feeder_combout  = ( \writeData[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][28]~feeder .extended_lut = "off";
defparam \registers|registers[28][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N50
dffeas \registers|registers[28][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][28] .is_wysiwyg = "true";
defparam \registers|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N56
dffeas \registers|registers[20][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][28] .is_wysiwyg = "true";
defparam \registers|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N32
dffeas \registers|registers[16][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][28] .is_wysiwyg = "true";
defparam \registers|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N12
cyclonev_lcell_comb \registers|Mux3~0 (
// Equation(s):
// \registers|Mux3~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][28]~q  ) ) )

	.dataa(!\registers|registers[24][28]~q ),
	.datab(!\registers|registers[28][28]~q ),
	.datac(!\registers|registers[20][28]~q ),
	.datad(!\registers|registers[16][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~0 .extended_lut = "off";
defparam \registers|Mux3~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y22_N12
cyclonev_lcell_comb \registers|registers[19][28]~feeder (
// Equation(s):
// \registers|registers[19][28]~feeder_combout  = ( \writeData[28]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][28]~feeder .extended_lut = "off";
defparam \registers|registers[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y22_N14
dffeas \registers|registers[19][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][28] .is_wysiwyg = "true";
defparam \registers|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N44
dffeas \registers|registers[23][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][28] .is_wysiwyg = "true";
defparam \registers|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N20
dffeas \registers|registers[27][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][28] .is_wysiwyg = "true";
defparam \registers|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N14
dffeas \registers|registers[31][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][28] .is_wysiwyg = "true";
defparam \registers|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N30
cyclonev_lcell_comb \registers|Mux3~3 (
// Equation(s):
// \registers|Mux3~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][28]~q  ) ) )

	.dataa(!\registers|registers[19][28]~q ),
	.datab(!\registers|registers[23][28]~q ),
	.datac(!\registers|registers[27][28]~q ),
	.datad(!\registers|registers[31][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~3 .extended_lut = "off";
defparam \registers|Mux3~3 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N56
dffeas \registers|registers[21][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][28] .is_wysiwyg = "true";
defparam \registers|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \registers|registers[29][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][28] .is_wysiwyg = "true";
defparam \registers|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \registers|registers[25][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][28] .is_wysiwyg = "true";
defparam \registers|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N32
dffeas \registers|registers[17][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][28] .is_wysiwyg = "true";
defparam \registers|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \registers|Mux3~1 (
// Equation(s):
// \registers|Mux3~1_combout  = ( \registers|registers[17][28]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[25][28]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[29][28]~q )) ) ) ) # ( !\registers|registers[17][28]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[25][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[29][28]~q )) ) ) ) # ( \registers|registers[17][28]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[21][28]~q ) ) ) ) # ( !\registers|registers[17][28]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[21][28]~q  & \instructions|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\registers|registers[21][28]~q ),
	.datab(!\registers|registers[29][28]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[25][28]~q ),
	.datae(!\registers|registers[17][28]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~1 .extended_lut = "off";
defparam \registers|Mux3~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \registers|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N48
cyclonev_lcell_comb \registers|Mux3~4 (
// Equation(s):
// \registers|Mux3~4_combout  = ( \registers|Mux3~3_combout  & ( \registers|Mux3~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux3~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\registers|Mux3~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|Mux3~3_combout  & ( \registers|Mux3~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux3~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux3~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( \registers|Mux3~3_combout  & ( !\registers|Mux3~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ((\registers|Mux3~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux3~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\instructions|altsyncram_component|auto_generated|q_a 
// [22])) ) ) ) # ( !\registers|Mux3~3_combout  & ( !\registers|Mux3~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux3~0_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux3~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux3~2_combout ),
	.datad(!\registers|Mux3~0_combout ),
	.datae(!\registers|Mux3~3_combout ),
	.dataf(!\registers|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~4 .extended_lut = "off";
defparam \registers|Mux3~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \registers|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N24
cyclonev_lcell_comb \registers|Mux3~10 (
// Equation(s):
// \registers|Mux3~10_combout  = ( \registers|Mux3~9_combout  & ( \registers|Mux3~4_combout  ) ) # ( !\registers|Mux3~9_combout  & ( \registers|Mux3~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \registers|Mux3~9_combout 
//  & ( !\registers|Mux3~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\registers|Mux3~9_combout ),
	.dataf(!\registers|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux3~10 .extended_lut = "off";
defparam \registers|Mux3~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \registers|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N50
dffeas \registers|registers[14][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][30] .is_wysiwyg = "true";
defparam \registers|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N6
cyclonev_lcell_comb \registers|registers[13][30]~feeder (
// Equation(s):
// \registers|registers[13][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][30]~feeder .extended_lut = "off";
defparam \registers|registers[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N8
dffeas \registers|registers[13][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][30] .is_wysiwyg = "true";
defparam \registers|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N51
cyclonev_lcell_comb \registers|registers[12][30]~feeder (
// Equation(s):
// \registers|registers[12][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][30]~feeder .extended_lut = "off";
defparam \registers|registers[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N53
dffeas \registers|registers[12][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][30] .is_wysiwyg = "true";
defparam \registers|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N32
dffeas \registers|registers[15][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][30] .is_wysiwyg = "true";
defparam \registers|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N27
cyclonev_lcell_comb \registers|Mux33~7 (
// Equation(s):
// \registers|Mux33~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][30]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[14][30]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][30]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[13][30]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[15][30]~q  & ( (\registers|registers[14][30]~q  & 
// !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[15][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((\registers|registers[12][30]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[13][30]~q )) ) ) )

	.dataa(!\registers|registers[14][30]~q ),
	.datab(!\registers|registers[13][30]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[12][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~7 .extended_lut = "off";
defparam \registers|Mux33~7 .lut_mask = 64'h03F3505003F35F5F;
defparam \registers|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N2
dffeas \registers|registers[4][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][30] .is_wysiwyg = "true";
defparam \registers|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N8
dffeas \registers|registers[6][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][30] .is_wysiwyg = "true";
defparam \registers|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N53
dffeas \registers|registers[7][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][30] .is_wysiwyg = "true";
defparam \registers|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N9
cyclonev_lcell_comb \registers|Mux33~8 (
// Equation(s):
// \registers|Mux33~8_combout  = ( \registers|registers[5][30]~q  & ( \registers|registers[7][30]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[4][30]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[6][30]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|registers[5][30]~q  & ( \registers|registers[7][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[4][30]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((\registers|registers[6][30]~q ))))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \registers|registers[5][30]~q  & ( !\registers|registers[7][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[4][30]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((\registers|registers[6][30]~q ))))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\registers|registers[5][30]~q  & ( !\registers|registers[7][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[4][30]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((\registers|registers[6][30]~q ))))) ) ) )

	.dataa(!\registers|registers[4][30]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|registers[6][30]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|registers[5][30]~q ),
	.dataf(!\registers|registers[7][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~8 .extended_lut = "off";
defparam \registers|Mux33~8 .lut_mask = 64'h440C770C443F773F;
defparam \registers|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N20
dffeas \registers|registers[1][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][30] .is_wysiwyg = "true";
defparam \registers|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N49
dffeas \registers|registers[0][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][30] .is_wysiwyg = "true";
defparam \registers|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N32
dffeas \registers|registers[3][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][30] .is_wysiwyg = "true";
defparam \registers|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N21
cyclonev_lcell_comb \registers|registers[2][30]~feeder (
// Equation(s):
// \registers|registers[2][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][30]~feeder .extended_lut = "off";
defparam \registers|registers[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \registers|registers[2][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][30] .is_wysiwyg = "true";
defparam \registers|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N21
cyclonev_lcell_comb \registers|Mux33~9 (
// Equation(s):
// \registers|Mux33~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[2][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[1][30]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[3][30]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[2][30]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[0][30]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[2][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[1][30]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[3][30]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[2][30]~q  & ( (\registers|registers[0][30]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[1][30]~q ),
	.datab(!\registers|registers[0][30]~q ),
	.datac(!\registers|registers[3][30]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~9 .extended_lut = "off";
defparam \registers|Mux33~9 .lut_mask = 64'h3300550F33FF550F;
defparam \registers|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N0
cyclonev_lcell_comb \registers|Mux33~10 (
// Equation(s):
// \registers|Mux33~10_combout  = ( \registers|Mux33~8_combout  & ( \registers|Mux33~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// ((\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux33~7_combout )))) ) ) ) # ( !\registers|Mux33~8_combout  & ( \registers|Mux33~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [18])) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// \registers|Mux33~7_combout )))) ) ) ) # ( \registers|Mux33~8_combout  & ( !\registers|Mux33~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux33~7_combout )))) ) ) ) # ( !\registers|Mux33~8_combout  & ( !\registers|Mux33~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux33~7_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|Mux33~7_combout ),
	.datae(!\registers|Mux33~8_combout ),
	.dataf(!\registers|Mux33~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~10 .extended_lut = "off";
defparam \registers|Mux33~10 .lut_mask = 64'h0002080A8082888A;
defparam \registers|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N3
cyclonev_lcell_comb \registers|registers[8][30]~feeder (
// Equation(s):
// \registers|registers[8][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][30]~feeder .extended_lut = "off";
defparam \registers|registers[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N5
dffeas \registers|registers[8][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][30] .is_wysiwyg = "true";
defparam \registers|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N26
dffeas \registers|registers[11][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][30] .is_wysiwyg = "true";
defparam \registers|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N57
cyclonev_lcell_comb \registers|registers[9][30]~feeder (
// Equation(s):
// \registers|registers[9][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][30]~feeder .extended_lut = "off";
defparam \registers|registers[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N59
dffeas \registers|registers[9][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][30] .is_wysiwyg = "true";
defparam \registers|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N33
cyclonev_lcell_comb \registers|registers[10][30]~feeder (
// Equation(s):
// \registers|registers[10][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][30]~feeder .extended_lut = "off";
defparam \registers|registers[10][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y17_N35
dffeas \registers|registers[10][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][30] .is_wysiwyg = "true";
defparam \registers|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N33
cyclonev_lcell_comb \registers|Mux33~5 (
// Equation(s):
// \registers|Mux33~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][30]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][30]~q  ) ) )

	.dataa(!\registers|registers[8][30]~q ),
	.datab(!\registers|registers[11][30]~q ),
	.datac(!\registers|registers[9][30]~q ),
	.datad(!\registers|registers[10][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~5 .extended_lut = "off";
defparam \registers|Mux33~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N45
cyclonev_lcell_comb \registers|Mux33~6 (
// Equation(s):
// \registers|Mux33~6_combout  = ( \registers|Mux33~5_combout  & ( \registers|Mux42~0_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\registers|Mux33~5_combout ),
	.dataf(!\registers|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~6 .extended_lut = "off";
defparam \registers|Mux33~6 .lut_mask = 64'h000000000000F0F0;
defparam \registers|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \registers|registers[31][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][30] .is_wysiwyg = "true";
defparam \registers|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y18_N36
cyclonev_lcell_comb \registers|registers[19][30]~feeder (
// Equation(s):
// \registers|registers[19][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[19][30]~feeder .extended_lut = "off";
defparam \registers|registers[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y18_N38
dffeas \registers|registers[19][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][30] .is_wysiwyg = "true";
defparam \registers|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \registers|registers[27][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][30] .is_wysiwyg = "true";
defparam \registers|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N18
cyclonev_lcell_comb \registers|registers[23][30]~feeder (
// Equation(s):
// \registers|registers[23][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][30]~feeder .extended_lut = "off";
defparam \registers|registers[23][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N20
dffeas \registers|registers[23][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][30] .is_wysiwyg = "true";
defparam \registers|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N39
cyclonev_lcell_comb \registers|Mux33~3 (
// Equation(s):
// \registers|Mux33~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[23][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[27][30]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[31][30]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[23][30]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[19][30]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[23][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[27][30]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[31][30]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[23][30]~q  & ( (\registers|registers[19][30]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[31][30]~q ),
	.datab(!\registers|registers[19][30]~q ),
	.datac(!\registers|registers[27][30]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|registers[23][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~3 .extended_lut = "off";
defparam \registers|Mux33~3 .lut_mask = 64'h33000F5533FF0F55;
defparam \registers|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N21
cyclonev_lcell_comb \registers|registers[24][30]~feeder (
// Equation(s):
// \registers|registers[24][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][30]~feeder .extended_lut = "off";
defparam \registers|registers[24][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \registers|registers[24][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][30] .is_wysiwyg = "true";
defparam \registers|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N44
dffeas \registers|registers[20][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][30] .is_wysiwyg = "true";
defparam \registers|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N41
dffeas \registers|registers[28][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][30] .is_wysiwyg = "true";
defparam \registers|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N20
dffeas \registers|registers[16][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][30] .is_wysiwyg = "true";
defparam \registers|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N45
cyclonev_lcell_comb \registers|Mux33~0 (
// Equation(s):
// \registers|Mux33~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][30]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][30]~q  ) ) )

	.dataa(!\registers|registers[24][30]~q ),
	.datab(!\registers|registers[20][30]~q ),
	.datac(!\registers|registers[28][30]~q ),
	.datad(!\registers|registers[16][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~0 .extended_lut = "off";
defparam \registers|Mux33~0 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \registers|registers[30][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][30] .is_wysiwyg = "true";
defparam \registers|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N32
dffeas \registers|registers[22][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][30] .is_wysiwyg = "true";
defparam \registers|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N39
cyclonev_lcell_comb \registers|registers[26][30]~feeder (
// Equation(s):
// \registers|registers[26][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][30]~feeder .extended_lut = "off";
defparam \registers|registers[26][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N41
dffeas \registers|registers[26][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][30] .is_wysiwyg = "true";
defparam \registers|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N0
cyclonev_lcell_comb \registers|registers[18][30]~feeder (
// Equation(s):
// \registers|registers[18][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[18][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[18][30]~feeder .extended_lut = "off";
defparam \registers|registers[18][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[18][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y17_N2
dffeas \registers|registers[18][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][30] .is_wysiwyg = "true";
defparam \registers|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N33
cyclonev_lcell_comb \registers|Mux33~2 (
// Equation(s):
// \registers|Mux33~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][30]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][30]~q  ) ) )

	.dataa(!\registers|registers[30][30]~q ),
	.datab(!\registers|registers[22][30]~q ),
	.datac(!\registers|registers[26][30]~q ),
	.datad(!\registers|registers[18][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~2 .extended_lut = "off";
defparam \registers|Mux33~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N30
cyclonev_lcell_comb \registers|registers[17][30]~feeder (
// Equation(s):
// \registers|registers[17][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][30]~feeder .extended_lut = "off";
defparam \registers|registers[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N32
dffeas \registers|registers[17][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][30] .is_wysiwyg = "true";
defparam \registers|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y16_N53
dffeas \registers|registers[29][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][30] .is_wysiwyg = "true";
defparam \registers|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N27
cyclonev_lcell_comb \registers|registers[25][30]~feeder (
// Equation(s):
// \registers|registers[25][30]~feeder_combout  = ( \writeData[30]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[30]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][30]~feeder .extended_lut = "off";
defparam \registers|registers[25][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y17_N28
dffeas \registers|registers[25][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][30] .is_wysiwyg = "true";
defparam \registers|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N56
dffeas \registers|registers[21][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][30] .is_wysiwyg = "true";
defparam \registers|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N57
cyclonev_lcell_comb \registers|Mux33~1 (
// Equation(s):
// \registers|Mux33~1_combout  = ( \registers|registers[25][30]~q  & ( \registers|registers[21][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])) # 
// (\registers|registers[17][30]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[29][30]~q )))) ) ) ) # ( !\registers|registers[25][30]~q  & ( 
// \registers|registers[21][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])) # (\registers|registers[17][30]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (((\registers|registers[29][30]~q  & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \registers|registers[25][30]~q  & ( !\registers|registers[21][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[17][30]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[29][30]~q )))) ) ) ) # ( !\registers|registers[25][30]~q  & ( !\registers|registers[21][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|registers[17][30]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((\registers|registers[29][30]~q  & \instructions|altsyncram_component|auto_generated|q_a 
// [18])))) ) ) )

	.dataa(!\registers|registers[17][30]~q ),
	.datab(!\registers|registers[29][30]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[25][30]~q ),
	.dataf(!\registers|registers[21][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~1 .extended_lut = "off";
defparam \registers|Mux33~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \registers|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N9
cyclonev_lcell_comb \registers|Mux33~4 (
// Equation(s):
// \registers|Mux33~4_combout  = ( \registers|Mux33~2_combout  & ( \registers|Mux33~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux33~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17]))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux33~3_combout )))) ) ) ) # ( !\registers|Mux33~2_combout  & ( \registers|Mux33~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux33~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux33~3_combout )))) ) ) ) # ( \registers|Mux33~2_combout  & ( !\registers|Mux33~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\registers|Mux33~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [17]))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux33~3_combout ))) 
// ) ) ) # ( !\registers|Mux33~2_combout  & ( !\registers|Mux33~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux33~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux33~3_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux33~3_combout ),
	.datad(!\registers|Mux33~0_combout ),
	.datae(!\registers|Mux33~2_combout ),
	.dataf(!\registers|Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~4 .extended_lut = "off";
defparam \registers|Mux33~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \registers|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N12
cyclonev_lcell_comb \registers|Mux33~11 (
// Equation(s):
// \registers|Mux33~11_combout  = ( \registers|Mux33~4_combout  & ( ((\registers|Mux33~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])) # (\registers|Mux33~10_combout ) ) ) # ( !\registers|Mux33~4_combout  & ( 
// (\registers|Mux33~6_combout ) # (\registers|Mux33~10_combout ) ) )

	.dataa(!\registers|Mux33~10_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux33~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux33~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux33~11 .extended_lut = "off";
defparam \registers|Mux33~11 .lut_mask = 64'h5F5F5F5F7F7F7F7F;
defparam \registers|Mux33~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N56
dffeas \registers|registers[21][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][31] .is_wysiwyg = "true";
defparam \registers|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N53
dffeas \registers|registers[29][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][31] .is_wysiwyg = "true";
defparam \registers|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y18_N59
dffeas \registers|registers[25][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][31] .is_wysiwyg = "true";
defparam \registers|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N20
dffeas \registers|registers[17][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][31] .is_wysiwyg = "true";
defparam \registers|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N33
cyclonev_lcell_comb \registers|Mux32~1 (
// Equation(s):
// \registers|Mux32~1_combout  = ( \registers|registers[17][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[21][31]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[29][31]~q ))) ) ) ) # ( !\registers|registers[17][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[21][31]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[29][31]~q ))) ) ) ) # ( \registers|registers[17][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[25][31]~q ) ) ) ) # ( !\registers|registers[17][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[25][31]~q ) ) ) )

	.dataa(!\registers|registers[21][31]~q ),
	.datab(!\registers|registers[29][31]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[25][31]~q ),
	.datae(!\registers|registers[17][31]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~1 .extended_lut = "off";
defparam \registers|Mux32~1 .lut_mask = 64'h000FF0FF53535353;
defparam \registers|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N42
cyclonev_lcell_comb \registers|registers[28][31]~feeder (
// Equation(s):
// \registers|registers[28][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][31]~feeder .extended_lut = "off";
defparam \registers|registers[28][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y14_N44
dffeas \registers|registers[28][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][31] .is_wysiwyg = "true";
defparam \registers|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N8
dffeas \registers|registers[16][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][31] .is_wysiwyg = "true";
defparam \registers|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N50
dffeas \registers|registers[20][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][31] .is_wysiwyg = "true";
defparam \registers|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \registers|registers[24][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][31] .is_wysiwyg = "true";
defparam \registers|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N27
cyclonev_lcell_comb \registers|Mux32~0 (
// Equation(s):
// \registers|Mux32~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][31]~q  ) ) )

	.dataa(!\registers|registers[28][31]~q ),
	.datab(!\registers|registers[16][31]~q ),
	.datac(!\registers|registers[20][31]~q ),
	.datad(!\registers|registers[24][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~0 .extended_lut = "off";
defparam \registers|Mux32~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N20
dffeas \registers|registers[31][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][31] .is_wysiwyg = "true";
defparam \registers|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N50
dffeas \registers|registers[19][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][31] .is_wysiwyg = "true";
defparam \registers|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y19_N39
cyclonev_lcell_comb \registers|registers[23][31]~feeder (
// Equation(s):
// \registers|registers[23][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][31]~feeder .extended_lut = "off";
defparam \registers|registers[23][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N41
dffeas \registers|registers[23][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][31] .is_wysiwyg = "true";
defparam \registers|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N27
cyclonev_lcell_comb \registers|registers[27][31]~feeder (
// Equation(s):
// \registers|registers[27][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][31]~feeder .extended_lut = "off";
defparam \registers|registers[27][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \registers|registers[27][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][31] .is_wysiwyg = "true";
defparam \registers|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N21
cyclonev_lcell_comb \registers|Mux32~3 (
// Equation(s):
// \registers|Mux32~3_combout  = ( \registers|registers[27][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[31][31]~q ) ) ) ) # ( 
// !\registers|registers[27][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[31][31]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[27][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[19][31]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[23][31]~q ))) ) ) ) # ( !\registers|registers[27][31]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[19][31]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[23][31]~q ))) ) ) )

	.dataa(!\registers|registers[31][31]~q ),
	.datab(!\registers|registers[19][31]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[23][31]~q ),
	.datae(!\registers|registers[27][31]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~3 .extended_lut = "off";
defparam \registers|Mux32~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \registers|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N2
dffeas \registers|registers[26][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][31] .is_wysiwyg = "true";
defparam \registers|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N32
dffeas \registers|registers[18][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][31] .is_wysiwyg = "true";
defparam \registers|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \registers|registers[22][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][31] .is_wysiwyg = "true";
defparam \registers|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y19_N20
dffeas \registers|registers[30][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][31] .is_wysiwyg = "true";
defparam \registers|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N21
cyclonev_lcell_comb \registers|Mux32~2 (
// Equation(s):
// \registers|Mux32~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][31]~q  ) ) )

	.dataa(!\registers|registers[26][31]~q ),
	.datab(!\registers|registers[18][31]~q ),
	.datac(!\registers|registers[22][31]~q ),
	.datad(!\registers|registers[30][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~2 .extended_lut = "off";
defparam \registers|Mux32~2 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N21
cyclonev_lcell_comb \registers|Mux32~4 (
// Equation(s):
// \registers|Mux32~4_combout  = ( \registers|Mux32~3_combout  & ( \registers|Mux32~2_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux32~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (\registers|Mux32~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|Mux32~3_combout  & ( \registers|Mux32~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\registers|Mux32~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [17])))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux32~1_combout  & (!\instructions|altsyncram_component|auto_generated|q_a 
// [17]))) ) ) ) # ( \registers|Mux32~3_combout  & ( !\registers|Mux32~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|Mux32~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux32~1_combout ))) ) ) ) # ( !\registers|Mux32~3_combout  & ( !\registers|Mux32~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux32~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux32~1_combout 
// )))) ) ) )

	.dataa(!\registers|Mux32~1_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|Mux32~0_combout ),
	.datae(!\registers|Mux32~3_combout ),
	.dataf(!\registers|Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~4 .extended_lut = "off";
defparam \registers|Mux32~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \registers|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N9
cyclonev_lcell_comb \registers|registers[8][31]~feeder (
// Equation(s):
// \registers|registers[8][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][31]~feeder .extended_lut = "off";
defparam \registers|registers[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N10
dffeas \registers|registers[8][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][31] .is_wysiwyg = "true";
defparam \registers|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y21_N33
cyclonev_lcell_comb \registers|registers[10][31]~feeder (
// Equation(s):
// \registers|registers[10][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][31]~feeder .extended_lut = "off";
defparam \registers|registers[10][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y21_N35
dffeas \registers|registers[10][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][31] .is_wysiwyg = "true";
defparam \registers|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N36
cyclonev_lcell_comb \registers|registers[11][31]~feeder (
// Equation(s):
// \registers|registers[11][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][31]~feeder .extended_lut = "off";
defparam \registers|registers[11][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N38
dffeas \registers|registers[11][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][31] .is_wysiwyg = "true";
defparam \registers|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N12
cyclonev_lcell_comb \registers|registers[9][31]~feeder (
// Equation(s):
// \registers|registers[9][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][31]~feeder .extended_lut = "off";
defparam \registers|registers[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \registers|registers[9][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][31] .is_wysiwyg = "true";
defparam \registers|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N0
cyclonev_lcell_comb \registers|Mux32~5 (
// Equation(s):
// \registers|Mux32~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][31]~q  ) ) )

	.dataa(!\registers|registers[8][31]~q ),
	.datab(!\registers|registers[10][31]~q ),
	.datac(!\registers|registers[11][31]~q ),
	.datad(!\registers|registers[9][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~5 .extended_lut = "off";
defparam \registers|Mux32~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N54
cyclonev_lcell_comb \registers|Mux32~6 (
// Equation(s):
// \registers|Mux32~6_combout  = ( \registers|Mux32~5_combout  & ( \registers|Mux42~0_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\registers|Mux32~5_combout ),
	.dataf(!\registers|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~6 .extended_lut = "off";
defparam \registers|Mux32~6 .lut_mask = 64'h000000000000F0F0;
defparam \registers|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N6
cyclonev_lcell_comb \registers|Mux32~11 (
// Equation(s):
// \registers|Mux32~11_combout  = ( \registers|Mux32~6_combout  ) # ( !\registers|Mux32~6_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux32~4_combout )) # (\registers|Mux32~10_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\registers|Mux32~4_combout ),
	.datad(!\registers|Mux32~10_combout ),
	.datae(!\registers|Mux32~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~11 .extended_lut = "off";
defparam \registers|Mux32~11 .lut_mask = 64'h05FFFFFF05FFFFFF;
defparam \registers|Mux32~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \memory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|ALUsrc~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\registers|Mux32~11_combout ,\registers|Mux33~11_combout ,\registers|Mux34~11_combout ,\registers|Mux35~11_combout ,\registers|Mux36~11_combout ,\registers|Mux37~11_combout ,\registers|Mux38~11_combout ,\registers|Mux39~11_combout ,\registers|Mux40~11_combout ,
\registers|Mux41~11_combout ,\registers|Mux42~12_combout ,\registers|Mux43~11_combout ,\registers|Mux44~11_combout ,\registers|Mux45~11_combout ,\registers|Mux46~11_combout ,\registers|Mux47~11_combout ,\registers|Mux48~11_combout ,\registers|Mux49~11_combout ,
\registers|Mux50~10_combout ,\registers|Mux51~10_combout }),
	.portaaddr({\mainALU|Mux152~6_combout ,\mainALU|Mux153~6_combout ,\mainALU|Mux154~6_combout ,\mainALU|Mux155~14_combout ,\mainALU|Mux156~9_combout ,\mainALU|Mux157~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:memory|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 6;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 20;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 63;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 6;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 20;
defparam \memory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X13_Y14_N38
dffeas \registers|registers[6][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][29] .is_wysiwyg = "true";
defparam \registers|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N14
dffeas \registers|registers[5][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][29] .is_wysiwyg = "true";
defparam \registers|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N32
dffeas \registers|registers[7][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][29] .is_wysiwyg = "true";
defparam \registers|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N50
dffeas \registers|registers[4][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][29] .is_wysiwyg = "true";
defparam \registers|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N33
cyclonev_lcell_comb \registers|Mux2~8 (
// Equation(s):
// \registers|Mux2~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][29]~q  ) ) )

	.dataa(!\registers|registers[6][29]~q ),
	.datab(!\registers|registers[5][29]~q ),
	.datac(!\registers|registers[7][29]~q ),
	.datad(!\registers|registers[4][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~8 .extended_lut = "off";
defparam \registers|Mux2~8 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N36
cyclonev_lcell_comb \registers|registers[8][29]~feeder (
// Equation(s):
// \registers|registers[8][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][29]~feeder .extended_lut = "off";
defparam \registers|registers[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N38
dffeas \registers|registers[8][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][29] .is_wysiwyg = "true";
defparam \registers|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N32
dffeas \registers|registers[10][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][29] .is_wysiwyg = "true";
defparam \registers|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N32
dffeas \registers|registers[9][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][29] .is_wysiwyg = "true";
defparam \registers|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y15_N56
dffeas \registers|registers[11][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][29] .is_wysiwyg = "true";
defparam \registers|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N33
cyclonev_lcell_comb \registers|Mux2~5 (
// Equation(s):
// \registers|Mux2~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][29]~q  ) ) )

	.dataa(!\registers|registers[8][29]~q ),
	.datab(!\registers|registers[10][29]~q ),
	.datac(!\registers|registers[9][29]~q ),
	.datad(!\registers|registers[11][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~5 .extended_lut = "off";
defparam \registers|Mux2~5 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N44
dffeas \registers|registers[3][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][29] .is_wysiwyg = "true";
defparam \registers|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N8
dffeas \registers|registers[1][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][29] .is_wysiwyg = "true";
defparam \registers|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N50
dffeas \registers|registers[2][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][29] .is_wysiwyg = "true";
defparam \registers|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N39
cyclonev_lcell_comb \registers|Mux2~6 (
// Equation(s):
// \registers|Mux2~6_combout  = ( \registers|registers[0][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][29]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][29]~q )) ) ) ) # ( !\registers|registers[0][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][29]~q )) ) ) ) # ( \registers|registers[0][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[1][29]~q ) ) ) ) # ( !\registers|registers[0][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[1][29]~q ) ) ) )

	.dataa(!\registers|registers[3][29]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[1][29]~q ),
	.datad(!\registers|registers[2][29]~q ),
	.datae(!\registers|registers[0][29]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~6 .extended_lut = "off";
defparam \registers|Mux2~6 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \registers|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y13_N56
dffeas \registers|registers[14][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][29] .is_wysiwyg = "true";
defparam \registers|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N56
dffeas \registers|registers[15][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][29] .is_wysiwyg = "true";
defparam \registers|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N45
cyclonev_lcell_comb \registers|registers[13][29]~feeder (
// Equation(s):
// \registers|registers[13][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][29]~feeder .extended_lut = "off";
defparam \registers|registers[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N47
dffeas \registers|registers[13][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][29] .is_wysiwyg = "true";
defparam \registers|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N57
cyclonev_lcell_comb \registers|registers[12][29]~feeder (
// Equation(s):
// \registers|registers[12][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][29]~feeder .extended_lut = "off";
defparam \registers|registers[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y16_N59
dffeas \registers|registers[12][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][29] .is_wysiwyg = "true";
defparam \registers|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N0
cyclonev_lcell_comb \registers|Mux2~7 (
// Equation(s):
// \registers|Mux2~7_combout  = ( \registers|registers[12][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[13][29]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[15][29]~q )) ) ) ) # ( !\registers|registers[12][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[13][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[15][29]~q )) ) ) ) # ( \registers|registers[12][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[14][29]~q ) ) ) ) # ( !\registers|registers[12][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[14][29]~q  & \instructions|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\registers|registers[14][29]~q ),
	.datab(!\registers|registers[15][29]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|registers[13][29]~q ),
	.datae(!\registers|registers[12][29]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~7 .extended_lut = "off";
defparam \registers|Mux2~7 .lut_mask = 64'h0505F5F503F303F3;
defparam \registers|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
cyclonev_lcell_comb \registers|Mux2~9 (
// Equation(s):
// \registers|Mux2~9_combout  = ( \registers|Mux2~6_combout  & ( \registers|Mux2~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux2~5_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux2~8_combout ))) ) ) ) # ( !\registers|Mux2~6_combout  & ( \registers|Mux2~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux2~5_combout  & \instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux2~8_combout ))) ) ) ) # ( \registers|Mux2~6_combout  & ( !\registers|Mux2~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux2~5_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux2~8_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [24])))) ) ) ) # ( !\registers|Mux2~6_combout  & ( !\registers|Mux2~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux2~5_combout  & \instructions|altsyncram_component|auto_generated|q_a [24])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux2~8_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [24])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|Mux2~8_combout ),
	.datac(!\registers|Mux2~5_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|Mux2~6_combout ),
	.dataf(!\registers|Mux2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~9 .extended_lut = "off";
defparam \registers|Mux2~9 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \registers|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N57
cyclonev_lcell_comb \registers|registers[26][29]~feeder (
// Equation(s):
// \registers|registers[26][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][29]~feeder .extended_lut = "off";
defparam \registers|registers[26][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y14_N58
dffeas \registers|registers[26][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][29] .is_wysiwyg = "true";
defparam \registers|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \registers|registers[18][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][29] .is_wysiwyg = "true";
defparam \registers|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \registers|registers[22][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][29] .is_wysiwyg = "true";
defparam \registers|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N47
dffeas \registers|registers[30][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][29] .is_wysiwyg = "true";
defparam \registers|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N3
cyclonev_lcell_comb \registers|Mux2~2 (
// Equation(s):
// \registers|Mux2~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][29]~q  ) ) )

	.dataa(!\registers|registers[26][29]~q ),
	.datab(!\registers|registers[18][29]~q ),
	.datac(!\registers|registers[22][29]~q ),
	.datad(!\registers|registers[30][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~2 .extended_lut = "off";
defparam \registers|Mux2~2 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N47
dffeas \registers|registers[19][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][29] .is_wysiwyg = "true";
defparam \registers|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N8
dffeas \registers|registers[23][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][29] .is_wysiwyg = "true";
defparam \registers|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \registers|registers[31][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][29] .is_wysiwyg = "true";
defparam \registers|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N20
dffeas \registers|registers[27][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][29] .is_wysiwyg = "true";
defparam \registers|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N57
cyclonev_lcell_comb \registers|Mux2~3 (
// Equation(s):
// \registers|Mux2~3_combout  = ( \registers|registers[31][29]~q  & ( \registers|registers[27][29]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[19][29]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[23][29]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|registers[31][29]~q  & ( \registers|registers[27][29]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|registers[19][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\registers|registers[23][29]~q  & !\instructions|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \registers|registers[31][29]~q  & ( !\registers|registers[27][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[19][29]~q  & ((!\instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((\instructions|altsyncram_component|auto_generated|q_a [24]) # 
// (\registers|registers[23][29]~q )))) ) ) ) # ( !\registers|registers[31][29]~q  & ( !\registers|registers[27][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[19][29]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[23][29]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|registers[19][29]~q ),
	.datac(!\registers|registers[23][29]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[31][29]~q ),
	.dataf(!\registers|registers[27][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~3 .extended_lut = "off";
defparam \registers|Mux2~3 .lut_mask = 64'h2700275527AA27FF;
defparam \registers|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N26
dffeas \registers|registers[20][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][29] .is_wysiwyg = "true";
defparam \registers|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N44
dffeas \registers|registers[16][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][29] .is_wysiwyg = "true";
defparam \registers|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N4
dffeas \registers|registers[24][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][29] .is_wysiwyg = "true";
defparam \registers|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \registers|registers[28][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][29] .is_wysiwyg = "true";
defparam \registers|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N45
cyclonev_lcell_comb \registers|Mux2~0 (
// Equation(s):
// \registers|Mux2~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][29]~q  ) ) )

	.dataa(!\registers|registers[20][29]~q ),
	.datab(!\registers|registers[16][29]~q ),
	.datac(!\registers|registers[24][29]~q ),
	.datad(!\registers|registers[28][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~0 .extended_lut = "off";
defparam \registers|Mux2~0 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N20
dffeas \registers|registers[21][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][29] .is_wysiwyg = "true";
defparam \registers|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N12
cyclonev_lcell_comb \registers|registers[17][29]~feeder (
// Equation(s):
// \registers|registers[17][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][29]~feeder .extended_lut = "off";
defparam \registers|registers[17][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y14_N14
dffeas \registers|registers[17][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][29] .is_wysiwyg = "true";
defparam \registers|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N0
cyclonev_lcell_comb \registers|registers[25][29]~feeder (
// Equation(s):
// \registers|registers[25][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[25][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[25][29]~feeder .extended_lut = "off";
defparam \registers|registers[25][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[25][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \registers|registers[25][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][29] .is_wysiwyg = "true";
defparam \registers|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N9
cyclonev_lcell_comb \registers|registers[29][29]~feeder (
// Equation(s):
// \registers|registers[29][29]~feeder_combout  = ( \writeData[29]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][29]~feeder .extended_lut = "off";
defparam \registers|registers[29][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y14_N10
dffeas \registers|registers[29][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][29] .is_wysiwyg = "true";
defparam \registers|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y14_N36
cyclonev_lcell_comb \registers|Mux2~1 (
// Equation(s):
// \registers|Mux2~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][29]~q  ) ) )

	.dataa(!\registers|registers[21][29]~q ),
	.datab(!\registers|registers[17][29]~q ),
	.datac(!\registers|registers[25][29]~q ),
	.datad(!\registers|registers[29][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~1 .extended_lut = "off";
defparam \registers|Mux2~1 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N6
cyclonev_lcell_comb \registers|Mux2~4 (
// Equation(s):
// \registers|Mux2~4_combout  = ( \registers|Mux2~0_combout  & ( \registers|Mux2~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux2~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux2~3_combout )))) ) ) ) # ( !\registers|Mux2~0_combout  & ( \registers|Mux2~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\instructions|altsyncram_component|auto_generated|q_a [21])) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux2~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux2~3_combout ))))) ) ) ) # ( \registers|Mux2~0_combout  & ( !\registers|Mux2~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [21])) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux2~2_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux2~3_combout ))))) ) ) ) # ( !\registers|Mux2~0_combout  & ( !\registers|Mux2~1_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux2~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux2~3_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|Mux2~2_combout ),
	.datad(!\registers|Mux2~3_combout ),
	.datae(!\registers|Mux2~0_combout ),
	.dataf(!\registers|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~4 .extended_lut = "off";
defparam \registers|Mux2~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \registers|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N48
cyclonev_lcell_comb \registers|Mux2~10 (
// Equation(s):
// \registers|Mux2~10_combout  = ( \registers|Mux2~9_combout  & ( \registers|Mux2~4_combout  ) ) # ( !\registers|Mux2~9_combout  & ( \registers|Mux2~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \registers|Mux2~9_combout 
//  & ( !\registers|Mux2~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\registers|Mux2~9_combout ),
	.dataf(!\registers|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux2~10 .extended_lut = "off";
defparam \registers|Mux2~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \registers|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N44
dffeas \registers|registers[15][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][27] .is_wysiwyg = "true";
defparam \registers|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \registers|registers[13][27]~feeder (
// Equation(s):
// \registers|registers[13][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][27]~feeder .extended_lut = "off";
defparam \registers|registers[13][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N26
dffeas \registers|registers[13][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][27] .is_wysiwyg = "true";
defparam \registers|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \registers|registers[12][27]~feeder (
// Equation(s):
// \registers|registers[12][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][27]~feeder .extended_lut = "off";
defparam \registers|registers[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N2
dffeas \registers|registers[12][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][27] .is_wysiwyg = "true";
defparam \registers|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N21
cyclonev_lcell_comb \registers|Mux4~7 (
// Equation(s):
// \registers|Mux4~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][27]~q  ) ) )

	.dataa(!\registers|registers[14][27]~q ),
	.datab(!\registers|registers[15][27]~q ),
	.datac(!\registers|registers[13][27]~q ),
	.datad(!\registers|registers[12][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~7 .extended_lut = "off";
defparam \registers|Mux4~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \registers|registers[3][27]~feeder (
// Equation(s):
// \registers|registers[3][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][27]~feeder .extended_lut = "off";
defparam \registers|registers[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N20
dffeas \registers|registers[3][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][27] .is_wysiwyg = "true";
defparam \registers|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N30
cyclonev_lcell_comb \registers|registers[2][27]~feeder (
// Equation(s):
// \registers|registers[2][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][27]~feeder .extended_lut = "off";
defparam \registers|registers[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \registers|registers[2][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][27] .is_wysiwyg = "true";
defparam \registers|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N6
cyclonev_lcell_comb \registers|registers[1][27]~feeder (
// Equation(s):
// \registers|registers[1][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][27]~feeder .extended_lut = "off";
defparam \registers|registers[1][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N8
dffeas \registers|registers[1][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][27] .is_wysiwyg = "true";
defparam \registers|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N16
dffeas \registers|registers[0][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][27] .is_wysiwyg = "true";
defparam \registers|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \registers|Mux4~6 (
// Equation(s):
// \registers|Mux4~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][27]~q  ) ) )

	.dataa(!\registers|registers[3][27]~q ),
	.datab(!\registers|registers[2][27]~q ),
	.datac(!\registers|registers[1][27]~q ),
	.datad(!\registers|registers[0][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~6 .extended_lut = "off";
defparam \registers|Mux4~6 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \registers|registers[7][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][27] .is_wysiwyg = "true";
defparam \registers|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N8
dffeas \registers|registers[5][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][27] .is_wysiwyg = "true";
defparam \registers|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N35
dffeas \registers|registers[4][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][27] .is_wysiwyg = "true";
defparam \registers|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N38
dffeas \registers|registers[6][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][27] .is_wysiwyg = "true";
defparam \registers|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N9
cyclonev_lcell_comb \registers|Mux4~8 (
// Equation(s):
// \registers|Mux4~8_combout  = ( \registers|registers[6][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[7][27]~q ) ) ) ) # ( 
// !\registers|registers[6][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[7][27]~q  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \registers|registers[6][27]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[4][27]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|registers[5][27]~q )) ) ) ) # ( !\registers|registers[6][27]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[4][27]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[5][27]~q )) ) ) )

	.dataa(!\registers|registers[7][27]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[5][27]~q ),
	.datad(!\registers|registers[4][27]~q ),
	.datae(!\registers|registers[6][27]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~8 .extended_lut = "off";
defparam \registers|Mux4~8 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \registers|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N45
cyclonev_lcell_comb \registers|registers[8][27]~feeder (
// Equation(s):
// \registers|registers[8][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][27]~feeder .extended_lut = "off";
defparam \registers|registers[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N47
dffeas \registers|registers[8][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][27] .is_wysiwyg = "true";
defparam \registers|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N32
dffeas \registers|registers[9][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][27] .is_wysiwyg = "true";
defparam \registers|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N44
dffeas \registers|registers[11][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][27] .is_wysiwyg = "true";
defparam \registers|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N38
dffeas \registers|registers[10][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][27] .is_wysiwyg = "true";
defparam \registers|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N15
cyclonev_lcell_comb \registers|Mux4~5 (
// Equation(s):
// \registers|Mux4~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][27]~q  ) ) )

	.dataa(!\registers|registers[8][27]~q ),
	.datab(!\registers|registers[9][27]~q ),
	.datac(!\registers|registers[11][27]~q ),
	.datad(!\registers|registers[10][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~5 .extended_lut = "off";
defparam \registers|Mux4~5 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \registers|Mux4~9 (
// Equation(s):
// \registers|Mux4~9_combout  = ( \registers|Mux4~8_combout  & ( \registers|Mux4~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|Mux4~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux4~7_combout ))) ) ) ) # ( !\registers|Mux4~8_combout  & ( \registers|Mux4~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux4~6_combout  & !\instructions|altsyncram_component|auto_generated|q_a [23])))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux4~7_combout ))) ) ) ) # ( \registers|Mux4~8_combout  & ( !\registers|Mux4~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|Mux4~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux4~7_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [23])))) 
// ) ) ) # ( !\registers|Mux4~8_combout  & ( !\registers|Mux4~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux4~6_combout  & !\instructions|altsyncram_component|auto_generated|q_a [23])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux4~7_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\registers|Mux4~7_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux4~6_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\registers|Mux4~8_combout ),
	.dataf(!\registers|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~9 .extended_lut = "off";
defparam \registers|Mux4~9 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \registers|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N20
dffeas \registers|registers[30][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][27] .is_wysiwyg = "true";
defparam \registers|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \registers|registers[26][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][27] .is_wysiwyg = "true";
defparam \registers|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N20
dffeas \registers|registers[22][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][27] .is_wysiwyg = "true";
defparam \registers|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N41
dffeas \registers|registers[18][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][27] .is_wysiwyg = "true";
defparam \registers|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \registers|Mux4~2 (
// Equation(s):
// \registers|Mux4~2_combout  = ( \registers|registers[22][27]~q  & ( \registers|registers[18][27]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|registers[26][27]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[30][27]~q ))) ) ) ) # ( !\registers|registers[22][27]~q  & ( \registers|registers[18][27]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[26][27]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[30][27]~q  & ((\instructions|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \registers|registers[22][27]~q  & ( !\registers|registers[18][27]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((\registers|registers[26][27]~q  & \instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24])) # 
// (\registers|registers[30][27]~q ))) ) ) ) # ( !\registers|registers[22][27]~q  & ( !\registers|registers[18][27]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|registers[26][27]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[30][27]~q )))) ) ) )

	.dataa(!\registers|registers[30][27]~q ),
	.datab(!\registers|registers[26][27]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[22][27]~q ),
	.dataf(!\registers|registers[18][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~2 .extended_lut = "off";
defparam \registers|Mux4~2 .lut_mask = 64'h00350F35F035FF35;
defparam \registers|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \registers|registers[28][27]~feeder (
// Equation(s):
// \registers|registers[28][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][27]~feeder .extended_lut = "off";
defparam \registers|registers[28][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N44
dffeas \registers|registers[28][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][27] .is_wysiwyg = "true";
defparam \registers|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N8
dffeas \registers|registers[16][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][27] .is_wysiwyg = "true";
defparam \registers|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N2
dffeas \registers|registers[24][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][27] .is_wysiwyg = "true";
defparam \registers|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N56
dffeas \registers|registers[20][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][27] .is_wysiwyg = "true";
defparam \registers|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N12
cyclonev_lcell_comb \registers|Mux4~0 (
// Equation(s):
// \registers|Mux4~0_combout  = ( \registers|registers[20][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[28][27]~q ) ) ) ) # ( 
// !\registers|registers[20][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[28][27]~q  & \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \registers|registers[20][27]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[16][27]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((\registers|registers[24][27]~q ))) ) ) ) # ( !\registers|registers[20][27]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[16][27]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[24][27]~q ))) ) ) )

	.dataa(!\registers|registers[28][27]~q ),
	.datab(!\registers|registers[16][27]~q ),
	.datac(!\registers|registers[24][27]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[20][27]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~0 .extended_lut = "off";
defparam \registers|Mux4~0 .lut_mask = 64'h330F330F0055FF55;
defparam \registers|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \registers|registers[17][27]~feeder (
// Equation(s):
// \registers|registers[17][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][27]~feeder .extended_lut = "off";
defparam \registers|registers[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N50
dffeas \registers|registers[17][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][27] .is_wysiwyg = "true";
defparam \registers|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \registers|registers[25][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][27] .is_wysiwyg = "true";
defparam \registers|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \registers|registers[29][27]~feeder (
// Equation(s):
// \registers|registers[29][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[29][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[29][27]~feeder .extended_lut = "off";
defparam \registers|registers[29][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[29][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N26
dffeas \registers|registers[29][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[29][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][27] .is_wysiwyg = "true";
defparam \registers|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N50
dffeas \registers|registers[21][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][27] .is_wysiwyg = "true";
defparam \registers|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \registers|Mux4~1 (
// Equation(s):
// \registers|Mux4~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][27]~q  ) ) )

	.dataa(!\registers|registers[17][27]~q ),
	.datab(!\registers|registers[25][27]~q ),
	.datac(!\registers|registers[29][27]~q ),
	.datad(!\registers|registers[21][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~1 .extended_lut = "off";
defparam \registers|Mux4~1 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N21
cyclonev_lcell_comb \registers|registers[31][27]~feeder (
// Equation(s):
// \registers|registers[31][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][27]~feeder .extended_lut = "off";
defparam \registers|registers[31][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \registers|registers[31][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][27] .is_wysiwyg = "true";
defparam \registers|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \registers|registers[23][27]~feeder (
// Equation(s):
// \registers|registers[23][27]~feeder_combout  = ( \writeData[27]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[27]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][27]~feeder .extended_lut = "off";
defparam \registers|registers[23][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N14
dffeas \registers|registers[23][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][27] .is_wysiwyg = "true";
defparam \registers|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \registers|registers[27][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][27] .is_wysiwyg = "true";
defparam \registers|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N41
dffeas \registers|registers[19][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][27] .is_wysiwyg = "true";
defparam \registers|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \registers|Mux4~3 (
// Equation(s):
// \registers|Mux4~3_combout  = ( \registers|registers[19][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[23][27]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[31][27]~q )) ) ) ) # ( !\registers|registers[19][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[23][27]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[31][27]~q )) ) ) ) # ( \registers|registers[19][27]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[27][27]~q ) ) ) ) # ( !\registers|registers[19][27]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[27][27]~q  & \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[31][27]~q ),
	.datab(!\registers|registers[23][27]~q ),
	.datac(!\registers|registers[27][27]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[19][27]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~3 .extended_lut = "off";
defparam \registers|Mux4~3 .lut_mask = 64'h000FFF0F33553355;
defparam \registers|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \registers|Mux4~4 (
// Equation(s):
// \registers|Mux4~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|Mux4~3_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux4~2_combout ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|Mux4~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux4~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|Mux4~1_combout ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|Mux4~3_combout  & ( (\registers|Mux4~2_combout  & !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|Mux4~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux4~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|Mux4~1_combout ))) ) ) )

	.dataa(!\registers|Mux4~2_combout ),
	.datab(!\registers|Mux4~0_combout ),
	.datac(!\registers|Mux4~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~4 .extended_lut = "off";
defparam \registers|Mux4~4 .lut_mask = 64'h330F5500330F55FF;
defparam \registers|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \registers|Mux4~10 (
// Equation(s):
// \registers|Mux4~10_combout  = ( \registers|Mux4~4_combout  & ( (\registers|Mux4~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\registers|Mux4~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] 
// & \registers|Mux4~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\registers|Mux4~9_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux4~10 .extended_lut = "off";
defparam \registers|Mux4~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \registers|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \Add1~97_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( \Add1~97_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~94  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~97_sumout ),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000AAFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N20
dffeas \registers|registers[15][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][26] .is_wysiwyg = "true";
defparam \registers|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N44
dffeas \registers|registers[12][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][26] .is_wysiwyg = "true";
defparam \registers|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N38
dffeas \registers|registers[14][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][26] .is_wysiwyg = "true";
defparam \registers|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \registers|registers[13][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][26] .is_wysiwyg = "true";
defparam \registers|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \registers|Mux5~7 (
// Equation(s):
// \registers|Mux5~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][26]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[15][26]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][26]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[12][26]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ((\registers|registers[14][26]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\registers|registers[13][26]~q  & ( (\registers|registers[15][26]~q  & \instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) 
// # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\registers|registers[13][26]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[12][26]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[14][26]~q ))) ) ) )

	.dataa(!\registers|registers[15][26]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|registers[12][26]~q ),
	.datad(!\registers|registers[14][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\registers|registers[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~7 .extended_lut = "off";
defparam \registers|Mux5~7 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \registers|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \registers|registers[3][26]~feeder (
// Equation(s):
// \registers|registers[3][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][26]~feeder .extended_lut = "off";
defparam \registers|registers[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N56
dffeas \registers|registers[3][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][26] .is_wysiwyg = "true";
defparam \registers|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N9
cyclonev_lcell_comb \registers|registers[1][26]~feeder (
// Equation(s):
// \registers|registers[1][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[1][26]~feeder .extended_lut = "off";
defparam \registers|registers[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \registers|registers[1][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][26] .is_wysiwyg = "true";
defparam \registers|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \registers|registers[2][26]~feeder (
// Equation(s):
// \registers|registers[2][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[2][26]~feeder .extended_lut = "off";
defparam \registers|registers[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N50
dffeas \registers|registers[2][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][26] .is_wysiwyg = "true";
defparam \registers|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \registers|registers[0][26]~feeder (
// Equation(s):
// \registers|registers[0][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][26]~feeder .extended_lut = "off";
defparam \registers|registers[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N32
dffeas \registers|registers[0][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][26] .is_wysiwyg = "true";
defparam \registers|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \registers|Mux5~6 (
// Equation(s):
// \registers|Mux5~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[3][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[1][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[2][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[0][26]~q  ) ) )

	.dataa(!\registers|registers[3][26]~q ),
	.datab(!\registers|registers[1][26]~q ),
	.datac(!\registers|registers[2][26]~q ),
	.datad(!\registers|registers[0][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~6 .extended_lut = "off";
defparam \registers|Mux5~6 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N48
cyclonev_lcell_comb \registers|registers[6][26]~feeder (
// Equation(s):
// \registers|registers[6][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[6][26]~feeder .extended_lut = "off";
defparam \registers|registers[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N50
dffeas \registers|registers[6][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][26] .is_wysiwyg = "true";
defparam \registers|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N35
dffeas \registers|registers[7][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][26] .is_wysiwyg = "true";
defparam \registers|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N36
cyclonev_lcell_comb \registers|registers[4][26]~feeder (
// Equation(s):
// \registers|registers[4][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][26]~feeder .extended_lut = "off";
defparam \registers|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N38
dffeas \registers|registers[4][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][26] .is_wysiwyg = "true";
defparam \registers|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N6
cyclonev_lcell_comb \registers|registers[5][26]~feeder (
// Equation(s):
// \registers|registers[5][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][26]~feeder .extended_lut = "off";
defparam \registers|registers[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N8
dffeas \registers|registers[5][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][26] .is_wysiwyg = "true";
defparam \registers|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N42
cyclonev_lcell_comb \registers|Mux5~8 (
// Equation(s):
// \registers|Mux5~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][26]~q  ) ) )

	.dataa(!\registers|registers[6][26]~q ),
	.datab(!\registers|registers[7][26]~q ),
	.datac(!\registers|registers[4][26]~q ),
	.datad(!\registers|registers[5][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~8 .extended_lut = "off";
defparam \registers|Mux5~8 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N58
dffeas \registers|registers[9][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][26] .is_wysiwyg = "true";
defparam \registers|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N39
cyclonev_lcell_comb \registers|registers[11][26]~feeder (
// Equation(s):
// \registers|registers[11][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[11][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[11][26]~feeder .extended_lut = "off";
defparam \registers|registers[11][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[11][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N41
dffeas \registers|registers[11][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][26] .is_wysiwyg = "true";
defparam \registers|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N6
cyclonev_lcell_comb \registers|registers[10][26]~feeder (
// Equation(s):
// \registers|registers[10][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][26]~feeder .extended_lut = "off";
defparam \registers|registers[10][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N8
dffeas \registers|registers[10][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][26] .is_wysiwyg = "true";
defparam \registers|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N24
cyclonev_lcell_comb \registers|Mux5~5 (
// Equation(s):
// \registers|Mux5~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][26]~q  ) ) )

	.dataa(!\registers|registers[8][26]~q ),
	.datab(!\registers|registers[9][26]~q ),
	.datac(!\registers|registers[11][26]~q ),
	.datad(!\registers|registers[10][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~5 .extended_lut = "off";
defparam \registers|Mux5~5 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N3
cyclonev_lcell_comb \registers|Mux5~9 (
// Equation(s):
// \registers|Mux5~9_combout  = ( \registers|Mux5~8_combout  & ( \registers|Mux5~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux5~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux5~7_combout ))) ) ) ) # ( !\registers|Mux5~8_combout  & ( \registers|Mux5~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|Mux5~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux5~7_combout ))) ) ) ) # ( \registers|Mux5~8_combout  & ( !\registers|Mux5~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((\registers|Mux5~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23])))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux5~7_combout  & (\instructions|altsyncram_component|auto_generated|q_a [23]))) ) 
// ) ) # ( !\registers|Mux5~8_combout  & ( !\registers|Mux5~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|Mux5~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux5~7_combout  & (\instructions|altsyncram_component|auto_generated|q_a [23]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|Mux5~7_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux5~6_combout ),
	.datae(!\registers|Mux5~8_combout ),
	.dataf(!\registers|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~9 .extended_lut = "off";
defparam \registers|Mux5~9 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \registers|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N50
dffeas \registers|registers[22][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][26] .is_wysiwyg = "true";
defparam \registers|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \registers|registers[26][26]~feeder (
// Equation(s):
// \registers|registers[26][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[26][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[26][26]~feeder .extended_lut = "off";
defparam \registers|registers[26][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[26][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N38
dffeas \registers|registers[26][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][26] .is_wysiwyg = "true";
defparam \registers|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \registers|registers[18][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][26] .is_wysiwyg = "true";
defparam \registers|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N8
dffeas \registers|registers[30][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][26] .is_wysiwyg = "true";
defparam \registers|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \registers|Mux5~2 (
// Equation(s):
// \registers|Mux5~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][26]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[26][26]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][26]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[18][26]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[22][26]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\registers|registers[30][26]~q  & ( (\registers|registers[26][26]~q  & 
// !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\registers|registers[30][26]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|registers[18][26]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[22][26]~q )) ) ) )

	.dataa(!\registers|registers[22][26]~q ),
	.datab(!\registers|registers[26][26]~q ),
	.datac(!\registers|registers[18][26]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\registers|registers[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~2 .extended_lut = "off";
defparam \registers|Mux5~2 .lut_mask = 64'h0F5533000F5533FF;
defparam \registers|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N51
cyclonev_lcell_comb \registers|registers[16][26]~feeder (
// Equation(s):
// \registers|registers[16][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][26]~feeder .extended_lut = "off";
defparam \registers|registers[16][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N53
dffeas \registers|registers[16][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][26] .is_wysiwyg = "true";
defparam \registers|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \registers|registers[24][26]~feeder (
// Equation(s):
// \registers|registers[24][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][26]~feeder .extended_lut = "off";
defparam \registers|registers[24][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \registers|registers[24][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][26] .is_wysiwyg = "true";
defparam \registers|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \registers|registers[20][26]~feeder (
// Equation(s):
// \registers|registers[20][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[20][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[20][26]~feeder .extended_lut = "off";
defparam \registers|registers[20][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[20][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N44
dffeas \registers|registers[20][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][26] .is_wysiwyg = "true";
defparam \registers|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N40
dffeas \registers|registers[28][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][26] .is_wysiwyg = "true";
defparam \registers|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \registers|Mux5~0 (
// Equation(s):
// \registers|Mux5~0_combout  = ( \registers|registers[28][26]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[20][26]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\registers|registers[28][26]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[20][26]~q ) ) ) ) # ( \registers|registers[28][26]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[16][26]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((\registers|registers[24][26]~q ))) ) ) ) # ( !\registers|registers[28][26]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[16][26]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[24][26]~q ))) ) ) )

	.dataa(!\registers|registers[16][26]~q ),
	.datab(!\registers|registers[24][26]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|registers[20][26]~q ),
	.datae(!\registers|registers[28][26]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~0 .extended_lut = "off";
defparam \registers|Mux5~0 .lut_mask = 64'h5353535300F00FFF;
defparam \registers|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \registers|registers[23][26]~feeder (
// Equation(s):
// \registers|registers[23][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[23][26]~feeder .extended_lut = "off";
defparam \registers|registers[23][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \registers|registers[23][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][26] .is_wysiwyg = "true";
defparam \registers|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \registers|registers[31][26]~feeder (
// Equation(s):
// \registers|registers[31][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[31][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[31][26]~feeder .extended_lut = "off";
defparam \registers|registers[31][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[31][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N14
dffeas \registers|registers[31][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[31][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][26] .is_wysiwyg = "true";
defparam \registers|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N47
dffeas \registers|registers[19][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][26] .is_wysiwyg = "true";
defparam \registers|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \registers|registers[27][26]~feeder (
// Equation(s):
// \registers|registers[27][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[27][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[27][26]~feeder .extended_lut = "off";
defparam \registers|registers[27][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[27][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N56
dffeas \registers|registers[27][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[27][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][26] .is_wysiwyg = "true";
defparam \registers|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \registers|Mux5~3 (
// Equation(s):
// \registers|Mux5~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][26]~q  ) ) )

	.dataa(!\registers|registers[23][26]~q ),
	.datab(!\registers|registers[31][26]~q ),
	.datac(!\registers|registers[19][26]~q ),
	.datad(!\registers|registers[27][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~3 .extended_lut = "off";
defparam \registers|Mux5~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb \registers|registers[21][26]~feeder (
// Equation(s):
// \registers|registers[21][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[21][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[21][26]~feeder .extended_lut = "off";
defparam \registers|registers[21][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[21][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \registers|registers[21][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][26] .is_wysiwyg = "true";
defparam \registers|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N53
dffeas \registers|registers[25][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][26] .is_wysiwyg = "true";
defparam \registers|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \registers|registers[29][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[26]~19_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][26] .is_wysiwyg = "true";
defparam \registers|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \registers|registers[17][26]~feeder (
// Equation(s):
// \registers|registers[17][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[17][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[17][26]~feeder .extended_lut = "off";
defparam \registers|registers[17][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[17][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N44
dffeas \registers|registers[17][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][26] .is_wysiwyg = "true";
defparam \registers|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \registers|Mux5~1 (
// Equation(s):
// \registers|Mux5~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][26]~q  ) ) )

	.dataa(!\registers|registers[21][26]~q ),
	.datab(!\registers|registers[25][26]~q ),
	.datac(!\registers|registers[29][26]~q ),
	.datad(!\registers|registers[17][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~1 .extended_lut = "off";
defparam \registers|Mux5~1 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N45
cyclonev_lcell_comb \registers|Mux5~4 (
// Equation(s):
// \registers|Mux5~4_combout  = ( \registers|Mux5~3_combout  & ( \registers|Mux5~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux5~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\registers|Mux5~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|Mux5~3_combout  & ( \registers|Mux5~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (((\registers|Mux5~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux5~2_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [21]))) 
// ) ) ) # ( \registers|Mux5~3_combout  & ( !\registers|Mux5~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|Mux5~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21])) # (\registers|Mux5~2_combout ))) ) ) ) # ( !\registers|Mux5~3_combout  & ( !\registers|Mux5~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux5~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux5~2_combout )))) 
// ) ) )

	.dataa(!\registers|Mux5~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\registers|Mux5~0_combout ),
	.datae(!\registers|Mux5~3_combout ),
	.dataf(!\registers|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~4 .extended_lut = "off";
defparam \registers|Mux5~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \registers|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N21
cyclonev_lcell_comb \registers|Mux5~10 (
// Equation(s):
// \registers|Mux5~10_combout  = ( \registers|Mux5~9_combout  & ( \registers|Mux5~4_combout  ) ) # ( !\registers|Mux5~9_combout  & ( \registers|Mux5~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \registers|Mux5~9_combout 
//  & ( !\registers|Mux5~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\registers|Mux5~9_combout ),
	.dataf(!\registers|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux5~10 .extended_lut = "off";
defparam \registers|Mux5~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \registers|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \pcAddr[26]~29 (
// Equation(s):
// \pcAddr[26]~29_combout  = ( \Add1~97_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\Add1~97_sumout  & ( \program_counter|q[24]~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & \isJump~0_combout ) ) ) ) # ( \Add1~97_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~97_sumout )) # (\isJump~0_combout  & ((\registers|Mux5~10_combout ))) ) ) 
// ) # ( !\Add1~97_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~97_sumout )) # (\isJump~0_combout  & ((\registers|Mux5~10_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\Add0~97_sumout ),
	.datac(!\registers|Mux5~10_combout ),
	.datad(!\isJump~0_combout ),
	.datae(!\Add1~97_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[26]~29 .extended_lut = "off";
defparam \pcAddr[26]~29 .lut_mask = 64'h330F330F0055FF55;
defparam \pcAddr[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N38
dffeas \program_counter|q[26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[26]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[26] .is_wysiwyg = "true";
defparam \program_counter|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( \program_counter|q [26] ) + ( GND ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( \program_counter|q [26] ) + ( GND ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \Add1~101_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( \Add1~101_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~98  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(!\Add1~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000AFAF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \pcAddr[27]~30 (
// Equation(s):
// \pcAddr[27]~30_combout  = ( \Add0~101_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~101_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( !\Add0~101_sumout  & ( 
// \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~101_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [25]))) ) ) ) # ( \Add0~101_sumout  & ( !\program_counter|q[24]~0_combout  & ( 
// (!\isJump~0_combout ) # (\registers|Mux4~10_combout ) ) ) ) # ( !\Add0~101_sumout  & ( !\program_counter|q[24]~0_combout  & ( (\registers|Mux4~10_combout  & \isJump~0_combout ) ) ) )

	.dataa(!\Add1~101_sumout ),
	.datab(!\registers|Mux4~10_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\isJump~0_combout ),
	.datae(!\Add0~101_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[27]~30 .extended_lut = "off";
defparam \pcAddr[27]~30 .lut_mask = 64'h0033FF33550F550F;
defparam \pcAddr[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N44
dffeas \program_counter|q[27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[27]~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[27] .is_wysiwyg = "true";
defparam \program_counter|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N15
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \program_counter|q [27] ) + ( GND ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( \program_counter|q [27] ) + ( GND ) + ( \Add1~98  ))

	.dataa(!\program_counter|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \Add1~105_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( \Add1~105_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~102  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Add1~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000AAFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \Add1~109_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( \Add1~109_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~106  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(!\Add1~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000AFAF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \pcAddr[29]~32 (
// Equation(s):
// \pcAddr[29]~32_combout  = ( \Add0~109_sumout  & ( \branch~1_combout  & ( (!\controller|Jr~1_combout  & (\Add1~109_sumout )) # (\controller|Jr~1_combout  & ((\registers|Mux2~10_combout ))) ) ) ) # ( !\Add0~109_sumout  & ( \branch~1_combout  & ( 
// (!\controller|Jr~1_combout  & (\Add1~109_sumout )) # (\controller|Jr~1_combout  & ((\registers|Mux2~10_combout ))) ) ) ) # ( \Add0~109_sumout  & ( !\branch~1_combout  & ( (!\controller|Jr~1_combout  & (((!\isJump~0_combout )) # (\Add1~109_sumout ))) # 
// (\controller|Jr~1_combout  & (((\registers|Mux2~10_combout )))) ) ) ) # ( !\Add0~109_sumout  & ( !\branch~1_combout  & ( (!\controller|Jr~1_combout  & (\Add1~109_sumout  & (\isJump~0_combout ))) # (\controller|Jr~1_combout  & (((\registers|Mux2~10_combout 
// )))) ) ) )

	.dataa(!\Add1~109_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\controller|Jr~1_combout ),
	.datad(!\registers|Mux2~10_combout ),
	.datae(!\Add0~109_sumout ),
	.dataf(!\branch~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[29]~32 .extended_lut = "off";
defparam \pcAddr[29]~32 .lut_mask = 64'h101FD0DF505F505F;
defparam \pcAddr[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N14
dffeas \program_counter|q[29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[29]~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[29] .is_wysiwyg = "true";
defparam \program_counter|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \program_counter|q [28] ) + ( GND ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( \program_counter|q [28] ) + ( GND ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\program_counter|q [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( \program_counter|q [29] ) + ( GND ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( \program_counter|q [29] ) + ( GND ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N0
cyclonev_lcell_comb \mainALU|Mux64~23 (
// Equation(s):
// \mainALU|Mux64~23_combout  = ( \registers|Mux28~8_combout  & ( \ALUbaseInput[1]~1_combout  & ( (\registers|Mux27~8_combout ) # (\ALUbaseInput[17]~4_combout ) ) ) ) # ( !\registers|Mux28~8_combout  & ( \ALUbaseInput[1]~1_combout  & ( 
// (!\registers|Mux27~8_combout  & (\ALUbaseInput[25]~5_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[9]~33_combout ))) ) ) ) # ( \registers|Mux28~8_combout  & ( !\ALUbaseInput[1]~1_combout  & ( (\ALUbaseInput[17]~4_combout  & 
// !\registers|Mux27~8_combout ) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\ALUbaseInput[1]~1_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[25]~5_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[9]~33_combout ))) ) ) )

	.dataa(!\ALUbaseInput[25]~5_combout ),
	.datab(!\ALUbaseInput[9]~33_combout ),
	.datac(!\ALUbaseInput[17]~4_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\ALUbaseInput[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~23 .extended_lut = "off";
defparam \mainALU|Mux64~23 .lut_mask = 64'h55330F0055330FFF;
defparam \mainALU|Mux64~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N9
cyclonev_lcell_comb \registers|Mux42~3 (
// Equation(s):
// \registers|Mux42~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][21]~q  ) ) )

	.dataa(!\registers|registers[26][21]~q ),
	.datab(!\registers|registers[22][21]~q ),
	.datac(!\registers|registers[30][21]~q ),
	.datad(!\registers|registers[18][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~3 .extended_lut = "off";
defparam \registers|Mux42~3 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N33
cyclonev_lcell_comb \registers|Mux42~2 (
// Equation(s):
// \registers|Mux42~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][21]~q  ) ) )

	.dataa(!\registers|registers[29][21]~q ),
	.datab(!\registers|registers[21][21]~q ),
	.datac(!\registers|registers[17][21]~q ),
	.datad(!\registers|registers[25][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~2 .extended_lut = "off";
defparam \registers|Mux42~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N21
cyclonev_lcell_comb \registers|Mux42~1 (
// Equation(s):
// \registers|Mux42~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][21]~q  ) ) )

	.dataa(!\registers|registers[20][21]~q ),
	.datab(!\registers|registers[16][21]~q ),
	.datac(!\registers|registers[28][21]~q ),
	.datad(!\registers|registers[24][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~1 .extended_lut = "off";
defparam \registers|Mux42~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N45
cyclonev_lcell_comb \registers|Mux42~4 (
// Equation(s):
// \registers|Mux42~4_combout  = ( \registers|registers[27][21]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[31][21]~q ) ) ) ) # ( 
// !\registers|registers[27][21]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[31][21]~q ) ) ) ) # ( \registers|registers[27][21]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[19][21]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[23][21]~q )) ) ) ) # ( !\registers|registers[27][21]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[19][21]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[23][21]~q )) ) ) )

	.dataa(!\registers|registers[23][21]~q ),
	.datab(!\registers|registers[19][21]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[31][21]~q ),
	.datae(!\registers|registers[27][21]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~4 .extended_lut = "off";
defparam \registers|Mux42~4 .lut_mask = 64'h35353535000FF0FF;
defparam \registers|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \registers|Mux42~5 (
// Equation(s):
// \registers|Mux42~5_combout  = ( \registers|Mux42~1_combout  & ( \registers|Mux42~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux42~3_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux42~2_combout )))) ) ) ) # ( !\registers|Mux42~1_combout  & ( \registers|Mux42~4_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux42~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [17])))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux42~2_combout )))) ) ) ) # ( \registers|Mux42~1_combout  & ( !\registers|Mux42~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux42~3_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux42~2_combout  & !\instructions|altsyncram_component|auto_generated|q_a 
// [17])))) ) ) ) # ( !\registers|Mux42~1_combout  & ( !\registers|Mux42~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux42~3_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [17])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux42~2_combout  & !\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux42~3_combout ),
	.datac(!\registers|Mux42~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|Mux42~1_combout ),
	.dataf(!\registers|Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~5 .extended_lut = "off";
defparam \registers|Mux42~5 .lut_mask = 64'h0522AF220577AF77;
defparam \registers|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \registers|Mux42~6 (
// Equation(s):
// \registers|Mux42~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][21]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][21]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][21]~q  ) ) )

	.dataa(!\registers|registers[9][21]~q ),
	.datab(!\registers|registers[8][21]~q ),
	.datac(!\registers|registers[10][21]~q ),
	.datad(!\registers|registers[11][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~6 .extended_lut = "off";
defparam \registers|Mux42~6 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N12
cyclonev_lcell_comb \registers|Mux42~7 (
// Equation(s):
// \registers|Mux42~7_combout  = ( \registers|Mux42~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux42~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~7 .extended_lut = "off";
defparam \registers|Mux42~7 .lut_mask = 64'h0000000000F000F0;
defparam \registers|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N48
cyclonev_lcell_comb \ALUbaseInput[21]~8 (
// Equation(s):
// \ALUbaseInput[21]~8_combout  = ( \registers|Mux42~5_combout  & ( \registers|Mux42~7_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux42~5_combout  & ( \registers|Mux42~7_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux42~5_combout  & ( !\registers|Mux42~7_combout  & ( ((!\controller|ALUsrc~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [20]) # 
// (\registers|Mux42~11_combout )))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux42~5_combout  & ( !\registers|Mux42~7_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux42~11_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\registers|Mux42~11_combout ),
	.datac(!\ALUbaseInput[16]~3_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux42~5_combout ),
	.dataf(!\registers|Mux42~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[21]~8 .extended_lut = "off";
defparam \ALUbaseInput[21]~8 .lut_mask = 64'h2F2F2FAFAFAFAFAF;
defparam \ALUbaseInput[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N27
cyclonev_lcell_comb \registers|Mux34~5 (
// Equation(s):
// \registers|Mux34~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][29]~q  ) ) )

	.dataa(!\registers|registers[8][29]~q ),
	.datab(!\registers|registers[9][29]~q ),
	.datac(!\registers|registers[10][29]~q ),
	.datad(!\registers|registers[11][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~5 .extended_lut = "off";
defparam \registers|Mux34~5 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N0
cyclonev_lcell_comb \registers|Mux34~6 (
// Equation(s):
// \registers|Mux34~6_combout  = ( \registers|Mux34~5_combout  & ( (\registers|Mux42~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(!\registers|Mux42~0_combout ),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~6 .extended_lut = "off";
defparam \registers|Mux34~6 .lut_mask = 64'h0000000033003300;
defparam \registers|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N9
cyclonev_lcell_comb \registers|Mux34~3 (
// Equation(s):
// \registers|Mux34~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[27][29]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[31][29]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][29]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[23][29]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[19][29]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[27][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[31][29]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|registers[19][29]~q  & ( (\registers|registers[23][29]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[31][29]~q ),
	.datab(!\registers|registers[23][29]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[27][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|registers[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~3 .extended_lut = "off";
defparam \registers|Mux34~3 .lut_mask = 64'h030305F5F3F305F5;
defparam \registers|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N15
cyclonev_lcell_comb \registers|Mux34~1 (
// Equation(s):
// \registers|Mux34~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][29]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][29]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][29]~q  ) ) )

	.dataa(!\registers|registers[21][29]~q ),
	.datab(!\registers|registers[25][29]~q ),
	.datac(!\registers|registers[17][29]~q ),
	.datad(!\registers|registers[29][29]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~1 .extended_lut = "off";
defparam \registers|Mux34~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N12
cyclonev_lcell_comb \registers|Mux34~2 (
// Equation(s):
// \registers|Mux34~2_combout  = ( \registers|registers[18][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][29]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][29]~q ))) ) ) ) # ( !\registers|registers[18][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][29]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][29]~q ))) ) ) ) # ( \registers|registers[18][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[22][29]~q ) ) ) ) # ( !\registers|registers[18][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[22][29]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[26][29]~q ),
	.datab(!\registers|registers[30][29]~q ),
	.datac(!\registers|registers[22][29]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[18][29]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~2 .extended_lut = "off";
defparam \registers|Mux34~2 .lut_mask = 64'h000FFF0F55335533;
defparam \registers|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N27
cyclonev_lcell_comb \registers|Mux34~0 (
// Equation(s):
// \registers|Mux34~0_combout  = ( \registers|registers[16][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[24][29]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][29]~q )) ) ) ) # ( !\registers|registers[16][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[24][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[28][29]~q )) ) ) ) # ( \registers|registers[16][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[20][29]~q ) ) ) ) # ( !\registers|registers[16][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[20][29]~q ) ) ) )

	.dataa(!\registers|registers[28][29]~q ),
	.datab(!\registers|registers[24][29]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[20][29]~q ),
	.datae(!\registers|registers[16][29]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~0 .extended_lut = "off";
defparam \registers|Mux34~0 .lut_mask = 64'h000FF0FF35353535;
defparam \registers|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N12
cyclonev_lcell_comb \registers|Mux34~4 (
// Equation(s):
// \registers|Mux34~4_combout  = ( \registers|Mux34~2_combout  & ( \registers|Mux34~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux34~1_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux34~3_combout ))) ) ) ) # ( !\registers|Mux34~2_combout  & ( \registers|Mux34~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [17])))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux34~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux34~3_combout )))) ) ) ) # ( \registers|Mux34~2_combout  & ( !\registers|Mux34~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [17])))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux34~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux34~3_combout )))) ) ) ) # ( !\registers|Mux34~2_combout  & ( !\registers|Mux34~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux34~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux34~3_combout )))) ) ) )

	.dataa(!\registers|Mux34~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux34~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|Mux34~2_combout ),
	.dataf(!\registers|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~4 .extended_lut = "off";
defparam \registers|Mux34~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \registers|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N6
cyclonev_lcell_comb \ALUbaseInput[29]~9 (
// Equation(s):
// \ALUbaseInput[29]~9_combout  = ( \registers|Mux34~6_combout  & ( \registers|Mux34~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux34~6_combout  & ( \registers|Mux34~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\registers|Mux34~10_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux34~6_combout  & ( !\registers|Mux34~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux34~6_combout  & ( !\registers|Mux34~4_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux34~10_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\ALUbaseInput[16]~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\controller|ALUsrc~0_combout ),
	.datad(!\registers|Mux34~10_combout ),
	.datae(!\registers|Mux34~6_combout ),
	.dataf(!\registers|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[29]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[29]~9 .extended_lut = "off";
defparam \ALUbaseInput[29]~9 .lut_mask = 64'h55F5F5F575F5F5F5;
defparam \ALUbaseInput[29]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N48
cyclonev_lcell_comb \mainALU|Mux64~32 (
// Equation(s):
// \mainALU|Mux64~32_combout  = ( \ALUbaseInput[29]~9_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[21]~8_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[5]~6_combout )) ) ) ) # ( 
// !\ALUbaseInput[29]~9_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[21]~8_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[5]~6_combout )) ) ) ) # ( \ALUbaseInput[29]~9_combout  & ( 
// !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout ) # (\ALUbaseInput[13]~7_combout ) ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( !\registers|Mux28~8_combout  & ( (\registers|Mux27~8_combout  & \ALUbaseInput[13]~7_combout ) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[13]~7_combout ),
	.datac(!\ALUbaseInput[5]~6_combout ),
	.datad(!\ALUbaseInput[21]~8_combout ),
	.datae(!\ALUbaseInput[29]~9_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~32 .extended_lut = "off";
defparam \mainALU|Mux64~32 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \mainALU|Mux64~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N0
cyclonev_lcell_comb \mainALU|Mux64~33 (
// Equation(s):
// \mainALU|Mux64~33_combout  = ( \mainALU|Mux64~32_combout  & ( (!\registers|Mux29~8_combout ) # (\mainALU|Mux64~23_combout ) ) ) # ( !\mainALU|Mux64~32_combout  & ( (\registers|Mux29~8_combout  & \mainALU|Mux64~23_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux64~23_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux64~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~33 .extended_lut = "off";
defparam \mainALU|Mux64~33 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mainALU|Mux64~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \registers|registers[14][0]~feeder (
// Equation(s):
// \registers|registers[14][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][0]~feeder .extended_lut = "off";
defparam \registers|registers[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N56
dffeas \registers|registers[14][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][0] .is_wysiwyg = "true";
defparam \registers|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N30
cyclonev_lcell_comb \registers|registers[13][0]~feeder (
// Equation(s):
// \registers|registers[13][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][0]~feeder .extended_lut = "off";
defparam \registers|registers[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N32
dffeas \registers|registers[13][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][0] .is_wysiwyg = "true";
defparam \registers|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N14
dffeas \registers|registers[15][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][0] .is_wysiwyg = "true";
defparam \registers|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \registers|registers[12][0]~feeder (
// Equation(s):
// \registers|registers[12][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][0]~feeder .extended_lut = "off";
defparam \registers|registers[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N2
dffeas \registers|registers[12][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][0] .is_wysiwyg = "true";
defparam \registers|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \registers|Mux31~5 (
// Equation(s):
// \registers|Mux31~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][0]~q  ) ) )

	.dataa(!\registers|registers[14][0]~q ),
	.datab(!\registers|registers[13][0]~q ),
	.datac(!\registers|registers[15][0]~q ),
	.datad(!\registers|registers[12][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~5 .extended_lut = "off";
defparam \registers|Mux31~5 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N24
cyclonev_lcell_comb \registers|registers[7][0]~feeder (
// Equation(s):
// \registers|registers[7][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[7][0]~feeder .extended_lut = "off";
defparam \registers|registers[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N26
dffeas \registers|registers[7][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][0] .is_wysiwyg = "true";
defparam \registers|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N8
dffeas \registers|registers[6][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][0] .is_wysiwyg = "true";
defparam \registers|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N3
cyclonev_lcell_comb \registers|registers[5][0]~feeder (
// Equation(s):
// \registers|registers[5][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][0]~feeder .extended_lut = "off";
defparam \registers|registers[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \registers|registers[5][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][0] .is_wysiwyg = "true";
defparam \registers|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N50
dffeas \registers|registers[4][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][0] .is_wysiwyg = "true";
defparam \registers|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \registers|Mux31~6 (
// Equation(s):
// \registers|Mux31~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][0]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[6][0]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[7][0]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][0]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[5][0]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[4][0]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[6][0]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[7][0]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[4][0]~q  & ( (\registers|registers[5][0]~q  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\registers|registers[7][0]~q ),
	.datab(!\registers|registers[6][0]~q ),
	.datac(!\registers|registers[5][0]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|registers[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~6 .extended_lut = "off";
defparam \registers|Mux31~6 .lut_mask = 64'h000F3355FF0F3355;
defparam \registers|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N27
cyclonev_lcell_comb \registers|registers[3][0]~feeder (
// Equation(s):
// \registers|registers[3][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[3][0]~feeder .extended_lut = "off";
defparam \registers|registers[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \registers|registers[3][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][0] .is_wysiwyg = "true";
defparam \registers|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N39
cyclonev_lcell_comb \registers|registers[0][0]~feeder (
// Equation(s):
// \registers|registers[0][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][0]~feeder .extended_lut = "off";
defparam \registers|registers[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N41
dffeas \registers|registers[0][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][0] .is_wysiwyg = "true";
defparam \registers|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \registers|registers[2][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][0] .is_wysiwyg = "true";
defparam \registers|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N56
dffeas \registers|registers[1][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][0] .is_wysiwyg = "true";
defparam \registers|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N33
cyclonev_lcell_comb \registers|Mux31~7 (
// Equation(s):
// \registers|Mux31~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][0]~q  ) ) )

	.dataa(!\registers|registers[3][0]~q ),
	.datab(!\registers|registers[0][0]~q ),
	.datac(!\registers|registers[2][0]~q ),
	.datad(!\registers|registers[1][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~7 .extended_lut = "off";
defparam \registers|Mux31~7 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \registers|Mux31~10 (
// Equation(s):
// \registers|Mux31~10_combout  = ( \registers|Mux31~6_combout  & ( \registers|Mux31~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (!\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\registers|Mux31~6_combout  & ( \registers|Mux31~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( \registers|Mux31~6_combout  & ( !\registers|Mux31~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] $ (!\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\registers|Mux31~6_combout  & ( !\registers|Mux31~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.datae(!\registers|Mux31~6_combout ),
	.dataf(!\registers|Mux31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~10 .extended_lut = "off";
defparam \registers|Mux31~10 .lut_mask = 64'h50505A5AF0F0FAFA;
defparam \registers|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N20
dffeas \registers|registers[29][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[29][0] .is_wysiwyg = "true";
defparam \registers|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N41
dffeas \registers|registers[17][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[17][0] .is_wysiwyg = "true";
defparam \registers|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N59
dffeas \registers|registers[21][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[21][0] .is_wysiwyg = "true";
defparam \registers|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N38
dffeas \registers|registers[25][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[25][0] .is_wysiwyg = "true";
defparam \registers|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N39
cyclonev_lcell_comb \registers|Mux31~1 (
// Equation(s):
// \registers|Mux31~1_combout  = ( \registers|registers[25][0]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[21][0]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[29][0]~q )) ) ) ) # ( !\registers|registers[25][0]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[21][0]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[29][0]~q )) ) ) ) # ( \registers|registers[25][0]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[17][0]~q ) ) ) ) # ( !\registers|registers[25][0]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[17][0]~q  & !\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[29][0]~q ),
	.datab(!\registers|registers[17][0]~q ),
	.datac(!\registers|registers[21][0]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[25][0]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~1 .extended_lut = "off";
defparam \registers|Mux31~1 .lut_mask = 64'h330033FF0F550F55;
defparam \registers|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \registers|registers[28][0]~feeder (
// Equation(s):
// \registers|registers[28][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[28][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[28][0]~feeder .extended_lut = "off";
defparam \registers|registers[28][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[28][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \registers|registers[28][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][0] .is_wysiwyg = "true";
defparam \registers|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N39
cyclonev_lcell_comb \registers|registers[20][0]~feeder (
// Equation(s):
// \registers|registers[20][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[20][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[20][0]~feeder .extended_lut = "off";
defparam \registers|registers[20][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[20][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N41
dffeas \registers|registers[20][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[20][0] .is_wysiwyg = "true";
defparam \registers|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N12
cyclonev_lcell_comb \registers|registers[16][0]~feeder (
// Equation(s):
// \registers|registers[16][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[16][0]~feeder .extended_lut = "off";
defparam \registers|registers[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N14
dffeas \registers|registers[16][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][0] .is_wysiwyg = "true";
defparam \registers|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \registers|registers[24][0]~feeder (
// Equation(s):
// \registers|registers[24][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[24][0]~feeder .extended_lut = "off";
defparam \registers|registers[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N8
dffeas \registers|registers[24][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][0] .is_wysiwyg = "true";
defparam \registers|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N51
cyclonev_lcell_comb \registers|Mux31~0 (
// Equation(s):
// \registers|Mux31~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][0]~q  ) ) )

	.dataa(!\registers|registers[28][0]~q ),
	.datab(!\registers|registers[20][0]~q ),
	.datac(!\registers|registers[16][0]~q ),
	.datad(!\registers|registers[24][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~0 .extended_lut = "off";
defparam \registers|Mux31~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N29
dffeas \registers|registers[18][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[18][0] .is_wysiwyg = "true";
defparam \registers|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N32
dffeas \registers|registers[26][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[26][0] .is_wysiwyg = "true";
defparam \registers|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N14
dffeas \registers|registers[30][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][0] .is_wysiwyg = "true";
defparam \registers|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N41
dffeas \registers|registers[22][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[22][0] .is_wysiwyg = "true";
defparam \registers|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N33
cyclonev_lcell_comb \registers|Mux31~2 (
// Equation(s):
// \registers|Mux31~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][0]~q  ) ) )

	.dataa(!\registers|registers[18][0]~q ),
	.datab(!\registers|registers[26][0]~q ),
	.datac(!\registers|registers[30][0]~q ),
	.datad(!\registers|registers[22][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~2 .extended_lut = "off";
defparam \registers|Mux31~2 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N8
dffeas \registers|registers[31][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[31][0] .is_wysiwyg = "true";
defparam \registers|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N26
dffeas \registers|registers[27][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[27][0] .is_wysiwyg = "true";
defparam \registers|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \registers|registers[19][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[19][0] .is_wysiwyg = "true";
defparam \registers|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N39
cyclonev_lcell_comb \registers|Mux31~3 (
// Equation(s):
// \registers|Mux31~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][0]~q  ) ) )

	.dataa(!\registers|registers[23][0]~q ),
	.datab(!\registers|registers[31][0]~q ),
	.datac(!\registers|registers[27][0]~q ),
	.datad(!\registers|registers[19][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~3 .extended_lut = "off";
defparam \registers|Mux31~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N54
cyclonev_lcell_comb \registers|Mux31~9 (
// Equation(s):
// \registers|Mux31~9_combout  = ( \registers|Mux31~2_combout  & ( \registers|Mux31~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux31~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] 
// & (\registers|Mux31~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\registers|Mux31~2_combout  & ( \registers|Mux31~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux31~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux31~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [22]))) ) ) ) # ( \registers|Mux31~2_combout  & ( !\registers|Mux31~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux31~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux31~1_combout ))) ) ) ) # ( !\registers|Mux31~2_combout  & ( !\registers|Mux31~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux31~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux31~1_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux31~1_combout ),
	.datad(!\registers|Mux31~0_combout ),
	.datae(!\registers|Mux31~2_combout ),
	.dataf(!\registers|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~9 .extended_lut = "off";
defparam \registers|Mux31~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \registers|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N33
cyclonev_lcell_comb \registers|registers[8][0]~feeder (
// Equation(s):
// \registers|registers[8][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][0]~feeder .extended_lut = "off";
defparam \registers|registers[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N35
dffeas \registers|registers[8][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][0] .is_wysiwyg = "true";
defparam \registers|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \registers|registers[10][0]~feeder (
// Equation(s):
// \registers|registers[10][0]~feeder_combout  = ( \writeData[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][0]~feeder .extended_lut = "off";
defparam \registers|registers[10][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N44
dffeas \registers|registers[10][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][0] .is_wysiwyg = "true";
defparam \registers|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N8
dffeas \registers|registers[11][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][0] .is_wysiwyg = "true";
defparam \registers|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \registers|registers[9][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][0] .is_wysiwyg = "true";
defparam \registers|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N21
cyclonev_lcell_comb \registers|Mux31~4 (
// Equation(s):
// \registers|Mux31~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][0]~q  ) ) )

	.dataa(!\registers|registers[8][0]~q ),
	.datab(!\registers|registers[10][0]~q ),
	.datac(!\registers|registers[11][0]~q ),
	.datad(!\registers|registers[9][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~4 .extended_lut = "off";
defparam \registers|Mux31~4 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \registers|Mux31~8 (
// Equation(s):
// \registers|Mux31~8_combout  = ( \registers|Mux31~9_combout  & ( \registers|Mux31~4_combout  & ( (((\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux31~5_combout )) # (\registers|Mux31~10_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\registers|Mux31~9_combout  & ( \registers|Mux31~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((\instructions|altsyncram_component|auto_generated|q_a 
// [24] & \registers|Mux31~5_combout )) # (\registers|Mux31~10_combout ))) ) ) ) # ( \registers|Mux31~9_combout  & ( !\registers|Mux31~4_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux31~10_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux31~5_combout  & !\registers|Mux31~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\registers|Mux31~9_combout  & ( 
// !\registers|Mux31~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux31~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (\registers|Mux31~5_combout  & !\registers|Mux31~10_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux31~5_combout ),
	.datad(!\registers|Mux31~10_combout ),
	.datae(!\registers|Mux31~9_combout ),
	.dataf(!\registers|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux31~8 .extended_lut = "off";
defparam \registers|Mux31~8 .lut_mask = 64'h028857DD02AA57FF;
defparam \registers|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N9
cyclonev_lcell_comb \registers|Mux35~5 (
// Equation(s):
// \registers|Mux35~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][28]~q  ) ) )

	.dataa(!\registers|registers[10][28]~q ),
	.datab(!\registers|registers[9][28]~q ),
	.datac(!\registers|registers[8][28]~q ),
	.datad(!\registers|registers[11][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~5 .extended_lut = "off";
defparam \registers|Mux35~5 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \registers|Mux35~6 (
// Equation(s):
// \registers|Mux35~6_combout  = ( \registers|Mux35~5_combout  & ( (\registers|Mux42~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux42~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux35~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~6 .extended_lut = "off";
defparam \registers|Mux35~6 .lut_mask = 64'h000000000F000F00;
defparam \registers|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N57
cyclonev_lcell_comb \registers|Mux35~2 (
// Equation(s):
// \registers|Mux35~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][28]~q  ) ) )

	.dataa(!\registers|registers[18][28]~q ),
	.datab(!\registers|registers[26][28]~q ),
	.datac(!\registers|registers[30][28]~q ),
	.datad(!\registers|registers[22][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~2 .extended_lut = "off";
defparam \registers|Mux35~2 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N57
cyclonev_lcell_comb \registers|Mux35~1 (
// Equation(s):
// \registers|Mux35~1_combout  = ( \registers|registers[21][28]~q  & ( \registers|registers[29][28]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[17][28]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[25][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\registers|registers[21][28]~q  & ( \registers|registers[29][28]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[17][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|registers[25][28]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|registers[21][28]~q  & ( !\registers|registers[29][28]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[17][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|registers[25][28]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((!\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\registers|registers[21][28]~q  & ( !\registers|registers[29][28]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[17][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|registers[25][28]~q )))) ) ) )

	.dataa(!\registers|registers[25][28]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|registers[17][28]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|registers[21][28]~q ),
	.dataf(!\registers|registers[29][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~1 .extended_lut = "off";
defparam \registers|Mux35~1 .lut_mask = 64'h0C443F440C773F77;
defparam \registers|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N57
cyclonev_lcell_comb \registers|Mux35~0 (
// Equation(s):
// \registers|Mux35~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][28]~q  & ( (\registers|registers[20][28]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][28]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[16][28]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[24][28]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[28][28]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[20][28]~q ) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[28][28]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[16][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[24][28]~q )) ) ) )

	.dataa(!\registers|registers[24][28]~q ),
	.datab(!\registers|registers[16][28]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[20][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[28][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~0 .extended_lut = "off";
defparam \registers|Mux35~0 .lut_mask = 64'h353500F035350FFF;
defparam \registers|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N45
cyclonev_lcell_comb \registers|Mux35~3 (
// Equation(s):
// \registers|Mux35~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[23][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[27][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][28]~q  ) ) )

	.dataa(!\registers|registers[19][28]~q ),
	.datab(!\registers|registers[23][28]~q ),
	.datac(!\registers|registers[31][28]~q ),
	.datad(!\registers|registers[27][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~3 .extended_lut = "off";
defparam \registers|Mux35~3 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N48
cyclonev_lcell_comb \registers|Mux35~4 (
// Equation(s):
// \registers|Mux35~4_combout  = ( \registers|Mux35~0_combout  & ( \registers|Mux35~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux35~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux35~1_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\registers|Mux35~0_combout  & ( \registers|Mux35~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux35~2_combout  & (\instructions|altsyncram_component|auto_generated|q_a [17]))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux35~1_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \registers|Mux35~0_combout  & ( !\registers|Mux35~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux35~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|Mux35~1_combout 
// )))) ) ) ) # ( !\registers|Mux35~0_combout  & ( !\registers|Mux35~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux35~2_combout  & (\instructions|altsyncram_component|auto_generated|q_a [17]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|Mux35~1_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux35~2_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|Mux35~1_combout ),
	.datae(!\registers|Mux35~0_combout ),
	.dataf(!\registers|Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~4 .extended_lut = "off";
defparam \registers|Mux35~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \registers|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N39
cyclonev_lcell_comb \ALUbaseInput[28]~24 (
// Equation(s):
// \ALUbaseInput[28]~24_combout  = ( \registers|Mux35~4_combout  & ( \registers|Mux35~10_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux35~4_combout  & ( \registers|Mux35~10_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux35~4_combout  & ( !\registers|Mux35~10_combout  & ( ((!\controller|ALUsrc~0_combout  & ((\registers|Mux35~6_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux35~4_combout  & ( !\registers|Mux35~10_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux35~6_combout )) # 
// (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux35~6_combout ),
	.datad(!\ALUbaseInput[16]~3_combout ),
	.datae(!\registers|Mux35~4_combout ),
	.dataf(!\registers|Mux35~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[28]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[28]~24 .extended_lut = "off";
defparam \ALUbaseInput[28]~24 .lut_mask = 64'h0AFF2AFFAAFFAAFF;
defparam \ALUbaseInput[28]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N27
cyclonev_lcell_comb \registers|Mux43~7 (
// Equation(s):
// \registers|Mux43~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][20]~q  ) ) )

	.dataa(!\registers|registers[12][20]~q ),
	.datab(!\registers|registers[13][20]~q ),
	.datac(!\registers|registers[14][20]~q ),
	.datad(!\registers|registers[15][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~7 .extended_lut = "off";
defparam \registers|Mux43~7 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N45
cyclonev_lcell_comb \registers|Mux43~8 (
// Equation(s):
// \registers|Mux43~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][20]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[6][20]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][20]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][20]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[5][20]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[7][20]~q  & ( (\registers|registers[6][20]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[7][20]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][20]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[5][20]~q )) ) ) )

	.dataa(!\registers|registers[5][20]~q ),
	.datab(!\registers|registers[6][20]~q ),
	.datac(!\registers|registers[4][20]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~8 .extended_lut = "off";
defparam \registers|Mux43~8 .lut_mask = 64'h0F5533000F5533FF;
defparam \registers|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \registers|Mux43~9 (
// Equation(s):
// \registers|Mux43~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][20]~q  ) ) )

	.dataa(!\registers|registers[1][20]~q ),
	.datab(!\registers|registers[3][20]~q ),
	.datac(!\registers|registers[2][20]~q ),
	.datad(!\registers|registers[0][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~9 .extended_lut = "off";
defparam \registers|Mux43~9 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N36
cyclonev_lcell_comb \registers|Mux43~10 (
// Equation(s):
// \registers|Mux43~10_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|Mux43~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|Mux43~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux43~7_combout )))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|Mux43~9_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|Mux43~9_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|Mux43~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux43~7_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux43~7_combout ),
	.datad(!\registers|Mux43~8_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|Mux43~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~10 .extended_lut = "off";
defparam \registers|Mux43~10 .lut_mask = 64'h0000048C8888048C;
defparam \registers|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
cyclonev_lcell_comb \registers|Mux43~3 (
// Equation(s):
// \registers|Mux43~3_combout  = ( \registers|registers[23][20]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][20]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][20]~q ))) ) ) ) # ( !\registers|registers[23][20]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][20]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][20]~q ))) ) ) ) # ( \registers|registers[23][20]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[19][20]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\registers|registers[23][20]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[19][20]~q ) ) ) )

	.dataa(!\registers|registers[27][20]~q ),
	.datab(!\registers|registers[31][20]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[19][20]~q ),
	.datae(!\registers|registers[23][20]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~3 .extended_lut = "off";
defparam \registers|Mux43~3 .lut_mask = 64'h00F00FFF53535353;
defparam \registers|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \registers|Mux43~2 (
// Equation(s):
// \registers|Mux43~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[26][20]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[22][20]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[30][20]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[26][20]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[18][20]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[26][20]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[22][20]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[30][20]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[26][20]~q  & ( (\registers|registers[18][20]~q  & !\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\registers|registers[22][20]~q ),
	.datab(!\registers|registers[18][20]~q ),
	.datac(!\registers|registers[30][20]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[26][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~2 .extended_lut = "off";
defparam \registers|Mux43~2 .lut_mask = 64'h3300550F33FF550F;
defparam \registers|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N15
cyclonev_lcell_comb \registers|Mux43~1 (
// Equation(s):
// \registers|Mux43~1_combout  = ( \registers|registers[29][20]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[25][20]~q ) ) ) ) # ( 
// !\registers|registers[29][20]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[25][20]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[29][20]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][20]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[21][20]~q ))) ) ) ) # ( !\registers|registers[29][20]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][20]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[21][20]~q ))) ) ) )

	.dataa(!\registers|registers[17][20]~q ),
	.datab(!\registers|registers[25][20]~q ),
	.datac(!\registers|registers[21][20]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[29][20]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~1 .extended_lut = "off";
defparam \registers|Mux43~1 .lut_mask = 64'h550F550F330033FF;
defparam \registers|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N57
cyclonev_lcell_comb \registers|Mux43~0 (
// Equation(s):
// \registers|Mux43~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][20]~q  ) ) )

	.dataa(!\registers|registers[16][20]~q ),
	.datab(!\registers|registers[24][20]~q ),
	.datac(!\registers|registers[28][20]~q ),
	.datad(!\registers|registers[20][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~0 .extended_lut = "off";
defparam \registers|Mux43~0 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \registers|Mux43~4 (
// Equation(s):
// \registers|Mux43~4_combout  = ( \registers|Mux43~1_combout  & ( \registers|Mux43~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux43~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux43~3_combout ))) ) ) ) # ( !\registers|Mux43~1_combout  & ( \registers|Mux43~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux43~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux43~3_combout 
// ))) ) ) ) # ( \registers|Mux43~1_combout  & ( !\registers|Mux43~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux43~2_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux43~3_combout )))) ) ) ) # ( !\registers|Mux43~1_combout  & ( !\registers|Mux43~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux43~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux43~3_combout )))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux43~3_combout ),
	.datad(!\registers|Mux43~2_combout ),
	.datae(!\registers|Mux43~1_combout ),
	.dataf(!\registers|Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~4 .extended_lut = "off";
defparam \registers|Mux43~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \registers|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N18
cyclonev_lcell_comb \ALUbaseInput[20]~23 (
// Equation(s):
// \ALUbaseInput[20]~23_combout  = ( \registers|Mux43~10_combout  & ( \registers|Mux43~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux43~10_combout  & ( \registers|Mux43~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\registers|Mux43~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux43~10_combout  & ( !\registers|Mux43~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux43~10_combout  & ( !\registers|Mux43~4_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux43~6_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux43~6_combout ),
	.datad(!\ALUbaseInput[16]~3_combout ),
	.datae(!\registers|Mux43~10_combout ),
	.dataf(!\registers|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[20]~23 .extended_lut = "off";
defparam \ALUbaseInput[20]~23 .lut_mask = 64'h0AFFAAFF2AFFAAFF;
defparam \ALUbaseInput[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \mainALU|Mux64~30 (
// Equation(s):
// \mainALU|Mux64~30_combout  = ( \ALUbaseInput[12]~22_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[20]~23_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[4]~21_combout )) ) ) ) # ( 
// !\ALUbaseInput[12]~22_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[20]~23_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[4]~21_combout )) ) ) ) # ( \ALUbaseInput[12]~22_combout  & ( 
// !\registers|Mux28~8_combout  & ( (\registers|Mux27~8_combout ) # (\ALUbaseInput[28]~24_combout ) ) ) ) # ( !\ALUbaseInput[12]~22_combout  & ( !\registers|Mux28~8_combout  & ( (\ALUbaseInput[28]~24_combout  & !\registers|Mux27~8_combout ) ) ) )

	.dataa(!\ALUbaseInput[28]~24_combout ),
	.datab(!\ALUbaseInput[4]~21_combout ),
	.datac(!\ALUbaseInput[20]~23_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\ALUbaseInput[12]~22_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~30 .extended_lut = "off";
defparam \mainALU|Mux64~30 .lut_mask = 64'h550055FF0F330F33;
defparam \mainALU|Mux64~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N15
cyclonev_lcell_comb \registers|Mux63~6 (
// Equation(s):
// \registers|Mux63~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][0]~q  ) ) )

	.dataa(!\registers|registers[12][0]~q ),
	.datab(!\registers|registers[13][0]~q ),
	.datac(!\registers|registers[15][0]~q ),
	.datad(!\registers|registers[14][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~6 .extended_lut = "off";
defparam \registers|Mux63~6 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N57
cyclonev_lcell_comb \registers|Mux63~7 (
// Equation(s):
// \registers|Mux63~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][0]~q  ) ) )

	.dataa(!\registers|registers[7][0]~q ),
	.datab(!\registers|registers[5][0]~q ),
	.datac(!\registers|registers[4][0]~q ),
	.datad(!\registers|registers[6][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~7 .extended_lut = "off";
defparam \registers|Mux63~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N42
cyclonev_lcell_comb \registers|Mux63~8 (
// Equation(s):
// \registers|Mux63~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][0]~q  ) ) )

	.dataa(!\registers|registers[0][0]~q ),
	.datab(!\registers|registers[2][0]~q ),
	.datac(!\registers|registers[3][0]~q ),
	.datad(!\registers|registers[1][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~8 .extended_lut = "off";
defparam \registers|Mux63~8 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N51
cyclonev_lcell_comb \registers|Mux63~9 (
// Equation(s):
// \registers|Mux63~9_combout  = ( \registers|Mux63~7_combout  & ( \registers|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((\registers|Mux63~6_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux63~7_combout  & ( \registers|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux63~6_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux63~7_combout  & ( !\registers|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux63~6_combout )))) ) ) ) # ( !\registers|Mux63~7_combout  & ( !\registers|Mux63~8_combout  & ( (\registers|Mux63~6_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & \instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\registers|Mux63~6_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux63~7_combout ),
	.dataf(!\registers|Mux63~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~9 .extended_lut = "off";
defparam \registers|Mux63~9 .lut_mask = 64'h00040C04C004CC04;
defparam \registers|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \registers|Mux63~11 (
// Equation(s):
// \registers|Mux63~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][0]~q  ) ) )

	.dataa(!\registers|registers[10][0]~q ),
	.datab(!\registers|registers[11][0]~q ),
	.datac(!\registers|registers[8][0]~q ),
	.datad(!\registers|registers[9][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~11 .extended_lut = "off";
defparam \registers|Mux63~11 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux63~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N33
cyclonev_lcell_comb \registers|Mux63~5 (
// Equation(s):
// \registers|Mux63~5_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux63~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & \instructions|altsyncram_component|auto_generated|q_a [19]) ) ) 
// )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux63~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~5 .extended_lut = "off";
defparam \registers|Mux63~5 .lut_mask = 64'h0000000000CC0000;
defparam \registers|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N6
cyclonev_lcell_comb \ALUbaseInput[0]~0 (
// Equation(s):
// \ALUbaseInput[0]~0_combout  = ( \registers|Mux63~4_combout  & ( \registers|Mux63~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\registers|Mux63~4_combout  & ( 
// \registers|Mux63~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( \registers|Mux63~4_combout  & ( !\registers|Mux63~5_combout  & ( (!\controller|ALUsrc~0_combout  & 
// (((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux63~9_combout )))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( !\registers|Mux63~4_combout  & ( 
// !\registers|Mux63~5_combout  & ( (!\controller|ALUsrc~0_combout  & ((\registers|Mux63~9_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [0])) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\registers|Mux63~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux63~4_combout ),
	.dataf(!\registers|Mux63~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[0]~0 .extended_lut = "off";
defparam \ALUbaseInput[0]~0 .lut_mask = 64'h1B1B1BBBBBBBBBBB;
defparam \ALUbaseInput[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N3
cyclonev_lcell_comb \registers|Mux47~2 (
// Equation(s):
// \registers|Mux47~2_combout  = ( \registers|registers[22][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][16]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][16]~q ))) ) ) ) # ( !\registers|registers[22][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][16]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][16]~q ))) ) ) ) # ( \registers|registers[22][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[18][16]~q ) ) ) ) # ( !\registers|registers[22][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[18][16]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[26][16]~q ),
	.datab(!\registers|registers[30][16]~q ),
	.datac(!\registers|registers[18][16]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[22][16]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~2 .extended_lut = "off";
defparam \registers|Mux47~2 .lut_mask = 64'h0F000FFF55335533;
defparam \registers|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N57
cyclonev_lcell_comb \registers|Mux47~0 (
// Equation(s):
// \registers|Mux47~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][16]~q  ) ) )

	.dataa(!\registers|registers[16][16]~q ),
	.datab(!\registers|registers[28][16]~q ),
	.datac(!\registers|registers[24][16]~q ),
	.datad(!\registers|registers[20][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~0 .extended_lut = "off";
defparam \registers|Mux47~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N33
cyclonev_lcell_comb \registers|Mux47~3 (
// Equation(s):
// \registers|Mux47~3_combout  = ( \registers|registers[19][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][16]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][16]~q ))) ) ) ) # ( !\registers|registers[19][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[27][16]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[31][16]~q ))) ) ) ) # ( \registers|registers[19][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[23][16]~q ) ) ) ) # ( !\registers|registers[19][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[23][16]~q ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[23][16]~q ),
	.datac(!\registers|registers[27][16]~q ),
	.datad(!\registers|registers[31][16]~q ),
	.datae(!\registers|registers[19][16]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~3 .extended_lut = "off";
defparam \registers|Mux47~3 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \registers|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N21
cyclonev_lcell_comb \registers|Mux47~1 (
// Equation(s):
// \registers|Mux47~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][16]~q  ) ) )

	.dataa(!\registers|registers[25][16]~q ),
	.datab(!\registers|registers[17][16]~q ),
	.datac(!\registers|registers[29][16]~q ),
	.datad(!\registers|registers[21][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~1 .extended_lut = "off";
defparam \registers|Mux47~1 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N18
cyclonev_lcell_comb \registers|Mux47~4 (
// Equation(s):
// \registers|Mux47~4_combout  = ( \registers|Mux47~3_combout  & ( \registers|Mux47~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux47~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (\registers|Mux47~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux47~3_combout  & ( \registers|Mux47~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\registers|Mux47~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux47~2_combout 
// ))) ) ) ) # ( \registers|Mux47~3_combout  & ( !\registers|Mux47~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux47~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux47~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|Mux47~3_combout  & ( !\registers|Mux47~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux47~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux47~2_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux47~2_combout ),
	.datad(!\registers|Mux47~0_combout ),
	.datae(!\registers|Mux47~3_combout ),
	.dataf(!\registers|Mux47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~4 .extended_lut = "off";
defparam \registers|Mux47~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \registers|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N33
cyclonev_lcell_comb \registers|Mux47~5 (
// Equation(s):
// \registers|Mux47~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][16]~q  ) ) )

	.dataa(!\registers|registers[8][16]~q ),
	.datab(!\registers|registers[9][16]~q ),
	.datac(!\registers|registers[11][16]~q ),
	.datad(!\registers|registers[10][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~5 .extended_lut = "off";
defparam \registers|Mux47~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N9
cyclonev_lcell_comb \registers|Mux47~6 (
// Equation(s):
// \registers|Mux47~6_combout  = ( \registers|Mux47~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~6 .extended_lut = "off";
defparam \registers|Mux47~6 .lut_mask = 64'h0000000000F000F0;
defparam \registers|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N15
cyclonev_lcell_comb \ALUbaseInput[16]~19 (
// Equation(s):
// \ALUbaseInput[16]~19_combout  = ( \registers|Mux47~10_combout  & ( \registers|Mux47~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux47~10_combout  & ( \registers|Mux47~6_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux47~10_combout  & ( !\registers|Mux47~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux47~10_combout  & ( 
// !\registers|Mux47~6_combout  & ( ((!\controller|ALUsrc~0_combout  & (\registers|Mux47~4_combout  & \instructions|altsyncram_component|auto_generated|q_a [20]))) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\ALUbaseInput[16]~3_combout ),
	.datac(!\registers|Mux47~4_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux47~10_combout ),
	.dataf(!\registers|Mux47~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[16]~19 .extended_lut = "off";
defparam \ALUbaseInput[16]~19 .lut_mask = 64'h333BBBBBBBBBBBBB;
defparam \ALUbaseInput[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \mainALU|Mux64~21 (
// Equation(s):
// \mainALU|Mux64~21_combout  = ( \ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\registers|Mux27~8_combout  & (((\registers|Mux28~8_combout )) # (\ALUbaseInput[24]~20_combout ))) # (\registers|Mux27~8_combout  & 
// (((!\registers|Mux28~8_combout ) # (\ALUbaseInput[0]~0_combout )))) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[24]~20_combout  & (!\registers|Mux28~8_combout ))) # 
// (\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout ) # (\ALUbaseInput[0]~0_combout )))) ) ) ) # ( \ALUbaseInput[16]~19_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\registers|Mux27~8_combout  & (((\registers|Mux28~8_combout )) # 
// (\ALUbaseInput[24]~20_combout ))) # (\registers|Mux27~8_combout  & (((\registers|Mux28~8_combout  & \ALUbaseInput[0]~0_combout )))) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\registers|Mux27~8_combout  & 
// (\ALUbaseInput[24]~20_combout  & (!\registers|Mux28~8_combout ))) # (\registers|Mux27~8_combout  & (((\registers|Mux28~8_combout  & \ALUbaseInput[0]~0_combout )))) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[24]~20_combout ),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\ALUbaseInput[0]~0_combout ),
	.datae(!\ALUbaseInput[16]~19_combout ),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~21 .extended_lut = "off";
defparam \mainALU|Mux64~21 .lut_mask = 64'h20252A2F70757A7F;
defparam \mainALU|Mux64~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N18
cyclonev_lcell_comb \mainALU|Mux64~31 (
// Equation(s):
// \mainALU|Mux64~31_combout  = ( \mainALU|Mux64~21_combout  & ( (\mainALU|Mux64~30_combout ) # (\registers|Mux29~8_combout ) ) ) # ( !\mainALU|Mux64~21_combout  & ( (!\registers|Mux29~8_combout  & \mainALU|Mux64~30_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux64~30_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux64~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~31 .extended_lut = "off";
defparam \mainALU|Mux64~31 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mainALU|Mux64~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N51
cyclonev_lcell_comb \registers|Mux30~1 (
// Equation(s):
// \registers|Mux30~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][1]~q  ) ) )

	.dataa(!\registers|registers[17][1]~q ),
	.datab(!\registers|registers[21][1]~q ),
	.datac(!\registers|registers[29][1]~q ),
	.datad(!\registers|registers[25][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~1 .extended_lut = "off";
defparam \registers|Mux30~1 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N9
cyclonev_lcell_comb \registers|Mux30~3 (
// Equation(s):
// \registers|Mux30~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][1]~q  ) ) )

	.dataa(!\registers|registers[31][1]~q ),
	.datab(!\registers|registers[27][1]~q ),
	.datac(!\registers|registers[19][1]~q ),
	.datad(!\registers|registers[23][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~3 .extended_lut = "off";
defparam \registers|Mux30~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N21
cyclonev_lcell_comb \registers|Mux30~0 (
// Equation(s):
// \registers|Mux30~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][1]~q  ) ) )

	.dataa(!\registers|registers[28][1]~q ),
	.datab(!\registers|registers[20][1]~q ),
	.datac(!\registers|registers[24][1]~q ),
	.datad(!\registers|registers[16][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~0 .extended_lut = "off";
defparam \registers|Mux30~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N51
cyclonev_lcell_comb \registers|Mux30~2 (
// Equation(s):
// \registers|Mux30~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][1]~q  ) ) )

	.dataa(!\registers|registers[26][1]~q ),
	.datab(!\registers|registers[30][1]~q ),
	.datac(!\registers|registers[18][1]~q ),
	.datad(!\registers|registers[22][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~2 .extended_lut = "off";
defparam \registers|Mux30~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N54
cyclonev_lcell_comb \registers|Mux30~9 (
// Equation(s):
// \registers|Mux30~9_combout  = ( \registers|Mux30~0_combout  & ( \registers|Mux30~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux30~1_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux30~3_combout )))) ) ) ) # ( !\registers|Mux30~0_combout  & ( \registers|Mux30~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux30~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux30~3_combout ))))) ) ) ) # ( \registers|Mux30~0_combout  & ( !\registers|Mux30~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux30~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux30~3_combout ))))) ) ) ) # ( !\registers|Mux30~0_combout  & ( !\registers|Mux30~2_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux30~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux30~3_combout ))))) ) ) )

	.dataa(!\registers|Mux30~1_combout ),
	.datab(!\registers|Mux30~3_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|Mux30~0_combout ),
	.dataf(!\registers|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~9 .extended_lut = "off";
defparam \registers|Mux30~9 .lut_mask = 64'h0503F50305F3F5F3;
defparam \registers|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N2
dffeas \registers|registers[5][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][1] .is_wysiwyg = "true";
defparam \registers|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N8
dffeas \registers|registers[7][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][1] .is_wysiwyg = "true";
defparam \registers|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \registers|registers[4][1]~feeder (
// Equation(s):
// \registers|registers[4][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][1]~feeder .extended_lut = "off";
defparam \registers|registers[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N58
dffeas \registers|registers[4][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][1] .is_wysiwyg = "true";
defparam \registers|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N50
dffeas \registers|registers[6][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][1] .is_wysiwyg = "true";
defparam \registers|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N51
cyclonev_lcell_comb \registers|Mux30~6 (
// Equation(s):
// \registers|Mux30~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[7][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[5][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[6][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[4][1]~q  ) ) )

	.dataa(!\registers|registers[5][1]~q ),
	.datab(!\registers|registers[7][1]~q ),
	.datac(!\registers|registers[4][1]~q ),
	.datad(!\registers|registers[6][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~6 .extended_lut = "off";
defparam \registers|Mux30~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N14
dffeas \registers|registers[3][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][1] .is_wysiwyg = "true";
defparam \registers|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N32
dffeas \registers|registers[1][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][1] .is_wysiwyg = "true";
defparam \registers|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N59
dffeas \registers|registers[0][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][1] .is_wysiwyg = "true";
defparam \registers|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N24
cyclonev_lcell_comb \registers|Mux30~7 (
// Equation(s):
// \registers|Mux30~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][1]~q  ) ) )

	.dataa(!\registers|registers[3][1]~q ),
	.datab(!\registers|registers[1][1]~q ),
	.datac(!\registers|registers[2][1]~q ),
	.datad(!\registers|registers[0][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~7 .extended_lut = "off";
defparam \registers|Mux30~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N24
cyclonev_lcell_comb \registers|Mux30~10 (
// Equation(s):
// \registers|Mux30~10_combout  = ( \registers|Mux30~6_combout  & ( \registers|Mux30~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (!\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\registers|Mux30~6_combout  & ( \registers|Mux30~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( \registers|Mux30~6_combout  & ( !\registers|Mux30~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] $ (!\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|Mux30~6_combout  & ( !\registers|Mux30~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|Mux30~6_combout ),
	.dataf(!\registers|Mux30~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~10 .extended_lut = "off";
defparam \registers|Mux30~10 .lut_mask = 64'h00F00FF0F0F0FFF0;
defparam \registers|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N48
cyclonev_lcell_comb \registers|Mux30~4 (
// Equation(s):
// \registers|Mux30~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][1]~q  ) ) )

	.dataa(!\registers|registers[10][1]~q ),
	.datab(!\registers|registers[8][1]~q ),
	.datac(!\registers|registers[9][1]~q ),
	.datad(!\registers|registers[11][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~4 .extended_lut = "off";
defparam \registers|Mux30~4 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N51
cyclonev_lcell_comb \registers|registers[12][1]~feeder (
// Equation(s):
// \registers|registers[12][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][1]~feeder .extended_lut = "off";
defparam \registers|registers[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N53
dffeas \registers|registers[12][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][1] .is_wysiwyg = "true";
defparam \registers|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N57
cyclonev_lcell_comb \registers|registers[13][1]~feeder (
// Equation(s):
// \registers|registers[13][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[13][1]~feeder .extended_lut = "off";
defparam \registers|registers[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N59
dffeas \registers|registers[13][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][1] .is_wysiwyg = "true";
defparam \registers|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \registers|registers[15][1]~feeder (
// Equation(s):
// \registers|registers[15][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[15][1]~feeder .extended_lut = "off";
defparam \registers|registers[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N14
dffeas \registers|registers[15][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][1] .is_wysiwyg = "true";
defparam \registers|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \registers|registers[14][1]~feeder (
// Equation(s):
// \registers|registers[14][1]~feeder_combout  = ( \writeData[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][1]~feeder .extended_lut = "off";
defparam \registers|registers[14][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \registers|registers[14][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][1] .is_wysiwyg = "true";
defparam \registers|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N27
cyclonev_lcell_comb \registers|Mux30~5 (
// Equation(s):
// \registers|Mux30~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][1]~q  ) ) )

	.dataa(!\registers|registers[12][1]~q ),
	.datab(!\registers|registers[13][1]~q ),
	.datac(!\registers|registers[15][1]~q ),
	.datad(!\registers|registers[14][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~5 .extended_lut = "off";
defparam \registers|Mux30~5 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N36
cyclonev_lcell_comb \registers|Mux30~8 (
// Equation(s):
// \registers|Mux30~8_combout  = ( \registers|Mux30~4_combout  & ( \registers|Mux30~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux30~10_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux30~9_combout )) ) ) ) # ( !\registers|Mux30~4_combout  & ( \registers|Mux30~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [24] $ (!\registers|Mux30~10_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux30~9_combout )) ) ) ) # ( \registers|Mux30~4_combout  & ( 
// !\registers|Mux30~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux30~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux30~9_combout )) ) ) ) # ( 
// !\registers|Mux30~4_combout  & ( !\registers|Mux30~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux30~10_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux30~9_combout )) ) ) )

	.dataa(!\registers|Mux30~9_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux30~10_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\registers|Mux30~4_combout ),
	.dataf(!\registers|Mux30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux30~8 .extended_lut = "off";
defparam \registers|Mux30~8 .lut_mask = 64'h0C550F553C553F55;
defparam \registers|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N48
cyclonev_lcell_comb \registers|Mux48~5 (
// Equation(s):
// \registers|Mux48~5_combout  = ( \registers|registers[9][15]~q  & ( \registers|registers[11][15]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[8][15]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[10][15]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|registers[9][15]~q  & ( \registers|registers[11][15]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[8][15]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\registers|registers[10][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \registers|registers[9][15]~q  & ( !\registers|registers[11][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\registers|registers[8][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((\registers|registers[10][15]~q )))) ) ) ) # ( !\registers|registers[9][15]~q  & ( !\registers|registers[11][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\registers|registers[8][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[10][15]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|registers[8][15]~q ),
	.datad(!\registers|registers[10][15]~q ),
	.datae(!\registers|registers[9][15]~q ),
	.dataf(!\registers|registers[11][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~5 .extended_lut = "off";
defparam \registers|Mux48~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \registers|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N30
cyclonev_lcell_comb \registers|Mux48~6 (
// Equation(s):
// \registers|Mux48~6_combout  = ( \registers|Mux48~5_combout  & ( (\registers|Mux42~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(!\registers|Mux42~0_combout ),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux48~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~6 .extended_lut = "off";
defparam \registers|Mux48~6 .lut_mask = 64'h0000000033003300;
defparam \registers|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N39
cyclonev_lcell_comb \registers|Mux48~7 (
// Equation(s):
// \registers|Mux48~7_combout  = ( \registers|registers[13][15]~q  & ( \registers|registers[15][15]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[12][15]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[14][15]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|registers[13][15]~q  & ( \registers|registers[15][15]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[12][15]~q  & (!\instructions|altsyncram_component|auto_generated|q_a [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\registers|registers[14][15]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \registers|registers[13][15]~q  & ( !\registers|registers[15][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|registers[12][15]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// \registers|registers[14][15]~q )))) ) ) ) # ( !\registers|registers[13][15]~q  & ( !\registers|registers[15][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\registers|registers[12][15]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[14][15]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|registers[12][15]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[14][15]~q ),
	.datae(!\registers|registers[13][15]~q ),
	.dataf(!\registers|registers[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~7 .extended_lut = "off";
defparam \registers|Mux48~7 .lut_mask = 64'h20702A7A25752F7F;
defparam \registers|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N45
cyclonev_lcell_comb \registers|Mux48~9 (
// Equation(s):
// \registers|Mux48~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][15]~q  ) ) )

	.dataa(!\registers|registers[2][15]~q ),
	.datab(!\registers|registers[1][15]~q ),
	.datac(!\registers|registers[0][15]~q ),
	.datad(!\registers|registers[3][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~9 .extended_lut = "off";
defparam \registers|Mux48~9 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N33
cyclonev_lcell_comb \registers|Mux48~8 (
// Equation(s):
// \registers|Mux48~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[6][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][15]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][15]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[6][15]~q  & ( (\registers|registers[4][15]~q ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[6][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((\registers|registers[5][15]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][15]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[6][15]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|registers[4][15]~q ) ) ) )

	.dataa(!\registers|registers[7][15]~q ),
	.datab(!\registers|registers[5][15]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[4][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~8 .extended_lut = "off";
defparam \registers|Mux48~8 .lut_mask = 64'h00F035350FFF3535;
defparam \registers|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N0
cyclonev_lcell_comb \registers|Mux48~10 (
// Equation(s):
// \registers|Mux48~10_combout  = ( \registers|Mux48~9_combout  & ( \registers|Mux48~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((\registers|Mux48~7_combout  
// & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux48~9_combout  & ( \registers|Mux48~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux48~7_combout )))) ) ) ) # ( \registers|Mux48~9_combout  & ( !\registers|Mux48~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|Mux48~7_combout  & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux48~9_combout  & ( !\registers|Mux48~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\registers|Mux48~7_combout  & (\instructions|altsyncram_component|auto_generated|q_a [19] & \instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux48~7_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|Mux48~9_combout ),
	.dataf(!\registers|Mux48~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~10 .extended_lut = "off";
defparam \registers|Mux48~10 .lut_mask = 64'h0002A00200A2A0A2;
defparam \registers|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N42
cyclonev_lcell_comb \ALUbaseInput[15]~15 (
// Equation(s):
// \ALUbaseInput[15]~15_combout  = ( \registers|Mux48~10_combout  & ( \registers|Mux48~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\registers|Mux48~10_combout  & ( 
// \registers|Mux48~4_combout  & ( (!\controller|ALUsrc~0_combout  & (((\registers|Mux48~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a 
// [15])) ) ) ) # ( \registers|Mux48~10_combout  & ( !\registers|Mux48~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\registers|Mux48~10_combout  & ( !\registers|Mux48~4_combout  & ( 
// (!\controller|ALUsrc~0_combout  & ((\registers|Mux48~6_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux48~6_combout ),
	.datae(!\registers|Mux48~10_combout ),
	.dataf(!\registers|Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[15]~15 .extended_lut = "off";
defparam \ALUbaseInput[15]~15 .lut_mask = 64'h11DDDDDD1DDDDDDD;
defparam \ALUbaseInput[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N57
cyclonev_lcell_comb \registers|Mux40~2 (
// Equation(s):
// \registers|Mux40~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][23]~q  ) ) )

	.dataa(!\registers|registers[18][23]~q ),
	.datab(!\registers|registers[30][23]~q ),
	.datac(!\registers|registers[22][23]~q ),
	.datad(!\registers|registers[26][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~2 .extended_lut = "off";
defparam \registers|Mux40~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N33
cyclonev_lcell_comb \registers|Mux40~0 (
// Equation(s):
// \registers|Mux40~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][23]~q  ) ) )

	.dataa(!\registers|registers[20][23]~q ),
	.datab(!\registers|registers[24][23]~q ),
	.datac(!\registers|registers[16][23]~q ),
	.datad(!\registers|registers[28][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~0 .extended_lut = "off";
defparam \registers|Mux40~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N3
cyclonev_lcell_comb \registers|Mux40~3 (
// Equation(s):
// \registers|Mux40~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][23]~q  ) ) )

	.dataa(!\registers|registers[31][23]~q ),
	.datab(!\registers|registers[27][23]~q ),
	.datac(!\registers|registers[23][23]~q ),
	.datad(!\registers|registers[19][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~3 .extended_lut = "off";
defparam \registers|Mux40~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N33
cyclonev_lcell_comb \registers|Mux40~1 (
// Equation(s):
// \registers|Mux40~1_combout  = ( \registers|registers[17][23]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[25][23]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[29][23]~q )) ) ) ) # ( !\registers|registers[17][23]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[25][23]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[29][23]~q )) ) ) ) # ( \registers|registers[17][23]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[21][23]~q ) ) ) ) # ( !\registers|registers[17][23]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[21][23]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[29][23]~q ),
	.datab(!\registers|registers[25][23]~q ),
	.datac(!\registers|registers[21][23]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[17][23]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~1 .extended_lut = "off";
defparam \registers|Mux40~1 .lut_mask = 64'h000FFF0F33553355;
defparam \registers|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N3
cyclonev_lcell_comb \registers|Mux40~4 (
// Equation(s):
// \registers|Mux40~4_combout  = ( \registers|Mux40~3_combout  & ( \registers|Mux40~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux40~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (\registers|Mux40~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux40~3_combout  & ( \registers|Mux40~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|Mux40~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux40~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( \registers|Mux40~3_combout  & ( !\registers|Mux40~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux40~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [16])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux40~2_combout ))) ) ) ) # ( !\registers|Mux40~3_combout  & ( !\registers|Mux40~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux40~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux40~2_combout 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux40~2_combout ),
	.datac(!\registers|Mux40~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|Mux40~3_combout ),
	.dataf(!\registers|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~4 .extended_lut = "off";
defparam \registers|Mux40~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \registers|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N21
cyclonev_lcell_comb \registers|Mux40~5 (
// Equation(s):
// \registers|Mux40~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][23]~q  ) ) )

	.dataa(!\registers|registers[10][23]~q ),
	.datab(!\registers|registers[11][23]~q ),
	.datac(!\registers|registers[9][23]~q ),
	.datad(!\registers|registers[8][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~5 .extended_lut = "off";
defparam \registers|Mux40~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \registers|Mux40~6 (
// Equation(s):
// \registers|Mux40~6_combout  = ( \registers|Mux40~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux40~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~6 .extended_lut = "off";
defparam \registers|Mux40~6 .lut_mask = 64'h0000000000F000F0;
defparam \registers|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \ALUbaseInput[23]~16 (
// Equation(s):
// \ALUbaseInput[23]~16_combout  = ( \registers|Mux40~4_combout  & ( \registers|Mux40~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux40~4_combout  & ( \registers|Mux40~6_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux40~4_combout  & ( !\registers|Mux40~6_combout  & ( ((!\controller|ALUsrc~0_combout  & ((\registers|Mux40~10_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux40~4_combout  & ( !\registers|Mux40~6_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux40~10_combout )) # 
// (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux40~10_combout ),
	.datad(!\ALUbaseInput[16]~3_combout ),
	.datae(!\registers|Mux40~4_combout ),
	.dataf(!\registers|Mux40~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[23]~16 .extended_lut = "off";
defparam \ALUbaseInput[23]~16 .lut_mask = 64'h0CFF4CFFCCFFCCFF;
defparam \ALUbaseInput[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N3
cyclonev_lcell_comb \mainALU|Mux64~28 (
// Equation(s):
// \mainALU|Mux64~28_combout  = ( \registers|Mux28~8_combout  & ( (\ALUbaseInput[15]~15_combout  & !\registers|Mux27~8_combout ) ) ) # ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[23]~16_combout )) # 
// (\registers|Mux27~8_combout  & ((\ALUbaseInput[7]~14_combout ))) ) )

	.dataa(!\ALUbaseInput[15]~15_combout ),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[23]~16_combout ),
	.datad(!\ALUbaseInput[7]~14_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~28 .extended_lut = "off";
defparam \mainALU|Mux64~28 .lut_mask = 64'h0C3F0C3F44444444;
defparam \mainALU|Mux64~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N15
cyclonev_lcell_comb \registers|Mux44~7 (
// Equation(s):
// \registers|Mux44~7_combout  = ( \registers|registers[14][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[15][19]~q ) ) ) ) # ( 
// !\registers|registers[14][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[15][19]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[14][19]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][19]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[13][19]~q )) ) ) ) # ( !\registers|registers[14][19]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][19]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[13][19]~q )) ) ) )

	.dataa(!\registers|registers[13][19]~q ),
	.datab(!\registers|registers[15][19]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[12][19]~q ),
	.datae(!\registers|registers[14][19]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~7 .extended_lut = "off";
defparam \registers|Mux44~7 .lut_mask = 64'h05F505F50303F3F3;
defparam \registers|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N57
cyclonev_lcell_comb \registers|Mux44~9 (
// Equation(s):
// \registers|Mux44~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[3][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[2][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][19]~q  ) ) )

	.dataa(!\registers|registers[1][19]~q ),
	.datab(!\registers|registers[3][19]~q ),
	.datac(!\registers|registers[2][19]~q ),
	.datad(!\registers|registers[0][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~9 .extended_lut = "off";
defparam \registers|Mux44~9 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N3
cyclonev_lcell_comb \registers|Mux44~8 (
// Equation(s):
// \registers|Mux44~8_combout  = ( \registers|registers[6][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[7][19]~q ) ) ) ) # ( 
// !\registers|registers[6][19]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[7][19]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[6][19]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][19]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[5][19]~q )) ) ) ) # ( !\registers|registers[6][19]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][19]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[5][19]~q )) ) ) )

	.dataa(!\registers|registers[7][19]~q ),
	.datab(!\registers|registers[5][19]~q ),
	.datac(!\registers|registers[4][19]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[6][19]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~8 .extended_lut = "off";
defparam \registers|Mux44~8 .lut_mask = 64'h0F330F330055FF55;
defparam \registers|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N45
cyclonev_lcell_comb \registers|Mux44~10 (
// Equation(s):
// \registers|Mux44~10_combout  = ( \registers|Mux44~9_combout  & ( \registers|Mux44~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((\registers|Mux44~7_combout  
// & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux44~9_combout  & ( \registers|Mux44~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux44~7_combout )))) ) ) ) # ( \registers|Mux44~9_combout  & ( !\registers|Mux44~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|Mux44~7_combout  & \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux44~9_combout  & ( !\registers|Mux44~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux44~7_combout  & \instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux44~7_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|Mux44~9_combout ),
	.dataf(!\registers|Mux44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~10 .extended_lut = "off";
defparam \registers|Mux44~10 .lut_mask = 64'h00048804008C888C;
defparam \registers|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N45
cyclonev_lcell_comb \registers|Mux44~1 (
// Equation(s):
// \registers|Mux44~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][19]~q  ) ) )

	.dataa(!\registers|registers[21][19]~q ),
	.datab(!\registers|registers[17][19]~q ),
	.datac(!\registers|registers[25][19]~q ),
	.datad(!\registers|registers[29][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~1 .extended_lut = "off";
defparam \registers|Mux44~1 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N45
cyclonev_lcell_comb \registers|Mux44~2 (
// Equation(s):
// \registers|Mux44~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][19]~q  ) ) )

	.dataa(!\registers|registers[18][19]~q ),
	.datab(!\registers|registers[26][19]~q ),
	.datac(!\registers|registers[22][19]~q ),
	.datad(!\registers|registers[30][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~2 .extended_lut = "off";
defparam \registers|Mux44~2 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y21_N51
cyclonev_lcell_comb \registers|Mux44~3 (
// Equation(s):
// \registers|Mux44~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[31][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[23][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[27][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][19]~q  ) ) )

	.dataa(!\registers|registers[31][19]~q ),
	.datab(!\registers|registers[27][19]~q ),
	.datac(!\registers|registers[19][19]~q ),
	.datad(!\registers|registers[23][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~3 .extended_lut = "off";
defparam \registers|Mux44~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y15_N36
cyclonev_lcell_comb \registers|Mux44~0 (
// Equation(s):
// \registers|Mux44~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][19]~q  ) ) )

	.dataa(!\registers|registers[16][19]~q ),
	.datab(!\registers|registers[20][19]~q ),
	.datac(!\registers|registers[28][19]~q ),
	.datad(!\registers|registers[24][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~0 .extended_lut = "off";
defparam \registers|Mux44~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N3
cyclonev_lcell_comb \registers|Mux44~4 (
// Equation(s):
// \registers|Mux44~4_combout  = ( \registers|Mux44~3_combout  & ( \registers|Mux44~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux44~1_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux44~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|Mux44~3_combout  & ( \registers|Mux44~0_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((\registers|Mux44~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux44~2_combout )))) ) ) ) # ( \registers|Mux44~3_combout  & ( !\registers|Mux44~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux44~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux44~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) 
// ) ) ) # ( !\registers|Mux44~3_combout  & ( !\registers|Mux44~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux44~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux44~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux44~1_combout ),
	.datad(!\registers|Mux44~2_combout ),
	.datae(!\registers|Mux44~3_combout ),
	.dataf(!\registers|Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~4 .extended_lut = "off";
defparam \registers|Mux44~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \registers|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N9
cyclonev_lcell_comb \ALUbaseInput[19]~12 (
// Equation(s):
// \ALUbaseInput[19]~12_combout  = ( \registers|Mux44~10_combout  & ( \registers|Mux44~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux44~10_combout  & ( \registers|Mux44~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\registers|Mux44~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux44~10_combout  & ( !\registers|Mux44~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux44~10_combout  & ( !\registers|Mux44~4_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux44~6_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux44~6_combout ),
	.datad(!\ALUbaseInput[16]~3_combout ),
	.datae(!\registers|Mux44~10_combout ),
	.dataf(!\registers|Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[19]~12 .extended_lut = "off";
defparam \ALUbaseInput[19]~12 .lut_mask = 64'h0AFFAAFF2AFFAAFF;
defparam \ALUbaseInput[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \registers|Mux36~1 (
// Equation(s):
// \registers|Mux36~1_combout  = ( \registers|registers[29][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[25][27]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\registers|registers[29][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[25][27]~q ) ) ) ) # ( \registers|registers[29][27]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][27]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[21][27]~q ))) ) ) ) # ( !\registers|registers[29][27]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[17][27]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[21][27]~q ))) ) ) )

	.dataa(!\registers|registers[17][27]~q ),
	.datab(!\registers|registers[21][27]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[25][27]~q ),
	.datae(!\registers|registers[29][27]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~1 .extended_lut = "off";
defparam \registers|Mux36~1 .lut_mask = 64'h5353535300F00FFF;
defparam \registers|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N33
cyclonev_lcell_comb \registers|Mux36~3 (
// Equation(s):
// \registers|Mux36~3_combout  = ( \registers|registers[27][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[31][27]~q ) ) ) ) # ( 
// !\registers|registers[27][27]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[31][27]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[27][27]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[19][27]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[23][27]~q )) ) ) ) # ( !\registers|registers[27][27]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[19][27]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[23][27]~q )) ) ) )

	.dataa(!\registers|registers[31][27]~q ),
	.datab(!\registers|registers[23][27]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[19][27]~q ),
	.datae(!\registers|registers[27][27]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~3 .extended_lut = "off";
defparam \registers|Mux36~3 .lut_mask = 64'h03F303F30505F5F5;
defparam \registers|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \registers|Mux36~2 (
// Equation(s):
// \registers|Mux36~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][27]~q  ) ) )

	.dataa(!\registers|registers[22][27]~q ),
	.datab(!\registers|registers[30][27]~q ),
	.datac(!\registers|registers[18][27]~q ),
	.datad(!\registers|registers[26][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~2 .extended_lut = "off";
defparam \registers|Mux36~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N39
cyclonev_lcell_comb \registers|Mux36~0 (
// Equation(s):
// \registers|Mux36~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][27]~q  ) ) )

	.dataa(!\registers|registers[20][27]~q ),
	.datab(!\registers|registers[16][27]~q ),
	.datac(!\registers|registers[28][27]~q ),
	.datad(!\registers|registers[24][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~0 .extended_lut = "off";
defparam \registers|Mux36~0 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \registers|Mux36~4 (
// Equation(s):
// \registers|Mux36~4_combout  = ( \registers|Mux36~2_combout  & ( \registers|Mux36~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux36~1_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux36~3_combout )))) ) ) ) # ( !\registers|Mux36~2_combout  & ( \registers|Mux36~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux36~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux36~3_combout  & \instructions|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( \registers|Mux36~2_combout  & ( !\registers|Mux36~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux36~1_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [16])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|Mux36~3_combout )))) ) ) ) # ( !\registers|Mux36~2_combout  & ( !\registers|Mux36~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux36~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux36~3_combout ))))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux36~1_combout ),
	.datac(!\registers|Mux36~3_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|Mux36~2_combout ),
	.dataf(!\registers|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~4 .extended_lut = "off";
defparam \registers|Mux36~4 .lut_mask = 64'h00275527AA27FF27;
defparam \registers|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N45
cyclonev_lcell_comb \registers|Mux36~5 (
// Equation(s):
// \registers|Mux36~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][27]~q  ) ) )

	.dataa(!\registers|registers[10][27]~q ),
	.datab(!\registers|registers[11][27]~q ),
	.datac(!\registers|registers[9][27]~q ),
	.datad(!\registers|registers[8][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~5 .extended_lut = "off";
defparam \registers|Mux36~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N27
cyclonev_lcell_comb \registers|Mux36~6 (
// Equation(s):
// \registers|Mux36~6_combout  = ( \registers|Mux42~0_combout  & ( \registers|Mux36~5_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux42~0_combout ),
	.dataf(!\registers|Mux36~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~6 .extended_lut = "off";
defparam \registers|Mux36~6 .lut_mask = 64'h000000000000FF00;
defparam \registers|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N15
cyclonev_lcell_comb \ALUbaseInput[27]~13 (
// Equation(s):
// \ALUbaseInput[27]~13_combout  = ( \registers|Mux36~10_combout  & ( \registers|Mux36~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux36~10_combout  & ( \registers|Mux36~6_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux36~10_combout  & ( !\registers|Mux36~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux36~10_combout  & ( 
// !\registers|Mux36~6_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & (!\controller|ALUsrc~0_combout  & \registers|Mux36~4_combout ))) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\ALUbaseInput[16]~3_combout ),
	.datac(!\controller|ALUsrc~0_combout ),
	.datad(!\registers|Mux36~4_combout ),
	.datae(!\registers|Mux36~10_combout ),
	.dataf(!\registers|Mux36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[27]~13 .extended_lut = "off";
defparam \ALUbaseInput[27]~13 .lut_mask = 64'h3373F3F3F3F3F3F3;
defparam \ALUbaseInput[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N48
cyclonev_lcell_comb \mainALU|Mux64~27 (
// Equation(s):
// \mainALU|Mux64~27_combout  = ( \registers|Mux28~8_combout  & ( \ALUbaseInput[27]~13_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[19]~12_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[3]~10_combout )) ) ) ) # ( 
// !\registers|Mux28~8_combout  & ( \ALUbaseInput[27]~13_combout  & ( (!\registers|Mux27~8_combout ) # (\ALUbaseInput[11]~11_combout ) ) ) ) # ( \registers|Mux28~8_combout  & ( !\ALUbaseInput[27]~13_combout  & ( (!\registers|Mux27~8_combout  & 
// ((\ALUbaseInput[19]~12_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[3]~10_combout )) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\ALUbaseInput[27]~13_combout  & ( (\ALUbaseInput[11]~11_combout  & \registers|Mux27~8_combout ) ) ) )

	.dataa(!\ALUbaseInput[11]~11_combout ),
	.datab(!\ALUbaseInput[3]~10_combout ),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\ALUbaseInput[19]~12_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\ALUbaseInput[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~27 .extended_lut = "off";
defparam \mainALU|Mux64~27 .lut_mask = 64'h050503F3F5F503F3;
defparam \mainALU|Mux64~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N45
cyclonev_lcell_comb \mainALU|Mux64~29 (
// Equation(s):
// \mainALU|Mux64~29_combout  = ( \mainALU|Mux64~27_combout  & ( (!\registers|Mux29~8_combout ) # (\mainALU|Mux64~28_combout ) ) ) # ( !\mainALU|Mux64~27_combout  & ( (\registers|Mux29~8_combout  & \mainALU|Mux64~28_combout ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainALU|Mux64~28_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux64~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~29 .extended_lut = "off";
defparam \mainALU|Mux64~29 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mainALU|Mux64~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N27
cyclonev_lcell_comb \registers|Mux41~9 (
// Equation(s):
// \registers|Mux41~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][22]~q  ) ) )

	.dataa(!\registers|registers[3][22]~q ),
	.datab(!\registers|registers[0][22]~q ),
	.datac(!\registers|registers[1][22]~q ),
	.datad(!\registers|registers[2][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~9 .extended_lut = "off";
defparam \registers|Mux41~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N39
cyclonev_lcell_comb \registers|Mux41~8 (
// Equation(s):
// \registers|Mux41~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][22]~q  ) ) )

	.dataa(!\registers|registers[4][22]~q ),
	.datab(!\registers|registers[7][22]~q ),
	.datac(!\registers|registers[5][22]~q ),
	.datad(!\registers|registers[6][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~8 .extended_lut = "off";
defparam \registers|Mux41~8 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N45
cyclonev_lcell_comb \registers|Mux41~7 (
// Equation(s):
// \registers|Mux41~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][22]~q  ) ) )

	.dataa(!\registers|registers[14][22]~q ),
	.datab(!\registers|registers[15][22]~q ),
	.datac(!\registers|registers[13][22]~q ),
	.datad(!\registers|registers[12][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~7 .extended_lut = "off";
defparam \registers|Mux41~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N36
cyclonev_lcell_comb \registers|Mux41~10 (
// Equation(s):
// \registers|Mux41~10_combout  = ( \registers|Mux41~8_combout  & ( \registers|Mux41~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux41~9_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux41~8_combout  & ( \registers|Mux41~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux41~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \registers|Mux41~8_combout  & ( !\registers|Mux41~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|Mux41~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux41~8_combout  & ( !\registers|Mux41~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux41~9_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|Mux41~9_combout ),
	.datae(!\registers|Mux41~8_combout ),
	.dataf(!\registers|Mux41~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~10 .extended_lut = "off";
defparam \registers|Mux41~10 .lut_mask = 64'h0080088802820A8A;
defparam \registers|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N39
cyclonev_lcell_comb \registers|Mux41~0 (
// Equation(s):
// \registers|Mux41~0_combout  = ( \registers|registers[20][22]~q  & ( \registers|registers[28][22]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[16][22]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[24][22]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\registers|registers[20][22]~q  & ( \registers|registers[28][22]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[16][22]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|registers[24][22]~q ))))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|registers[20][22]~q  & ( !\registers|registers[28][22]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[16][22]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|registers[24][22]~q ))))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (((!\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\registers|registers[20][22]~q  & ( !\registers|registers[28][22]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[16][22]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|registers[24][22]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|registers[16][22]~q ),
	.datac(!\registers|registers[24][22]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|registers[20][22]~q ),
	.dataf(!\registers|registers[28][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~0 .extended_lut = "off";
defparam \registers|Mux41~0 .lut_mask = 64'h220A770A225F775F;
defparam \registers|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N39
cyclonev_lcell_comb \registers|Mux41~3 (
// Equation(s):
// \registers|Mux41~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][22]~q  ) ) )

	.dataa(!\registers|registers[19][22]~q ),
	.datab(!\registers|registers[27][22]~q ),
	.datac(!\registers|registers[31][22]~q ),
	.datad(!\registers|registers[23][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~3 .extended_lut = "off";
defparam \registers|Mux41~3 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N45
cyclonev_lcell_comb \registers|Mux41~1 (
// Equation(s):
// \registers|Mux41~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][22]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][22]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][22]~q  ) ) )

	.dataa(!\registers|registers[17][22]~q ),
	.datab(!\registers|registers[29][22]~q ),
	.datac(!\registers|registers[21][22]~q ),
	.datad(!\registers|registers[25][22]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~1 .extended_lut = "off";
defparam \registers|Mux41~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N6
cyclonev_lcell_comb \registers|Mux41~2 (
// Equation(s):
// \registers|Mux41~2_combout  = ( \registers|registers[22][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[26][22]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][22]~q )) ) ) ) # ( !\registers|registers[22][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[26][22]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][22]~q )) ) ) ) # ( \registers|registers[22][22]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[18][22]~q ) ) ) ) # ( !\registers|registers[22][22]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[18][22]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[30][22]~q ),
	.datab(!\registers|registers[18][22]~q ),
	.datac(!\registers|registers[26][22]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[22][22]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~2 .extended_lut = "off";
defparam \registers|Mux41~2 .lut_mask = 64'h330033FF0F550F55;
defparam \registers|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N18
cyclonev_lcell_comb \registers|Mux41~4 (
// Equation(s):
// \registers|Mux41~4_combout  = ( \registers|Mux41~1_combout  & ( \registers|Mux41~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux41~0_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux41~3_combout )))) ) ) ) # ( !\registers|Mux41~1_combout  & ( \registers|Mux41~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux41~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|Mux41~3_combout )))) ) ) ) # ( \registers|Mux41~1_combout  & ( !\registers|Mux41~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|Mux41~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [17]))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux41~3_combout 
// )))) ) ) ) # ( !\registers|Mux41~1_combout  & ( !\registers|Mux41~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux41~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [17]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|Mux41~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux41~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|Mux41~3_combout ),
	.datae(!\registers|Mux41~1_combout ),
	.dataf(!\registers|Mux41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~4 .extended_lut = "off";
defparam \registers|Mux41~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \registers|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N30
cyclonev_lcell_comb \ALUbaseInput[22]~31 (
// Equation(s):
// \ALUbaseInput[22]~31_combout  = ( \registers|Mux41~6_combout  & ( \registers|Mux41~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux41~6_combout  & ( \registers|Mux41~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux41~10_combout )))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux41~6_combout  & ( !\registers|Mux41~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux41~6_combout  & ( !\registers|Mux41~4_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux41~10_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\ALUbaseInput[16]~3_combout ),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux41~10_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux41~6_combout ),
	.dataf(!\registers|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[22]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[22]~31 .extended_lut = "off";
defparam \ALUbaseInput[22]~31 .lut_mask = 64'h5D5DDDDD5DDDDDDD;
defparam \ALUbaseInput[22]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N15
cyclonev_lcell_comb \mainALU|Mux127~69 (
// Equation(s):
// \mainALU|Mux127~69_combout  = ( \ALUbaseInput[22]~31_combout  & ( (!\registers|Mux27~8_combout ) # (\ALUbaseInput[6]~29_combout ) ) ) # ( !\ALUbaseInput[22]~31_combout  & ( (\registers|Mux27~8_combout  & \ALUbaseInput[6]~29_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\ALUbaseInput[6]~29_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[22]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~69 .extended_lut = "off";
defparam \mainALU|Mux127~69 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mainALU|Mux127~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N21
cyclonev_lcell_comb \registers|Mux37~7 (
// Equation(s):
// \registers|Mux37~7_combout  = ( \registers|registers[14][26]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[13][26]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[15][26]~q ))) ) ) ) # ( !\registers|registers[14][26]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[13][26]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[15][26]~q ))) ) ) ) # ( \registers|registers[14][26]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[12][26]~q ) ) ) ) # ( !\registers|registers[14][26]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[12][26]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[13][26]~q ),
	.datab(!\registers|registers[12][26]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[15][26]~q ),
	.datae(!\registers|registers[14][26]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~7 .extended_lut = "off";
defparam \registers|Mux37~7 .lut_mask = 64'h30303F3F505F505F;
defparam \registers|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \registers|Mux37~9 (
// Equation(s):
// \registers|Mux37~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][26]~q  ) ) )

	.dataa(!\registers|registers[3][26]~q ),
	.datab(!\registers|registers[1][26]~q ),
	.datac(!\registers|registers[2][26]~q ),
	.datad(!\registers|registers[0][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~9 .extended_lut = "off";
defparam \registers|Mux37~9 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N57
cyclonev_lcell_comb \registers|Mux37~8 (
// Equation(s):
// \registers|Mux37~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][26]~q  ) ) )

	.dataa(!\registers|registers[4][26]~q ),
	.datab(!\registers|registers[5][26]~q ),
	.datac(!\registers|registers[7][26]~q ),
	.datad(!\registers|registers[6][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~8 .extended_lut = "off";
defparam \registers|Mux37~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \registers|Mux37~10 (
// Equation(s):
// \registers|Mux37~10_combout  = ( \registers|Mux37~9_combout  & ( \registers|Mux37~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// ((\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux37~7_combout )))) ) ) ) # ( !\registers|Mux37~9_combout  & ( \registers|Mux37~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux37~7_combout )))) ) ) ) # ( \registers|Mux37~9_combout  & ( !\registers|Mux37~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19])) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux37~7_combout )))) ) ) ) # ( !\registers|Mux37~9_combout  & ( !\registers|Mux37~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux37~7_combout  & !\instructions|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\registers|Mux37~7_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux37~9_combout ),
	.dataf(!\registers|Mux37~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~10 .extended_lut = "off";
defparam \registers|Mux37~10 .lut_mask = 64'h010089004500CD00;
defparam \registers|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N39
cyclonev_lcell_comb \registers|Mux37~0 (
// Equation(s):
// \registers|Mux37~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][26]~q  ) ) )

	.dataa(!\registers|registers[24][26]~q ),
	.datab(!\registers|registers[20][26]~q ),
	.datac(!\registers|registers[28][26]~q ),
	.datad(!\registers|registers[16][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~0 .extended_lut = "off";
defparam \registers|Mux37~0 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \registers|Mux37~3 (
// Equation(s):
// \registers|Mux37~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][26]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[23][26]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[31][26]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][26]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[27][26]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[19][26]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[23][26]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[31][26]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[19][26]~q  & ( (\registers|registers[27][26]~q  & \instructions|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\registers|registers[27][26]~q ),
	.datab(!\registers|registers[31][26]~q ),
	.datac(!\registers|registers[23][26]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[19][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~3 .extended_lut = "off";
defparam \registers|Mux37~3 .lut_mask = 64'h00550F33FF550F33;
defparam \registers|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \registers|Mux37~1 (
// Equation(s):
// \registers|Mux37~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][26]~q  ) ) )

	.dataa(!\registers|registers[21][26]~q ),
	.datab(!\registers|registers[17][26]~q ),
	.datac(!\registers|registers[25][26]~q ),
	.datad(!\registers|registers[29][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~1 .extended_lut = "off";
defparam \registers|Mux37~1 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N3
cyclonev_lcell_comb \registers|Mux37~2 (
// Equation(s):
// \registers|Mux37~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][26]~q  ) ) )

	.dataa(!\registers|registers[22][26]~q ),
	.datab(!\registers|registers[30][26]~q ),
	.datac(!\registers|registers[26][26]~q ),
	.datad(!\registers|registers[18][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~2 .extended_lut = "off";
defparam \registers|Mux37~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \registers|Mux37~4 (
// Equation(s):
// \registers|Mux37~4_combout  = ( \registers|Mux37~1_combout  & ( \registers|Mux37~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux37~0_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux37~3_combout )))) ) ) ) # ( !\registers|Mux37~1_combout  & ( \registers|Mux37~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux37~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux37~3_combout  
// & \instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \registers|Mux37~1_combout  & ( !\registers|Mux37~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux37~0_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17])))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux37~3_combout )))) ) ) ) # ( 
// !\registers|Mux37~1_combout  & ( !\registers|Mux37~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux37~0_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [17])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux37~3_combout  & \instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux37~0_combout ),
	.datac(!\registers|Mux37~3_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|Mux37~1_combout ),
	.dataf(!\registers|Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~4 .extended_lut = "off";
defparam \registers|Mux37~4 .lut_mask = 64'h2205770522AF77AF;
defparam \registers|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N27
cyclonev_lcell_comb \ALUbaseInput[26]~28 (
// Equation(s):
// \ALUbaseInput[26]~28_combout  = ( \registers|Mux37~10_combout  & ( \registers|Mux37~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux37~10_combout  & ( \registers|Mux37~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\registers|Mux37~6_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux37~10_combout  & ( !\registers|Mux37~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux37~10_combout  & ( !\registers|Mux37~4_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux37~6_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\ALUbaseInput[16]~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\controller|ALUsrc~0_combout ),
	.datad(!\registers|Mux37~6_combout ),
	.datae(!\registers|Mux37~10_combout ),
	.dataf(!\registers|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[26]~28 .extended_lut = "off";
defparam \ALUbaseInput[26]~28 .lut_mask = 64'h55F5F5F575F5F5F5;
defparam \ALUbaseInput[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N24
cyclonev_lcell_comb \mainALU|Mux64~25 (
// Equation(s):
// \mainALU|Mux64~25_combout  = ( \ALUbaseInput[26]~28_combout  & ( \ALUbaseInput[10]~34_combout  & ( (!\registers|Mux28~8_combout ) # ((!\registers|Mux27~8_combout  & ((\ALUbaseInput[18]~27_combout ))) # (\registers|Mux27~8_combout  & 
// (\ALUbaseInput[2]~25_combout ))) ) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( \ALUbaseInput[10]~34_combout  & ( (!\registers|Mux27~8_combout  & (\registers|Mux28~8_combout  & ((\ALUbaseInput[18]~27_combout )))) # (\registers|Mux27~8_combout  & 
// ((!\registers|Mux28~8_combout ) # ((\ALUbaseInput[2]~25_combout )))) ) ) ) # ( \ALUbaseInput[26]~28_combout  & ( !\ALUbaseInput[10]~34_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout ) # ((\ALUbaseInput[18]~27_combout )))) # 
// (\registers|Mux27~8_combout  & (\registers|Mux28~8_combout  & (\ALUbaseInput[2]~25_combout ))) ) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( !\ALUbaseInput[10]~34_combout  & ( (\registers|Mux28~8_combout  & ((!\registers|Mux27~8_combout  & 
// ((\ALUbaseInput[18]~27_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[2]~25_combout )))) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\ALUbaseInput[18]~27_combout ),
	.datae(!\ALUbaseInput[26]~28_combout ),
	.dataf(!\ALUbaseInput[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~25 .extended_lut = "off";
defparam \mainALU|Mux64~25 .lut_mask = 64'h012389AB4567CDEF;
defparam \mainALU|Mux64~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N27
cyclonev_lcell_comb \registers|Mux49~5 (
// Equation(s):
// \registers|Mux49~5_combout  = ( \registers|registers[10][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[11][14]~q ) ) ) ) # ( 
// !\registers|registers[10][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[11][14]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[10][14]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[8][14]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[9][14]~q )) ) ) ) # ( !\registers|registers[10][14]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[8][14]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[9][14]~q )) ) ) )

	.dataa(!\registers|registers[9][14]~q ),
	.datab(!\registers|registers[8][14]~q ),
	.datac(!\registers|registers[11][14]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[10][14]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~5 .extended_lut = "off";
defparam \registers|Mux49~5 .lut_mask = 64'h33553355000FFF0F;
defparam \registers|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N18
cyclonev_lcell_comb \registers|Mux49~6 (
// Equation(s):
// \registers|Mux49~6_combout  = ( \registers|Mux49~5_combout  & ( \registers|Mux42~0_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux49~5_combout ),
	.dataf(!\registers|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~6 .extended_lut = "off";
defparam \registers|Mux49~6 .lut_mask = 64'h000000000000FF00;
defparam \registers|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N15
cyclonev_lcell_comb \registers|Mux49~2 (
// Equation(s):
// \registers|Mux49~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[30][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[26][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[22][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[18][14]~q  ) ) )

	.dataa(!\registers|registers[26][14]~q ),
	.datab(!\registers|registers[22][14]~q ),
	.datac(!\registers|registers[30][14]~q ),
	.datad(!\registers|registers[18][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~2 .extended_lut = "off";
defparam \registers|Mux49~2 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N15
cyclonev_lcell_comb \registers|Mux49~0 (
// Equation(s):
// \registers|Mux49~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[24][14]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[20][14]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[28][14]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[24][14]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[16][14]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[24][14]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[20][14]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[28][14]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[24][14]~q  & ( (\registers|registers[16][14]~q  & !\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\registers|registers[16][14]~q ),
	.datab(!\registers|registers[20][14]~q ),
	.datac(!\registers|registers[28][14]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[24][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~0 .extended_lut = "off";
defparam \registers|Mux49~0 .lut_mask = 64'h5500330F55FF330F;
defparam \registers|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y18_N54
cyclonev_lcell_comb \registers|Mux49~3 (
// Equation(s):
// \registers|Mux49~3_combout  = ( \registers|registers[31][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (\registers|registers[23][14]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\registers|registers[31][14]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|registers[23][14]~q ) ) ) ) # ( \registers|registers[31][14]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[19][14]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|registers[27][14]~q ))) ) ) ) # ( !\registers|registers[31][14]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[19][14]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[27][14]~q ))) ) ) )

	.dataa(!\registers|registers[19][14]~q ),
	.datab(!\registers|registers[27][14]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|registers[23][14]~q ),
	.datae(!\registers|registers[31][14]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~3 .extended_lut = "off";
defparam \registers|Mux49~3 .lut_mask = 64'h5353535300F00FFF;
defparam \registers|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N15
cyclonev_lcell_comb \registers|Mux49~1 (
// Equation(s):
// \registers|Mux49~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][14]~q  ) ) )

	.dataa(!\registers|registers[21][14]~q ),
	.datab(!\registers|registers[25][14]~q ),
	.datac(!\registers|registers[17][14]~q ),
	.datad(!\registers|registers[29][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~1 .extended_lut = "off";
defparam \registers|Mux49~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N3
cyclonev_lcell_comb \registers|Mux49~4 (
// Equation(s):
// \registers|Mux49~4_combout  = ( \registers|Mux49~3_combout  & ( \registers|Mux49~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux49~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] 
// & (\registers|Mux49~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux49~3_combout  & ( \registers|Mux49~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\registers|Mux49~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux49~2_combout  & (!\instructions|altsyncram_component|auto_generated|q_a 
// [16]))) ) ) ) # ( \registers|Mux49~3_combout  & ( !\registers|Mux49~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|Mux49~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux49~2_combout ))) ) ) ) # ( !\registers|Mux49~3_combout  & ( !\registers|Mux49~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux49~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux49~2_combout 
// )))) ) ) )

	.dataa(!\registers|Mux49~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|Mux49~0_combout ),
	.datae(!\registers|Mux49~3_combout ),
	.dataf(!\registers|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~4 .extended_lut = "off";
defparam \registers|Mux49~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \registers|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N12
cyclonev_lcell_comb \ALUbaseInput[14]~30 (
// Equation(s):
// \ALUbaseInput[14]~30_combout  = ( \registers|Mux49~10_combout  & ( \registers|Mux49~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\registers|Mux49~10_combout  & ( 
// \registers|Mux49~4_combout  & ( (!\controller|ALUsrc~0_combout  & (((\registers|Mux49~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a 
// [14])))) ) ) ) # ( \registers|Mux49~10_combout  & ( !\registers|Mux49~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\registers|Mux49~10_combout  & ( !\registers|Mux49~4_combout  & 
// ( (!\controller|ALUsrc~0_combout  & ((\registers|Mux49~6_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [14])) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\registers|Mux49~6_combout ),
	.datae(!\registers|Mux49~10_combout ),
	.dataf(!\registers|Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[14]~30 .extended_lut = "off";
defparam \ALUbaseInput[14]~30 .lut_mask = 64'h05AFAFAF27AFAFAF;
defparam \ALUbaseInput[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \mainALU|Mux127~41 (
// Equation(s):
// \mainALU|Mux127~41_combout  = ( \ALUbaseInput[14]~30_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[14]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~41 .extended_lut = "off";
defparam \mainALU|Mux127~41 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux127~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N42
cyclonev_lcell_comb \mainALU|Mux64~26 (
// Equation(s):
// \mainALU|Mux64~26_combout  = ( \mainALU|Mux127~41_combout  & ( (!\registers|Mux29~8_combout  & (((\mainALU|Mux64~25_combout )))) # (\registers|Mux29~8_combout  & (((\registers|Mux28~8_combout )) # (\mainALU|Mux127~69_combout ))) ) ) # ( 
// !\mainALU|Mux127~41_combout  & ( (!\registers|Mux29~8_combout  & (((\mainALU|Mux64~25_combout )))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~69_combout  & ((!\registers|Mux28~8_combout )))) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~69_combout ),
	.datac(!\mainALU|Mux64~25_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~26 .extended_lut = "off";
defparam \mainALU|Mux64~26 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \mainALU|Mux64~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N30
cyclonev_lcell_comb \mainALU|Mux66~0 (
// Equation(s):
// \mainALU|Mux66~0_combout  = ( \mainALU|Mux64~29_combout  & ( \mainALU|Mux64~26_combout  & ( ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~33_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~31_combout )))) # (\registers|Mux30~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~29_combout  & ( \mainALU|Mux64~26_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~33_combout  & ((!\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout ) # 
// (\mainALU|Mux64~31_combout )))) ) ) ) # ( \mainALU|Mux64~29_combout  & ( !\mainALU|Mux64~26_combout  & ( (!\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux64~33_combout ))) # (\registers|Mux31~8_combout  & 
// (((\mainALU|Mux64~31_combout  & !\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux64~29_combout  & ( !\mainALU|Mux64~26_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~33_combout )) # 
// (\registers|Mux31~8_combout  & ((\mainALU|Mux64~31_combout ))))) ) ) )

	.dataa(!\mainALU|Mux64~33_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux64~31_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~29_combout ),
	.dataf(!\mainALU|Mux64~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux66~0 .extended_lut = "off";
defparam \mainALU|Mux66~0 .lut_mask = 64'h470047CC473347FF;
defparam \mainALU|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N15
cyclonev_lcell_comb \mainALU|Mux31~0 (
// Equation(s):
// \mainALU|Mux31~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [9] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & !\instructions|altsyncram_component|auto_generated|q_a [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux31~0 .extended_lut = "off";
defparam \mainALU|Mux31~0 .lut_mask = 64'hF000F00000000000;
defparam \mainALU|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \mainALU|Mux63~74 (
// Equation(s):
// \mainALU|Mux63~74_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( (\mainALU|Mux31~0_combout  & \ALUbaseInput[31]~17_combout ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( (\mainALU|Mux31~0_combout  & 
// \ALUbaseInput[29]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux31~0_combout ),
	.datac(!\ALUbaseInput[29]~9_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~74 .extended_lut = "off";
defparam \mainALU|Mux63~74 .lut_mask = 64'h0303030300330033;
defparam \mainALU|Mux63~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \mainALU|Mux31~2 (
// Equation(s):
// \mainALU|Mux31~2_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( !\instructions|altsyncram_component|auto_generated|q_a [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux31~2 .extended_lut = "off";
defparam \mainALU|Mux31~2 .lut_mask = 64'hFFFF000000000000;
defparam \mainALU|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N27
cyclonev_lcell_comb \ALUbaseInput[30]~32 (
// Equation(s):
// \ALUbaseInput[30]~32_combout  = ( \registers|Mux33~10_combout  & ( \registers|Mux33~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux33~10_combout  & ( \registers|Mux33~6_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux33~10_combout  & ( !\registers|Mux33~6_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux33~10_combout  & ( 
// !\registers|Mux33~6_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & (!\controller|ALUsrc~0_combout  & \registers|Mux33~4_combout ))) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux33~4_combout ),
	.datad(!\ALUbaseInput[16]~3_combout ),
	.datae(!\registers|Mux33~10_combout ),
	.dataf(!\registers|Mux33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[30]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[30]~32 .extended_lut = "off";
defparam \ALUbaseInput[30]~32 .lut_mask = 64'h04FFCCFFCCFFCCFF;
defparam \ALUbaseInput[30]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N39
cyclonev_lcell_comb \mainALU|Mux63~69 (
// Equation(s):
// \mainALU|Mux63~69_combout  = ( \ALUbaseInput[30]~32_combout  & ( \mainALU|Mux31~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainALU|Mux31~2_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~69 .extended_lut = "off";
defparam \mainALU|Mux63~69 .lut_mask = 64'h0000000000FF00FF;
defparam \mainALU|Mux63~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N21
cyclonev_lcell_comb \mainALU|Mux130~1 (
// Equation(s):
// \mainALU|Mux130~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux63~69_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux63~74_combout ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux63~69_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux63~74_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( !\mainALU|Mux63~69_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux63~74_combout ) 
// ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( !\mainALU|Mux63~69_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux63~74_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(!\mainALU|Mux63~74_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\mainALU|Mux63~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux130~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux130~1 .extended_lut = "off";
defparam \mainALU|Mux130~1 .lut_mask = 64'h00AA00AA44EE00AA;
defparam \mainALU|Mux130~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \mainALU|Mux130~10 (
// Equation(s):
// \mainALU|Mux130~10_combout  = ( !\registers|Mux30~8_combout  & ( (!\registers|Mux27~8_combout  & (!\registers|Mux28~8_combout  & ((!\registers|Mux31~8_combout  & (\ALUbaseInput[29]~9_combout )) # (\registers|Mux31~8_combout  & 
// ((\ALUbaseInput[30]~32_combout )))))) ) ) # ( \registers|Mux30~8_combout  & ( (!\registers|Mux27~8_combout  & (!\registers|Mux31~8_combout  & (\ALUbaseInput[31]~17_combout  & ((!\registers|Mux28~8_combout ))))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\ALUbaseInput[31]~17_combout ),
	.datad(!\ALUbaseInput[30]~32_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(!\ALUbaseInput[29]~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux130~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux130~10 .extended_lut = "on";
defparam \mainALU|Mux130~10 .lut_mask = 64'h082A080800000000;
defparam \mainALU|Mux130~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N54
cyclonev_lcell_comb \mainALU|Mux0~26 (
// Equation(s):
// \mainALU|Mux0~26_combout  = ( \ALUbaseInput[11]~11_combout  & ( \ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[27]~13_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [10]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[3]~10_combout )))) ) ) ) # ( !\ALUbaseInput[11]~11_combout  & ( \ALUbaseInput[19]~12_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[27]~13_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[3]~10_combout )))) ) ) ) # ( \ALUbaseInput[11]~11_combout  & ( !\ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (((\ALUbaseInput[27]~13_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[3]~10_combout 
// ))) ) ) ) # ( !\ALUbaseInput[11]~11_combout  & ( !\ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[27]~13_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[3]~10_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[3]~10_combout ),
	.datad(!\ALUbaseInput[27]~13_combout ),
	.datae(!\ALUbaseInput[11]~11_combout ),
	.dataf(!\ALUbaseInput[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~26 .extended_lut = "off";
defparam \mainALU|Mux0~26 .lut_mask = 64'h018923AB45CD67EF;
defparam \mainALU|Mux0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N33
cyclonev_lcell_comb \mainALU|Mux0~27 (
// Equation(s):
// \mainALU|Mux0~27_combout  = ( \ALUbaseInput[15]~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[23]~16_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[7]~14_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((!\instructions|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( 
// !\ALUbaseInput[15]~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[23]~16_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] 
// & ((\ALUbaseInput[7]~14_combout ))))) ) )

	.dataa(!\ALUbaseInput[23]~16_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALUbaseInput[7]~14_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~27 .extended_lut = "off";
defparam \mainALU|Mux0~27 .lut_mask = 64'h404C404C707C707C;
defparam \mainALU|Mux0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N27
cyclonev_lcell_comb \mainALU|Mux0~28 (
// Equation(s):
// \mainALU|Mux0~28_combout  = ( \mainALU|Mux0~27_combout  & ( (\mainALU|Mux0~26_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) # ( !\mainALU|Mux0~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// \mainALU|Mux0~26_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(!\mainALU|Mux0~26_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~28 .extended_lut = "off";
defparam \mainALU|Mux0~28 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mainALU|Mux0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N0
cyclonev_lcell_comb \mainALU|Mux0~31 (
// Equation(s):
// \mainALU|Mux0~31_combout  = ( \ALUbaseInput[29]~9_combout  & ( \ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[13]~7_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[21]~8_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( \ALUbaseInput[5]~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[13]~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[21]~8_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( \ALUbaseInput[29]~9_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[13]~7_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[21]~8_combout 
// )))) ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[13]~7_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[21]~8_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[13]~7_combout ),
	.datad(!\ALUbaseInput[21]~8_combout ),
	.datae(!\ALUbaseInput[29]~9_combout ),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~31 .extended_lut = "off";
defparam \mainALU|Mux0~31 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N18
cyclonev_lcell_comb \ALUbaseInput[9]~35 (
// Equation(s):
// \ALUbaseInput[9]~35_combout  = ( \registers|Mux54~9_combout  & ( \registers|Mux54~4_combout  & ( !\controller|ALUsrc~0_combout  ) ) ) # ( !\registers|Mux54~9_combout  & ( \registers|Mux54~4_combout  & ( (!\controller|ALUsrc~0_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux54~5_combout ))) ) ) ) # ( \registers|Mux54~9_combout  & ( !\registers|Mux54~4_combout  & ( !\controller|ALUsrc~0_combout  ) ) ) # ( !\registers|Mux54~9_combout  & ( 
// !\registers|Mux54~4_combout  & ( (\registers|Mux54~5_combout  & !\controller|ALUsrc~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux54~5_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\controller|ALUsrc~0_combout ),
	.datae(!\registers|Mux54~9_combout ),
	.dataf(!\registers|Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[9]~35 .extended_lut = "off";
defparam \ALUbaseInput[9]~35 .lut_mask = 64'h3300FF003F00FF00;
defparam \ALUbaseInput[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N48
cyclonev_lcell_comb \mainALU|Mux0~22 (
// Equation(s):
// \mainALU|Mux0~22_combout  = ( \ALUbaseInput[1]~1_combout  & ( \ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[9]~35_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[17]~4_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( \ALUbaseInput[25]~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[9]~35_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[17]~4_combout )))) ) ) ) # ( \ALUbaseInput[1]~1_combout  & ( !\ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[9]~35_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[17]~4_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [10]))) ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( !\ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[9]~35_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[17]~4_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[9]~35_combout ),
	.datad(!\ALUbaseInput[17]~4_combout ),
	.datae(!\ALUbaseInput[1]~1_combout ),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~22 .extended_lut = "off";
defparam \mainALU|Mux0~22 .lut_mask = 64'h024613578ACE9BDF;
defparam \mainALU|Mux0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N24
cyclonev_lcell_comb \mainALU|Mux0~32 (
// Equation(s):
// \mainALU|Mux0~32_combout  = ( \mainALU|Mux0~22_combout  & ( (\mainALU|Mux0~31_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) # ( !\mainALU|Mux0~22_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// \mainALU|Mux0~31_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(!\mainALU|Mux0~31_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~32 .extended_lut = "off";
defparam \mainALU|Mux0~32 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mainALU|Mux0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N18
cyclonev_lcell_comb \mainALU|Mux63~67 (
// Equation(s):
// \mainALU|Mux63~67_combout  = ( \ALUbaseInput[22]~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10]) # (\ALUbaseInput[6]~29_combout ) ) ) # ( !\ALUbaseInput[22]~31_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[6]~29_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALUbaseInput[6]~29_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[22]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~67 .extended_lut = "off";
defparam \mainALU|Mux63~67 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mainALU|Mux63~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N42
cyclonev_lcell_comb \ALUbaseInput[10]~36 (
// Equation(s):
// \ALUbaseInput[10]~36_combout  = ( \registers|Mux53~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\controller|ALUsrc~0_combout  & (!\registers|Mux53~5_combout  & !\registers|Mux53~9_combout ))) ) ) # ( 
// !\registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & (!\registers|Mux53~5_combout  & !\registers|Mux53~9_combout )) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux53~5_combout ),
	.datad(!\registers|Mux53~9_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[10]~36 .extended_lut = "off";
defparam \ALUbaseInput[10]~36 .lut_mask = 64'hC000C00080008000;
defparam \ALUbaseInput[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N12
cyclonev_lcell_comb \mainALU|Mux0~24 (
// Equation(s):
// \mainALU|Mux0~24_combout  = ( \ALUbaseInput[2]~25_combout  & ( \ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((!\instructions|altsyncram_component|auto_generated|q_a [10]) # (!\ALUbaseInput[10]~36_combout 
// )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\instructions|altsyncram_component|auto_generated|q_a [10])) # (\ALUbaseInput[18]~27_combout ))) ) ) ) # ( !\ALUbaseInput[2]~25_combout  & ( \ALUbaseInput[26]~28_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((!\instructions|altsyncram_component|auto_generated|q_a [10]) # (!\ALUbaseInput[10]~36_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\ALUbaseInput[18]~27_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( \ALUbaseInput[2]~25_combout  & ( !\ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [10] & !\ALUbaseInput[10]~36_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\instructions|altsyncram_component|auto_generated|q_a [10])) # 
// (\ALUbaseInput[18]~27_combout ))) ) ) ) # ( !\ALUbaseInput[2]~25_combout  & ( !\ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\instructions|altsyncram_component|auto_generated|q_a [10] & 
// !\ALUbaseInput[10]~36_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ALUbaseInput[18]~27_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALUbaseInput[10]~36_combout ),
	.datae(!\ALUbaseInput[2]~25_combout ),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~24 .extended_lut = "off";
defparam \mainALU|Mux0~24 .lut_mask = 64'h1A101F15BAB0BFB5;
defparam \mainALU|Mux0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \mainALU|Mux63~43 (
// Equation(s):
// \mainALU|Mux63~43_combout  = ( \ALUbaseInput[14]~30_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[14]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~43 .extended_lut = "off";
defparam \mainALU|Mux63~43 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|Mux63~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N21
cyclonev_lcell_comb \mainALU|Mux0~25 (
// Equation(s):
// \mainALU|Mux0~25_combout  = ( \mainALU|Mux63~43_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux0~24_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [9])) # (\mainALU|Mux63~67_combout ))) ) ) # ( !\mainALU|Mux63~43_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux0~24_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~67_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\mainALU|Mux63~67_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux0~24_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\mainALU|Mux63~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~25 .extended_lut = "off";
defparam \mainALU|Mux0~25 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \mainALU|Mux0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N30
cyclonev_lcell_comb \mainALU|Mux0~29 (
// Equation(s):
// \mainALU|Mux0~29_combout  = ( \ALUbaseInput[20]~23_combout  & ( \ALUbaseInput[12]~22_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[28]~24_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [10]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((\ALUbaseInput[4]~21_combout )))) ) ) ) # ( !\ALUbaseInput[20]~23_combout  & ( \ALUbaseInput[12]~22_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[28]~24_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[4]~21_combout ))) ) ) ) # ( \ALUbaseInput[20]~23_combout  & ( !\ALUbaseInput[12]~22_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[28]~24_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10]) # 
// ((\ALUbaseInput[4]~21_combout )))) ) ) ) # ( !\ALUbaseInput[20]~23_combout  & ( !\ALUbaseInput[12]~22_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((\ALUbaseInput[28]~24_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[4]~21_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[4]~21_combout ),
	.datad(!\ALUbaseInput[28]~24_combout ),
	.datae(!\ALUbaseInput[20]~23_combout ),
	.dataf(!\ALUbaseInput[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~29 .extended_lut = "off";
defparam \mainALU|Mux0~29 .lut_mask = 64'h018945CD23AB67EF;
defparam \mainALU|Mux0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \mainALU|Mux0~20 (
// Equation(s):
// \mainALU|Mux0~20_combout  = ( \ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\ALUbaseInput[24]~20_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [9])))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\instructions|altsyncram_component|auto_generated|q_a [9])) # (\ALUbaseInput[0]~0_combout ))) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[8]~18_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[24]~20_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [9])) # (\ALUbaseInput[0]~0_combout ))) ) ) ) # ( \ALUbaseInput[16]~19_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (((\ALUbaseInput[24]~20_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9])))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[0]~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [9]))) 
// ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[24]~20_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[0]~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALUbaseInput[0]~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALUbaseInput[24]~20_combout ),
	.datae(!\ALUbaseInput[16]~19_combout ),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~20 .extended_lut = "off";
defparam \mainALU|Mux0~20 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \mainALU|Mux0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N45
cyclonev_lcell_comb \mainALU|Mux0~30 (
// Equation(s):
// \mainALU|Mux0~30_combout  = ( \mainALU|Mux0~20_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux0~29_combout ) ) ) # ( !\mainALU|Mux0~20_combout  & ( (\mainALU|Mux0~29_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainALU|Mux0~29_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\mainALU|Mux0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~30 .extended_lut = "off";
defparam \mainALU|Mux0~30 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mainALU|Mux0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N48
cyclonev_lcell_comb \mainALU|Mux2~0 (
// Equation(s):
// \mainALU|Mux2~0_combout  = ( \mainALU|Mux0~25_combout  & ( \mainALU|Mux0~30_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~32_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux0~28_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( \mainALU|Mux0~30_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~32_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [6]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~28_combout ))) ) ) ) # ( \mainALU|Mux0~25_combout  
// & ( !\mainALU|Mux0~30_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~32_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\mainALU|Mux0~28_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( !\mainALU|Mux0~30_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~32_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~28_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~28_combout ),
	.datad(!\mainALU|Mux0~32_combout ),
	.datae(!\mainALU|Mux0~25_combout ),
	.dataf(!\mainALU|Mux0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux2~0 .extended_lut = "off";
defparam \mainALU|Mux2~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \mainALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N54
cyclonev_lcell_comb \mainALU|Mux130~6 (
// Equation(s):
// \mainALU|Mux130~6_combout  = ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux2~0_combout )))) # (\controller|ALUControl[0]~1_combout  & ((((\mainALU|Mux130~1_combout ))))) ) ) # ( 
// \controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux66~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux29~8_combout  & (((\mainALU|Mux130~10_combout ))))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux66~0_combout ),
	.datad(!\mainALU|Mux130~1_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\mainALU|Mux130~10_combout ),
	.datag(!\mainALU|Mux2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux130~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux130~6 .extended_lut = "on";
defparam \mainALU|Mux130~6 .lut_mask = 64'h0A5F0A0A0A5F4E4E;
defparam \mainALU|Mux130~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N42
cyclonev_lcell_comb \mainALU|Mux130~0 (
// Equation(s):
// \mainALU|Mux130~0_combout  = ( \ALUbaseInput[29]~9_combout  & ( \controller|ALUControl[2]~7_combout  & ( (\controller|ALUControl[0]~1_combout  & (\ALUbaseInput[13]~7_combout  & \controller|ALUControl[3]~3_combout )) ) ) ) # ( !\ALUbaseInput[29]~9_combout  
// & ( \controller|ALUControl[2]~7_combout  & ( (\controller|ALUControl[3]~3_combout  & ((!\controller|ALUControl[0]~1_combout  & ((!\registers|Mux2~10_combout ))) # (\controller|ALUControl[0]~1_combout  & (\ALUbaseInput[13]~7_combout )))) ) ) ) # ( 
// \ALUbaseInput[29]~9_combout  & ( !\controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[3]~3_combout  & ((\registers|Mux2~10_combout ) # (\controller|ALUControl[0]~1_combout ))) ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( 
// !\controller|ALUControl[2]~7_combout  & ( (\controller|ALUControl[0]~1_combout  & (\registers|Mux2~10_combout  & !\controller|ALUControl[3]~3_combout )) ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\ALUbaseInput[13]~7_combout ),
	.datac(!\registers|Mux2~10_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(!\ALUbaseInput[29]~9_combout ),
	.dataf(!\controller|ALUControl[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux130~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux130~0 .extended_lut = "off";
defparam \mainALU|Mux130~0 .lut_mask = 64'h05005F0000B10011;
defparam \mainALU|Mux130~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N45
cyclonev_lcell_comb \mainALU|Add0~57 (
// Equation(s):
// \mainALU|Add0~57_sumout  = SUM(( \registers|Mux17~8_combout  ) + ( !\ALUbaseInput[14]~30_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~54  ))
// \mainALU|Add0~58  = CARRY(( \registers|Mux17~8_combout  ) + ( !\ALUbaseInput[14]~30_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~54  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[14]~30_combout ),
	.datad(!\registers|Mux17~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~57_sumout ),
	.cout(\mainALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~57 .extended_lut = "off";
defparam \mainALU|Add0~57 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \mainALU|Add0~61 (
// Equation(s):
// \mainALU|Add0~61_sumout  = SUM(( \registers|Mux16~10_combout  ) + ( !\ALUbaseInput[15]~15_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~58  ))
// \mainALU|Add0~62  = CARRY(( \registers|Mux16~10_combout  ) + ( !\ALUbaseInput[15]~15_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~58  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux1~1_combout ),
	.datad(!\registers|Mux16~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[15]~15_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~61_sumout ),
	.cout(\mainALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~61 .extended_lut = "off";
defparam \mainALU|Add0~61 .lut_mask = 64'h0000B847000000FF;
defparam \mainALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N51
cyclonev_lcell_comb \mainALU|Add0~65 (
// Equation(s):
// \mainALU|Add0~65_sumout  = SUM(( \registers|Mux15~10_combout  ) + ( !\ALUbaseInput[16]~19_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~62  ))
// \mainALU|Add0~66  = CARRY(( \registers|Mux15~10_combout  ) + ( !\ALUbaseInput[16]~19_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~62  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux1~1_combout ),
	.datad(!\registers|Mux15~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[16]~19_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~65_sumout ),
	.cout(\mainALU|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~65 .extended_lut = "off";
defparam \mainALU|Add0~65 .lut_mask = 64'h0000B847000000FF;
defparam \mainALU|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N54
cyclonev_lcell_comb \mainALU|Add0~69 (
// Equation(s):
// \mainALU|Add0~69_sumout  = SUM(( !\ALUbaseInput[17]~4_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \registers|Mux14~10_combout  ) + ( 
// \mainALU|Add0~66  ))
// \mainALU|Add0~70  = CARRY(( !\ALUbaseInput[17]~4_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \registers|Mux14~10_combout  ) + ( 
// \mainALU|Add0~66  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux1~1_combout ),
	.datad(!\ALUbaseInput[17]~4_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux14~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~69_sumout ),
	.cout(\mainALU|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~69 .extended_lut = "off";
defparam \mainALU|Add0~69 .lut_mask = 64'h0000FF00000047B8;
defparam \mainALU|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N57
cyclonev_lcell_comb \mainALU|Add0~73 (
// Equation(s):
// \mainALU|Add0~73_sumout  = SUM(( !\ALUbaseInput[18]~27_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \registers|Mux13~10_combout  ) + ( 
// \mainALU|Add0~70  ))
// \mainALU|Add0~74  = CARRY(( !\ALUbaseInput[18]~27_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \registers|Mux13~10_combout  ) + ( 
// \mainALU|Add0~70  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux1~1_combout ),
	.datad(!\ALUbaseInput[18]~27_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux13~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~73_sumout ),
	.cout(\mainALU|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~73 .extended_lut = "off";
defparam \mainALU|Add0~73 .lut_mask = 64'h0000FF00000047B8;
defparam \mainALU|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N0
cyclonev_lcell_comb \mainALU|Add0~77 (
// Equation(s):
// \mainALU|Add0~77_sumout  = SUM(( !\ALUbaseInput[19]~12_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux12~10_combout  ) + ( 
// \mainALU|Add0~74  ))
// \mainALU|Add0~78  = CARRY(( !\ALUbaseInput[19]~12_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux12~10_combout  ) + ( 
// \mainALU|Add0~74  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\ALUbaseInput[19]~12_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux12~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~77_sumout ),
	.cout(\mainALU|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~77 .extended_lut = "off";
defparam \mainALU|Add0~77 .lut_mask = 64'h0000FF0000001BE4;
defparam \mainALU|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N3
cyclonev_lcell_comb \mainALU|Add0~81 (
// Equation(s):
// \mainALU|Add0~81_sumout  = SUM(( \registers|Mux11~10_combout  ) + ( !\ALUbaseInput[20]~23_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( 
// \mainALU|Add0~78  ))
// \mainALU|Add0~82  = CARRY(( \registers|Mux11~10_combout  ) + ( !\ALUbaseInput[20]~23_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( 
// \mainALU|Add0~78  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\registers|Mux11~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[20]~23_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~81_sumout ),
	.cout(\mainALU|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~81 .extended_lut = "off";
defparam \mainALU|Add0~81 .lut_mask = 64'h0000E41B000000FF;
defparam \mainALU|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N6
cyclonev_lcell_comb \mainALU|Add0~85 (
// Equation(s):
// \mainALU|Add0~85_sumout  = SUM(( !\ALUbaseInput[21]~8_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux10~10_combout  ) + ( 
// \mainALU|Add0~82  ))
// \mainALU|Add0~86  = CARRY(( !\ALUbaseInput[21]~8_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux10~10_combout  ) + ( 
// \mainALU|Add0~82  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\ALUbaseInput[21]~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux10~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~85_sumout ),
	.cout(\mainALU|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~85 .extended_lut = "off";
defparam \mainALU|Add0~85 .lut_mask = 64'h0000FF0000001BE4;
defparam \mainALU|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N9
cyclonev_lcell_comb \mainALU|Add0~89 (
// Equation(s):
// \mainALU|Add0~89_sumout  = SUM(( \registers|Mux9~10_combout  ) + ( !\ALUbaseInput[22]~31_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( 
// \mainALU|Add0~86  ))
// \mainALU|Add0~90  = CARRY(( \registers|Mux9~10_combout  ) + ( !\ALUbaseInput[22]~31_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( 
// \mainALU|Add0~86  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\registers|Mux9~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[22]~31_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~89_sumout ),
	.cout(\mainALU|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~89 .extended_lut = "off";
defparam \mainALU|Add0~89 .lut_mask = 64'h0000E41B000000FF;
defparam \mainALU|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \mainALU|Add0~93 (
// Equation(s):
// \mainALU|Add0~93_sumout  = SUM(( \registers|Mux8~10_combout  ) + ( !\ALUbaseInput[23]~16_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( 
// \mainALU|Add0~90  ))
// \mainALU|Add0~94  = CARRY(( \registers|Mux8~10_combout  ) + ( !\ALUbaseInput[23]~16_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( 
// \mainALU|Add0~90  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\registers|Mux8~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[23]~16_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~93_sumout ),
	.cout(\mainALU|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~93 .extended_lut = "off";
defparam \mainALU|Add0~93 .lut_mask = 64'h0000E41B000000FF;
defparam \mainALU|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N15
cyclonev_lcell_comb \mainALU|Add0~97 (
// Equation(s):
// \mainALU|Add0~97_sumout  = SUM(( !\ALUbaseInput[24]~20_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux7~10_combout  ) + ( 
// \mainALU|Add0~94  ))
// \mainALU|Add0~98  = CARRY(( !\ALUbaseInput[24]~20_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux7~10_combout  ) + ( 
// \mainALU|Add0~94  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\ALUbaseInput[24]~20_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux7~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~97_sumout ),
	.cout(\mainALU|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~97 .extended_lut = "off";
defparam \mainALU|Add0~97 .lut_mask = 64'h0000FF0000001BE4;
defparam \mainALU|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N18
cyclonev_lcell_comb \mainALU|Add0~101 (
// Equation(s):
// \mainALU|Add0~101_sumout  = SUM(( \registers|Mux6~10_combout  ) + ( !\ALUbaseInput[25]~5_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~98  ))
// \mainALU|Add0~102  = CARRY(( \registers|Mux6~10_combout  ) + ( !\ALUbaseInput[25]~5_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~98  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\registers|Mux6~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~101_sumout ),
	.cout(\mainALU|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~101 .extended_lut = "off";
defparam \mainALU|Add0~101 .lut_mask = 64'h0000AC53000000FF;
defparam \mainALU|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N21
cyclonev_lcell_comb \mainALU|Add0~105 (
// Equation(s):
// \mainALU|Add0~105_sumout  = SUM(( \registers|Mux5~10_combout  ) + ( !\ALUbaseInput[26]~28_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~102  ))
// \mainALU|Add0~106  = CARRY(( \registers|Mux5~10_combout  ) + ( !\ALUbaseInput[26]~28_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~102  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\registers|Mux5~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~105_sumout ),
	.cout(\mainALU|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~105 .extended_lut = "off";
defparam \mainALU|Add0~105 .lut_mask = 64'h0000AC53000000FF;
defparam \mainALU|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N24
cyclonev_lcell_comb \mainALU|Add0~109 (
// Equation(s):
// \mainALU|Add0~109_sumout  = SUM(( \registers|Mux4~10_combout  ) + ( !\ALUbaseInput[27]~13_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~106  ))
// \mainALU|Add0~110  = CARRY(( \registers|Mux4~10_combout  ) + ( !\ALUbaseInput[27]~13_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~106  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\registers|Mux4~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[27]~13_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~109_sumout ),
	.cout(\mainALU|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~109 .extended_lut = "off";
defparam \mainALU|Add0~109 .lut_mask = 64'h0000AC53000000FF;
defparam \mainALU|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N27
cyclonev_lcell_comb \mainALU|Add0~113 (
// Equation(s):
// \mainALU|Add0~113_sumout  = SUM(( !\ALUbaseInput[28]~24_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \registers|Mux3~10_combout  ) + ( 
// \mainALU|Add0~110  ))
// \mainALU|Add0~114  = CARRY(( !\ALUbaseInput[28]~24_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \registers|Mux3~10_combout  ) + ( 
// \mainALU|Add0~110  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\ALUbaseInput[28]~24_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux3~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~113_sumout ),
	.cout(\mainALU|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~113 .extended_lut = "off";
defparam \mainALU|Add0~113 .lut_mask = 64'h0000FF00000053AC;
defparam \mainALU|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N30
cyclonev_lcell_comb \mainALU|Add0~117 (
// Equation(s):
// \mainALU|Add0~117_sumout  = SUM(( !\ALUbaseInput[29]~9_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux2~10_combout  ) + ( 
// \mainALU|Add0~114  ))
// \mainALU|Add0~118  = CARRY(( !\ALUbaseInput[29]~9_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux2~10_combout  ) + ( 
// \mainALU|Add0~114  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\ALUbaseInput[29]~9_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux2~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~117_sumout ),
	.cout(\mainALU|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~117 .extended_lut = "off";
defparam \mainALU|Add0~117 .lut_mask = 64'h0000FF0000001BE4;
defparam \mainALU|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N48
cyclonev_lcell_comb \mainALU|Mux130~2 (
// Equation(s):
// \mainALU|Mux130~2_combout  = ( !\controller|ALUControl[3]~3_combout  & ( ((!\controller|ALUControl[1]~6_combout  & (((\mainALU|Mux130~0_combout )))) # (\controller|ALUControl[1]~6_combout  & (!\controller|ALUControl[0]~1_combout  & 
// ((\mainALU|Add0~117_sumout ))))) ) ) # ( \controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[2]~7_combout  & (((!\controller|ALUControl[1]~6_combout  & (\mainALU|Mux130~0_combout ))) # (\mainALU|Mux130~6_combout ))) # 
// (\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[1]~6_combout  & (((\mainALU|Mux130~0_combout ))))) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\mainALU|Mux130~6_combout ),
	.datad(!\mainALU|Mux130~0_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\mainALU|Add0~117_sumout ),
	.datag(!\controller|ALUControl[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux130~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux130~2 .extended_lut = "on";
defparam \mainALU|Mux130~2 .lut_mask = 64'h00CC0ACE30FC0ACE;
defparam \mainALU|Mux130~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N51
cyclonev_lcell_comb \writeData[29]~22 (
// Equation(s):
// \writeData[29]~22_combout  = ( \mainALU|Mux130~2_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ) # ((\memory|altsyncram_component|auto_generated|q_a [29])))) # (\controller|Jal~0_combout  & (((\Add1~109_sumout )))) ) ) # ( 
// !\mainALU|Mux130~2_combout  & ( (!\controller|Jal~0_combout  & (\controller|Equal10~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [29]))) # (\controller|Jal~0_combout  & (((\Add1~109_sumout )))) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\Add1~109_sumout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux130~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[29]~22 .extended_lut = "off";
defparam \writeData[29]~22 .lut_mask = 64'h025702578ADF8ADF;
defparam \writeData[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N2
dffeas \registers|registers[0][29] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[29]~22_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][29] .is_wysiwyg = "true";
defparam \registers|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N45
cyclonev_lcell_comb \registers|Mux34~9 (
// Equation(s):
// \registers|Mux34~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[3][29]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[0][29]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ((\registers|registers[1][29]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[2][29]~q  & ( (\registers|registers[3][29]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[2][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[0][29]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ((\registers|registers[1][29]~q ))) ) ) )

	.dataa(!\registers|registers[0][29]~q ),
	.datab(!\registers|registers[3][29]~q ),
	.datac(!\registers|registers[1][29]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~9 .extended_lut = "off";
defparam \registers|Mux34~9 .lut_mask = 64'h550F0033550FFF33;
defparam \registers|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N36
cyclonev_lcell_comb \registers|Mux34~8 (
// Equation(s):
// \registers|Mux34~8_combout  = ( \registers|registers[6][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[7][29]~q ) ) ) ) # ( 
// !\registers|registers[6][29]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[7][29]~q ) ) ) ) # ( \registers|registers[6][29]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[4][29]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((\registers|registers[5][29]~q ))) ) ) ) # ( !\registers|registers[6][29]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[4][29]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[5][29]~q ))) ) ) )

	.dataa(!\registers|registers[4][29]~q ),
	.datab(!\registers|registers[5][29]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[7][29]~q ),
	.datae(!\registers|registers[6][29]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~8 .extended_lut = "off";
defparam \registers|Mux34~8 .lut_mask = 64'h53535353000FF0FF;
defparam \registers|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N57
cyclonev_lcell_comb \registers|Mux34~7 (
// Equation(s):
// \registers|Mux34~7_combout  = ( \registers|registers[15][29]~q  & ( \registers|registers[13][29]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[12][29]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[14][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|registers[15][29]~q  & ( \registers|registers[13][29]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|registers[12][29]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[14][29]~q ))) ) ) ) # ( \registers|registers[15][29]~q  & ( !\registers|registers[13][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[12][29]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|registers[14][29]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|registers[15][29]~q  & ( !\registers|registers[13][29]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[12][29]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[14][29]~q )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|registers[14][29]~q ),
	.datad(!\registers|registers[12][29]~q ),
	.datae(!\registers|registers[15][29]~q ),
	.dataf(!\registers|registers[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~7 .extended_lut = "off";
defparam \registers|Mux34~7 .lut_mask = 64'h048C159D26AE37BF;
defparam \registers|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N42
cyclonev_lcell_comb \registers|Mux34~10 (
// Equation(s):
// \registers|Mux34~10_combout  = ( \registers|Mux34~8_combout  & ( \registers|Mux34~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux34~9_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux34~8_combout  & ( \registers|Mux34~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux34~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \registers|Mux34~8_combout  & ( !\registers|Mux34~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux34~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux34~8_combout  & ( !\registers|Mux34~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux34~9_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux34~9_combout ),
	.datae(!\registers|Mux34~8_combout ),
	.dataf(!\registers|Mux34~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~10 .extended_lut = "off";
defparam \registers|Mux34~10 .lut_mask = 64'h008020A0109030B0;
defparam \registers|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N51
cyclonev_lcell_comb \registers|Mux34~11 (
// Equation(s):
// \registers|Mux34~11_combout  = ( \registers|Mux34~6_combout  ) # ( !\registers|Mux34~6_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux34~4_combout )) # (\registers|Mux34~10_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\registers|Mux34~10_combout ),
	.datad(!\registers|Mux34~4_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux34~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux34~11 .extended_lut = "off";
defparam \registers|Mux34~11 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \registers|Mux34~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N33
cyclonev_lcell_comb \mainALU|Add0~122 (
// Equation(s):
// \mainALU|Add0~122_sumout  = SUM(( !\ALUbaseInput[30]~32_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux1~10_combout  ) + ( 
// \mainALU|Add0~118  ))
// \mainALU|Add0~123  = CARRY(( !\ALUbaseInput[30]~32_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux1~10_combout  ) + ( 
// \mainALU|Add0~118  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\ALUbaseInput[30]~32_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux1~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~122_sumout ),
	.cout(\mainALU|Add0~123 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~122 .extended_lut = "off";
defparam \mainALU|Add0~122 .lut_mask = 64'h0000FF0000001BE4;
defparam \mainALU|Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N54
cyclonev_lcell_comb \mainALU|Mux129~0 (
// Equation(s):
// \mainALU|Mux129~0_combout  = ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[3]~3_combout ) # ((!\controller|ALUControl[0]~1_combout  & (((!\registers|Mux1~10_combout  & !\ALUbaseInput[30]~32_combout )))) # 
// (\controller|ALUControl[0]~1_combout  & (\ALUbaseInput[14]~30_combout ))) ) ) # ( \controller|ALUControl[1]~6_combout  & ( ((((!\controller|ALUControl[0]~1_combout  & \mainALU|Add0~122_sumout )) # (\controller|ALUControl[3]~3_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\ALUbaseInput[14]~30_combout ),
	.datac(!\mainALU|Add0~122_sumout ),
	.datad(!\ALUbaseInput[30]~32_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\controller|ALUControl[3]~3_combout ),
	.datag(!\registers|Mux1~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux129~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux129~0 .extended_lut = "on";
defparam \mainALU|Mux129~0 .lut_mask = 64'hFFFF0A0AB111FFFF;
defparam \mainALU|Mux129~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \Add1~113_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( \Add1~113_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~110  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Add1~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000AAFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \pcAddr[30]~33 (
// Equation(s):
// \pcAddr[30]~33_combout  = ( \branch~1_combout  & ( \Add0~113_sumout  & ( (!\controller|Jr~1_combout  & (\Add1~113_sumout )) # (\controller|Jr~1_combout  & ((\registers|Mux1~10_combout ))) ) ) ) # ( !\branch~1_combout  & ( \Add0~113_sumout  & ( 
// (!\controller|Jr~1_combout  & (((!\isJump~0_combout )) # (\Add1~113_sumout ))) # (\controller|Jr~1_combout  & (((\registers|Mux1~10_combout )))) ) ) ) # ( \branch~1_combout  & ( !\Add0~113_sumout  & ( (!\controller|Jr~1_combout  & (\Add1~113_sumout )) # 
// (\controller|Jr~1_combout  & ((\registers|Mux1~10_combout ))) ) ) ) # ( !\branch~1_combout  & ( !\Add0~113_sumout  & ( (!\controller|Jr~1_combout  & (\Add1~113_sumout  & (\isJump~0_combout ))) # (\controller|Jr~1_combout  & (((\registers|Mux1~10_combout 
// )))) ) ) )

	.dataa(!\Add1~113_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\controller|Jr~1_combout ),
	.datad(!\registers|Mux1~10_combout ),
	.datae(!\branch~1_combout ),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[30]~33 .extended_lut = "off";
defparam \pcAddr[30]~33 .lut_mask = 64'h101F505FD0DF505F;
defparam \pcAddr[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N8
dffeas \program_counter|q[30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[30]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[30] .is_wysiwyg = "true";
defparam \program_counter|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \program_counter|q [30] ) + ( GND ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( \program_counter|q [30] ) + ( GND ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N42
cyclonev_lcell_comb \writeData[30]~24 (
// Equation(s):
// \writeData[30]~24_combout  = ( !\controller|ALUControl[2]~7_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout  & (((\mainALU|Mux129~4_combout )))) # (\controller|Equal10~0_combout  & 
// (\memory|altsyncram_component|auto_generated|q_a [30])))) # (\controller|Jal~0_combout  & ((((\Add1~113_sumout ))))) ) ) # ( \controller|ALUControl[2]~7_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout  & 
// (((\mainALU|Mux129~0_combout )))) # (\controller|Equal10~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [30])))) # (\controller|Jal~0_combout  & ((((\Add1~113_sumout ))))) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\mainALU|Mux129~0_combout ),
	.datad(!\Add1~113_sumout ),
	.datae(!\controller|ALUControl[2]~7_combout ),
	.dataf(!\controller|Jal~0_combout ),
	.datag(!\mainALU|Mux129~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[30]~24 .extended_lut = "on";
defparam \writeData[30]~24 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \writeData[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N2
dffeas \registers|registers[5][30] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[30]~24_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][30] .is_wysiwyg = "true";
defparam \registers|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N3
cyclonev_lcell_comb \registers|Mux1~8 (
// Equation(s):
// \registers|Mux1~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][30]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[6][30]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[7][30]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[5][30]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[4][30]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[6][30]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[7][30]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[4][30]~q  & ( (\registers|registers[5][30]~q  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\registers|registers[5][30]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[6][30]~q ),
	.datad(!\registers|registers[7][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|registers[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~8 .extended_lut = "off";
defparam \registers|Mux1~8 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \registers|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y17_N12
cyclonev_lcell_comb \registers|Mux1~5 (
// Equation(s):
// \registers|Mux1~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][30]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][30]~q  ) ) )

	.dataa(!\registers|registers[10][30]~q ),
	.datab(!\registers|registers[8][30]~q ),
	.datac(!\registers|registers[11][30]~q ),
	.datad(!\registers|registers[9][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~5 .extended_lut = "off";
defparam \registers|Mux1~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N51
cyclonev_lcell_comb \registers|Mux1~6 (
// Equation(s):
// \registers|Mux1~6_combout  = ( \registers|registers[2][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[3][30]~q ) ) ) ) # ( 
// !\registers|registers[2][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[3][30]~q  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \registers|registers[2][30]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[0][30]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|registers[1][30]~q )) ) ) ) # ( !\registers|registers[2][30]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[0][30]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[1][30]~q )) ) ) )

	.dataa(!\registers|registers[1][30]~q ),
	.datab(!\registers|registers[0][30]~q ),
	.datac(!\registers|registers[3][30]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\registers|registers[2][30]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~6 .extended_lut = "off";
defparam \registers|Mux1~6 .lut_mask = 64'h33553355000FFF0F;
defparam \registers|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N51
cyclonev_lcell_comb \registers|Mux1~7 (
// Equation(s):
// \registers|Mux1~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][30]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][30]~q  ) ) )

	.dataa(!\registers|registers[14][30]~q ),
	.datab(!\registers|registers[15][30]~q ),
	.datac(!\registers|registers[12][30]~q ),
	.datad(!\registers|registers[13][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~7 .extended_lut = "off";
defparam \registers|Mux1~7 .lut_mask = 64'h0F0F555500FF3333;
defparam \registers|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N54
cyclonev_lcell_comb \registers|Mux1~9 (
// Equation(s):
// \registers|Mux1~9_combout  = ( \registers|Mux1~6_combout  & ( \registers|Mux1~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux1~8_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|Mux1~5_combout )))) ) ) ) # ( !\registers|Mux1~6_combout  & ( \registers|Mux1~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux1~8_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [23])))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|Mux1~5_combout )))) ) ) ) # ( \registers|Mux1~6_combout  & ( !\registers|Mux1~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [23])) # (\registers|Mux1~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux1~5_combout  & !\instructions|altsyncram_component|auto_generated|q_a 
// [23])))) ) ) ) # ( !\registers|Mux1~6_combout  & ( !\registers|Mux1~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux1~8_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [23])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux1~5_combout  & !\instructions|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\registers|Mux1~8_combout ),
	.datab(!\registers|Mux1~5_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\registers|Mux1~6_combout ),
	.dataf(!\registers|Mux1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~9 .extended_lut = "off";
defparam \registers|Mux1~9 .lut_mask = 64'h0350F350035FF35F;
defparam \registers|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N6
cyclonev_lcell_comb \registers|Mux1~3 (
// Equation(s):
// \registers|Mux1~3_combout  = ( \registers|registers[27][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[31][30]~q ) ) ) ) # ( 
// !\registers|registers[27][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[31][30]~q ) ) ) ) # ( \registers|registers[27][30]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[19][30]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[23][30]~q )) ) ) ) # ( !\registers|registers[27][30]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[19][30]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[23][30]~q )) ) ) )

	.dataa(!\registers|registers[23][30]~q ),
	.datab(!\registers|registers[19][30]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[31][30]~q ),
	.datae(!\registers|registers[27][30]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~3 .extended_lut = "off";
defparam \registers|Mux1~3 .lut_mask = 64'h35353535000FF0FF;
defparam \registers|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N57
cyclonev_lcell_comb \registers|Mux1~1 (
// Equation(s):
// \registers|Mux1~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][30]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][30]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][30]~q  ) ) )

	.dataa(!\registers|registers[25][30]~q ),
	.datab(!\registers|registers[17][30]~q ),
	.datac(!\registers|registers[29][30]~q ),
	.datad(!\registers|registers[21][30]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~1 .extended_lut = "off";
defparam \registers|Mux1~1 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N15
cyclonev_lcell_comb \registers|Mux1~0 (
// Equation(s):
// \registers|Mux1~0_combout  = ( \registers|registers[24][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[28][30]~q ) ) ) ) # ( 
// !\registers|registers[24][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[28][30]~q ) ) ) ) # ( \registers|registers[24][30]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[16][30]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[20][30]~q )) ) ) ) # ( !\registers|registers[24][30]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[16][30]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[20][30]~q )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|registers[20][30]~q ),
	.datac(!\registers|registers[28][30]~q ),
	.datad(!\registers|registers[16][30]~q ),
	.datae(!\registers|registers[24][30]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~0 .extended_lut = "off";
defparam \registers|Mux1~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \registers|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N18
cyclonev_lcell_comb \registers|Mux1~2 (
// Equation(s):
// \registers|Mux1~2_combout  = ( \registers|registers[26][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[30][30]~q ) ) ) ) # ( 
// !\registers|registers[26][30]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[30][30]~q ) ) ) ) # ( \registers|registers[26][30]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[18][30]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|registers[22][30]~q ))) ) ) ) # ( !\registers|registers[26][30]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[18][30]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[22][30]~q ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|registers[30][30]~q ),
	.datac(!\registers|registers[18][30]~q ),
	.datad(!\registers|registers[22][30]~q ),
	.datae(!\registers|registers[26][30]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~2 .extended_lut = "off";
defparam \registers|Mux1~2 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \registers|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N48
cyclonev_lcell_comb \registers|Mux1~4 (
// Equation(s):
// \registers|Mux1~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|Mux1~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|Mux1~3_combout ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|Mux1~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux1~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|Mux1~1_combout )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|Mux1~2_combout  & ( (\registers|Mux1~3_combout  & \instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|Mux1~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux1~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|Mux1~1_combout )) ) ) )

	.dataa(!\registers|Mux1~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|Mux1~1_combout ),
	.datad(!\registers|Mux1~0_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~4 .extended_lut = "off";
defparam \registers|Mux1~4 .lut_mask = 64'h03CF111103CFDDDD;
defparam \registers|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N36
cyclonev_lcell_comb \registers|Mux1~10 (
// Equation(s):
// \registers|Mux1~10_combout  = ( \registers|Mux1~9_combout  & ( \registers|Mux1~4_combout  ) ) # ( !\registers|Mux1~9_combout  & ( \registers|Mux1~4_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \registers|Mux1~9_combout 
//  & ( !\registers|Mux1~4_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\registers|Mux1~9_combout ),
	.dataf(!\registers|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux1~10 .extended_lut = "off";
defparam \registers|Mux1~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \registers|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \mainALU|Add0~120 (
// Equation(s):
// \mainALU|Add0~120_combout  = ( \registers|Mux1~10_combout  & ( \ALUbaseInput[30]~32_combout  ) ) # ( !\registers|Mux1~10_combout  & ( \ALUbaseInput[30]~32_combout  & ( \controller|ALUControl[0]~1_combout  ) ) ) # ( \registers|Mux1~10_combout  & ( 
// !\ALUbaseInput[30]~32_combout  & ( \controller|ALUControl[0]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|ALUControl[0]~1_combout ),
	.datae(!\registers|Mux1~10_combout ),
	.dataf(!\ALUbaseInput[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~120 .extended_lut = "off";
defparam \mainALU|Add0~120 .lut_mask = 64'h000000FF00FFFFFF;
defparam \mainALU|Add0~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N54
cyclonev_lcell_comb \mainALU|Mux31~1 (
// Equation(s):
// \mainALU|Mux31~1_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux31~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\mainALU|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux31~1 .extended_lut = "off";
defparam \mainALU|Mux31~1 .lut_mask = 64'h00000000FFFF0000;
defparam \mainALU|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N6
cyclonev_lcell_comb \mainALU|Add0~125 (
// Equation(s):
// \mainALU|Add0~125_combout  = ( \mainALU|Mux0~31_combout  & ( \mainALU|Mux0~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux0~22_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux0~26_combout )))) ) ) ) # ( !\mainALU|Mux0~31_combout  & ( \mainALU|Mux0~27_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~22_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux0~26_combout )))) ) ) ) # ( \mainALU|Mux0~31_combout  & ( !\mainALU|Mux0~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux0~22_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~26_combout  & !\instructions|altsyncram_component|auto_generated|q_a [8])))) ) 
// ) ) # ( !\mainALU|Mux0~31_combout  & ( !\mainALU|Mux0~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~22_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [8])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~26_combout  & !\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\mainALU|Mux0~22_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~26_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\mainALU|Mux0~31_combout ),
	.dataf(!\mainALU|Mux0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~125 .extended_lut = "off";
defparam \mainALU|Add0~125 .lut_mask = 64'h0344CF440377CF77;
defparam \mainALU|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N9
cyclonev_lcell_comb \mainALU|Mux0~33 (
// Equation(s):
// \mainALU|Mux0~33_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[6]~29_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[14]~30_combout  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( 
// \ALUbaseInput[22]~31_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[30]~32_combout  ) ) )

	.dataa(!\ALUbaseInput[30]~32_combout ),
	.datab(!\ALUbaseInput[14]~30_combout ),
	.datac(!\ALUbaseInput[22]~31_combout ),
	.datad(!\ALUbaseInput[6]~29_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~33 .extended_lut = "off";
defparam \mainALU|Mux0~33 .lut_mask = 64'h55550F0F333300FF;
defparam \mainALU|Mux0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N33
cyclonev_lcell_comb \mainALU|Mux0~34 (
// Equation(s):
// \mainALU|Mux0~34_combout  = ( \mainALU|Mux0~24_combout  & ( \mainALU|Mux0~20_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~33_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux0~29_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux0~24_combout  & ( \mainALU|Mux0~20_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~33_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux0~29_combout ))) ) ) ) # ( \mainALU|Mux0~24_combout 
//  & ( !\mainALU|Mux0~20_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux0~33_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux0~29_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\mainALU|Mux0~24_combout  & ( !\mainALU|Mux0~20_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~33_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~29_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~29_combout ),
	.datac(!\mainALU|Mux0~33_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\mainALU|Mux0~24_combout ),
	.dataf(!\mainALU|Mux0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~34 .extended_lut = "off";
defparam \mainALU|Mux0~34 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \mainALU|Mux0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N36
cyclonev_lcell_comb \mainALU|Add0~143 (
// Equation(s):
// \mainALU|Add0~143_combout  = ( !\controller|ALUControl[0]~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~34_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((((\mainALU|Add0~125_combout ))))) ) ) # ( \controller|ALUControl[0]~1_combout  & ( (\mainALU|Mux31~1_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [6] & (((\ALUbaseInput[30]~32_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\ALUbaseInput[31]~17_combout )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\ALUbaseInput[31]~17_combout ),
	.datac(!\mainALU|Mux31~1_combout ),
	.datad(!\mainALU|Add0~125_combout ),
	.datae(!\controller|ALUControl[0]~1_combout ),
	.dataf(!\ALUbaseInput[30]~32_combout ),
	.datag(!\mainALU|Mux0~34_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~143 .extended_lut = "on";
defparam \mainALU|Add0~143 .lut_mask = 64'h0A5F01010A5F0B0B;
defparam \mainALU|Add0~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N51
cyclonev_lcell_comb \mainALU|Add0~127 (
// Equation(s):
// \mainALU|Add0~127_combout  = ( \ALUbaseInput[31]~17_combout  & ( (!\registers|Mux30~8_combout  & ((\registers|Mux31~8_combout ) # (\ALUbaseInput[30]~32_combout ))) ) ) # ( !\ALUbaseInput[31]~17_combout  & ( (!\registers|Mux30~8_combout  & 
// (\ALUbaseInput[30]~32_combout  & !\registers|Mux31~8_combout )) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[30]~32_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~127 .extended_lut = "off";
defparam \mainALU|Add0~127 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \mainALU|Add0~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N39
cyclonev_lcell_comb \mainALU|Mux64~0 (
// Equation(s):
// \mainALU|Mux64~0_combout  = ( !\registers|Mux27~8_combout  & ( (!\registers|Mux29~8_combout  & !\registers|Mux28~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~0 .extended_lut = "off";
defparam \mainALU|Mux64~0 .lut_mask = 64'hF000F00000000000;
defparam \mainALU|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N6
cyclonev_lcell_comb \mainALU|Mux64~34 (
// Equation(s):
// \mainALU|Mux64~34_combout  = ( \registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[6]~29_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[14]~30_combout  ) ) ) # ( 
// \registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[22]~31_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[30]~32_combout  ) ) )

	.dataa(!\ALUbaseInput[30]~32_combout ),
	.datab(!\ALUbaseInput[14]~30_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(!\ALUbaseInput[22]~31_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~34 .extended_lut = "off";
defparam \mainALU|Mux64~34 .lut_mask = 64'h555500FF33330F0F;
defparam \mainALU|Mux64~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N0
cyclonev_lcell_comb \mainALU|Mux64~35 (
// Equation(s):
// \mainALU|Mux64~35_combout  = ( \mainALU|Mux64~34_combout  & ( \mainALU|Mux64~21_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux64~25_combout )))) # (\registers|Mux30~8_combout  & (((\mainALU|Mux64~30_combout 
// )) # (\registers|Mux29~8_combout ))) ) ) ) # ( !\mainALU|Mux64~34_combout  & ( \mainALU|Mux64~21_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & ((\mainALU|Mux64~25_combout )))) # (\registers|Mux30~8_combout  & 
// (((\mainALU|Mux64~30_combout )) # (\registers|Mux29~8_combout ))) ) ) ) # ( \mainALU|Mux64~34_combout  & ( !\mainALU|Mux64~21_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux64~25_combout )))) # 
// (\registers|Mux30~8_combout  & (!\registers|Mux29~8_combout  & (\mainALU|Mux64~30_combout ))) ) ) ) # ( !\mainALU|Mux64~34_combout  & ( !\mainALU|Mux64~21_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & 
// ((\mainALU|Mux64~25_combout )))) # (\registers|Mux30~8_combout  & (!\registers|Mux29~8_combout  & (\mainALU|Mux64~30_combout ))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux64~30_combout ),
	.datad(!\mainALU|Mux64~25_combout ),
	.datae(!\mainALU|Mux64~34_combout ),
	.dataf(!\mainALU|Mux64~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~35 .extended_lut = "off";
defparam \mainALU|Mux64~35 .lut_mask = 64'h04268CAE15379DBF;
defparam \mainALU|Mux64~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N30
cyclonev_lcell_comb \mainALU|Add0~126 (
// Equation(s):
// \mainALU|Add0~126_combout  = ( \mainALU|Mux64~27_combout  & ( \mainALU|Mux64~32_combout  & ( (!\registers|Mux29~8_combout ) # ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~23_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux64~28_combout )))) 
// ) ) ) # ( !\mainALU|Mux64~27_combout  & ( \mainALU|Mux64~32_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux64~23_combout )))) # (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & 
// ((\mainALU|Mux64~28_combout )))) ) ) ) # ( \mainALU|Mux64~27_combout  & ( !\mainALU|Mux64~32_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & (\mainALU|Mux64~23_combout ))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux64~28_combout )))) ) ) ) # ( !\mainALU|Mux64~27_combout  & ( !\mainALU|Mux64~32_combout  & ( (\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~23_combout )) # 
// (\registers|Mux30~8_combout  & ((\mainALU|Mux64~28_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux64~23_combout ),
	.datad(!\mainALU|Mux64~28_combout ),
	.datae(!\mainALU|Mux64~27_combout ),
	.dataf(!\mainALU|Mux64~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~126 .extended_lut = "off";
defparam \mainALU|Add0~126 .lut_mask = 64'h021346578A9BCEDF;
defparam \mainALU|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N12
cyclonev_lcell_comb \mainALU|Add0~128 (
// Equation(s):
// \mainALU|Add0~128_combout  = ( \mainALU|Mux64~35_combout  & ( \mainALU|Add0~126_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((\mainALU|Add0~127_combout  & \mainALU|Mux64~0_combout )) ) ) ) # ( !\mainALU|Mux64~35_combout  & ( 
// \mainALU|Add0~126_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\registers|Mux31~8_combout )))) # (\controller|ALUControl[0]~1_combout  & (\mainALU|Add0~127_combout  & (\mainALU|Mux64~0_combout ))) ) ) ) # ( \mainALU|Mux64~35_combout  & ( 
// !\mainALU|Add0~126_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((!\registers|Mux31~8_combout )))) # (\controller|ALUControl[0]~1_combout  & (\mainALU|Add0~127_combout  & (\mainALU|Mux64~0_combout ))) ) ) ) # ( !\mainALU|Mux64~35_combout  & ( 
// !\mainALU|Add0~126_combout  & ( (\controller|ALUControl[0]~1_combout  & (\mainALU|Add0~127_combout  & \mainALU|Mux64~0_combout )) ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\mainALU|Add0~127_combout ),
	.datac(!\mainALU|Mux64~0_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(!\mainALU|Mux64~35_combout ),
	.dataf(!\mainALU|Add0~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~128 .extended_lut = "off";
defparam \mainALU|Add0~128 .lut_mask = 64'h0101AB0101ABABAB;
defparam \mainALU|Add0~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N24
cyclonev_lcell_comb \mainALU|Mux129~4 (
// Equation(s):
// \mainALU|Mux129~4_combout  = ( !\controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[1]~6_combout  & (\mainALU|Add0~120_combout )) # (\controller|ALUControl[1]~6_combout  & ((((\mainALU|Add0~122_sumout )) # 
// (\controller|ALUControl[0]~1_combout )))) ) ) # ( \controller|ALUControl[3]~3_combout  & ( ((!\controller|ALUControl[1]~6_combout  & (\mainALU|Add0~143_combout )) # (\controller|ALUControl[1]~6_combout  & (((\mainALU|Add0~128_combout ))))) ) )

	.dataa(!\mainALU|Add0~120_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\mainALU|Add0~143_combout ),
	.datad(!\mainALU|Add0~128_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\mainALU|Add0~122_sumout ),
	.datag(!\controller|ALUControl[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux129~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux129~4 .extended_lut = "on";
defparam \mainALU|Mux129~4 .lut_mask = 64'h47470C3F77770C3F;
defparam \mainALU|Mux129~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N9
cyclonev_lcell_comb \mainALU|Mux144~5 (
// Equation(s):
// \mainALU|Mux144~5_combout  = ( \registers|Mux16~10_combout  & ( \mainALU|Add0~61_sumout  & ( \mainALU|Mux155~5_combout  ) ) ) # ( !\registers|Mux16~10_combout  & ( \mainALU|Add0~61_sumout  & ( ((!\ALUbaseInput[15]~15_combout  & \mainALU|Mux156~7_combout 
// )) # (\mainALU|Mux155~5_combout ) ) ) ) # ( !\registers|Mux16~10_combout  & ( !\mainALU|Add0~61_sumout  & ( (!\ALUbaseInput[15]~15_combout  & \mainALU|Mux156~7_combout ) ) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[15]~15_combout ),
	.datad(!\mainALU|Mux156~7_combout ),
	.datae(!\registers|Mux16~10_combout ),
	.dataf(!\mainALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux144~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux144~5 .extended_lut = "off";
defparam \mainALU|Mux144~5 .lut_mask = 64'h00F0000055F55555;
defparam \mainALU|Mux144~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N3
cyclonev_lcell_comb \mainALU|Mux63~46 (
// Equation(s):
// \mainALU|Mux63~46_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( \ALUbaseInput[29]~9_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] 
// & ( \ALUbaseInput[29]~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[21]~8_combout ) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & ( !\ALUbaseInput[29]~9_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[21]~8_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALUbaseInput[21]~8_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~46 .extended_lut = "off";
defparam \mainALU|Mux63~46 .lut_mask = 64'h00F0000000F0F0F0;
defparam \mainALU|Mux63~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \mainALU|Mux63~36 (
// Equation(s):
// \mainALU|Mux63~36_combout  = ( \ALUbaseInput[27]~13_combout  & ( \ALUbaseInput[19]~12_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\ALUbaseInput[27]~13_combout  & ( \ALUbaseInput[19]~12_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & !\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \ALUbaseInput[27]~13_combout  & ( !\ALUbaseInput[19]~12_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & \instructions|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\ALUbaseInput[27]~13_combout ),
	.dataf(!\ALUbaseInput[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~36 .extended_lut = "off";
defparam \mainALU|Mux63~36 .lut_mask = 64'h00000C0CC0C0CCCC;
defparam \mainALU|Mux63~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N9
cyclonev_lcell_comb \mainALU|Mux63~25 (
// Equation(s):
// \mainALU|Mux63~25_combout  = ( \ALUbaseInput[31]~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[15]~15_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[23]~16_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9])) ) ) # ( 
// !\ALUbaseInput[31]~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[15]~15_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [9] & (\ALUbaseInput[23]~16_combout )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[23]~16_combout ),
	.datad(!\ALUbaseInput[15]~15_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~25 .extended_lut = "off";
defparam \mainALU|Mux63~25 .lut_mask = 64'h028A028A46CE46CE;
defparam \mainALU|Mux63~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \mainALU|Mux63~47 (
// Equation(s):
// \mainALU|Mux63~47_combout  = ( \mainALU|Mux63~36_combout  & ( \mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~29_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~46_combout ))) ) ) ) # ( !\mainALU|Mux63~36_combout  & ( \mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux63~29_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~46_combout ))) ) ) 
// ) # ( \mainALU|Mux63~36_combout  & ( !\mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~29_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux63~46_combout )))) ) ) ) # ( !\mainALU|Mux63~36_combout  & ( !\mainALU|Mux63~25_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~29_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~46_combout )))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux63~46_combout ),
	.datad(!\mainALU|Mux63~29_combout ),
	.datae(!\mainALU|Mux63~36_combout ),
	.dataf(!\mainALU|Mux63~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~47 .extended_lut = "off";
defparam \mainALU|Mux63~47 .lut_mask = 64'h0123456789ABCDEF;
defparam \mainALU|Mux63~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \mainALU|Mux0~45 (
// Equation(s):
// \mainALU|Mux0~45_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[13]~7_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[5]~6_combout )))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[9]~33_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[1]~1_combout )))))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[9]~33_combout ),
	.datad(!\ALUbaseInput[5]~6_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ALUbaseInput[1]~1_combout ),
	.datag(!\ALUbaseInput[13]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~45 .extended_lut = "on";
defparam \mainALU|Mux0~45 .lut_mask = 64'h084C0808084C4C4C;
defparam \mainALU|Mux0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \mainALU|Mux0~37 (
// Equation(s):
// \mainALU|Mux0~37_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[15]~15_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[7]~14_combout )))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[11]~11_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[3]~10_combout )))))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[11]~11_combout ),
	.datad(!\ALUbaseInput[7]~14_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ALUbaseInput[3]~10_combout ),
	.datag(!\ALUbaseInput[15]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~37 .extended_lut = "on";
defparam \mainALU|Mux0~37 .lut_mask = 64'h084C0808084C4C4C;
defparam \mainALU|Mux0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \mainALU|Mux0~49 (
// Equation(s):
// \mainALU|Mux0~49_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[12]~22_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[4]~21_combout )))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[8]~18_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[0]~0_combout )))))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[8]~18_combout ),
	.datad(!\ALUbaseInput[0]~0_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ALUbaseInput[4]~21_combout ),
	.datag(!\ALUbaseInput[12]~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~49 .extended_lut = "on";
defparam \mainALU|Mux0~49 .lut_mask = 64'h0808084C4C4C084C;
defparam \mainALU|Mux0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N42
cyclonev_lcell_comb \mainALU|Mux63~45 (
// Equation(s):
// \mainALU|Mux63~45_combout  = ( \registers|Mux53~5_combout  & ( \registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\registers|Mux53~5_combout  & ( 
// \registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux53~9_combout )))) ) ) ) # ( 
// \registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  & ( 
// (\registers|Mux53~9_combout  & (!\controller|ALUsrc~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [10])) ) ) )

	.dataa(!\registers|Mux53~9_combout ),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux53~5_combout ),
	.dataf(!\registers|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~45 .extended_lut = "off";
defparam \mainALU|Mux63~45 .lut_mask = 64'h4040C0C040C0C0C0;
defparam \mainALU|Mux63~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \mainALU|Mux0~41 (
// Equation(s):
// \mainALU|Mux0~41_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[14]~30_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[6]~29_combout )))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((((\mainALU|Mux63~45_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[2]~25_combout ))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\mainALU|Mux63~45_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\ALUbaseInput[6]~29_combout ),
	.datag(!\ALUbaseInput[14]~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~41 .extended_lut = "on";
defparam \mainALU|Mux0~41 .lut_mask = 64'h080804AE4C4C04AE;
defparam \mainALU|Mux0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \mainALU|Mux144~2 (
// Equation(s):
// \mainALU|Mux144~2_combout  = ( \mainALU|Mux0~49_combout  & ( \mainALU|Mux0~41_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~37_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux0~45_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mainALU|Mux0~49_combout  & ( \mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~37_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \mainALU|Mux0~49_combout  & ( !\mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [7] & ((\mainALU|Mux0~37_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((\instructions|altsyncram_component|auto_generated|q_a 
// [7])))) ) ) ) # ( !\mainALU|Mux0~49_combout  & ( !\mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~37_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )))) ) ) )

	.dataa(!\mainALU|Mux0~45_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~37_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\mainALU|Mux0~49_combout ),
	.dataf(!\mainALU|Mux0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux144~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux144~2 .extended_lut = "off";
defparam \mainALU|Mux144~2 .lut_mask = 64'h0C440C773F443F77;
defparam \mainALU|Mux144~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \mainALU|Mux127~49 (
// Equation(s):
// \mainALU|Mux127~49_combout  = ( \ALUbaseInput[30]~32_combout  & ( \registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  ) ) ) # ( \ALUbaseInput[30]~32_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & 
// \ALUbaseInput[22]~31_combout ) ) ) ) # ( !\ALUbaseInput[30]~32_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & \ALUbaseInput[22]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\ALUbaseInput[22]~31_combout ),
	.datae(!\ALUbaseInput[30]~32_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~49 .extended_lut = "off";
defparam \mainALU|Mux127~49 .lut_mask = 64'h00F000F00000F0F0;
defparam \mainALU|Mux127~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \mainALU|Mux127~39 (
// Equation(s):
// \mainALU|Mux127~39_combout  = ( \ALUbaseInput[28]~24_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[20]~23_combout ) # (\registers|Mux28~8_combout ))) ) ) # ( !\ALUbaseInput[28]~24_combout  & ( (!\registers|Mux27~8_combout  & 
// (!\registers|Mux28~8_combout  & \ALUbaseInput[20]~23_combout )) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(gnd),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\ALUbaseInput[20]~23_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~39 .extended_lut = "off";
defparam \mainALU|Mux127~39 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \mainALU|Mux127~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \mainALU|Mux127~30 (
// Equation(s):
// \mainALU|Mux127~30_combout  = ( \ALUbaseInput[26]~28_combout  & ( (!\registers|Mux27~8_combout  & ((\registers|Mux28~8_combout ) # (\ALUbaseInput[18]~27_combout ))) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( (!\registers|Mux27~8_combout  & 
// (\ALUbaseInput[18]~27_combout  & !\registers|Mux28~8_combout )) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[18]~27_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~30 .extended_lut = "off";
defparam \mainALU|Mux127~30 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \mainALU|Mux127~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N45
cyclonev_lcell_comb \mainALU|Mux127~26 (
// Equation(s):
// \mainALU|Mux127~26_combout  = ( \ALUbaseInput[16]~19_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout ) # (\ALUbaseInput[24]~20_combout ))) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( (!\registers|Mux27~8_combout  & 
// (\registers|Mux28~8_combout  & \ALUbaseInput[24]~20_combout )) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(gnd),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\ALUbaseInput[24]~20_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[16]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~26 .extended_lut = "off";
defparam \mainALU|Mux127~26 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \mainALU|Mux127~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \mainALU|Mux127~50 (
// Equation(s):
// \mainALU|Mux127~50_combout  = ( \mainALU|Mux127~30_combout  & ( \mainALU|Mux127~26_combout  & ( (!\registers|Mux29~8_combout ) # ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~39_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout 
// ))) ) ) ) # ( !\mainALU|Mux127~30_combout  & ( \mainALU|Mux127~26_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~39_combout )))) # (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~49_combout ))) ) ) ) # ( \mainALU|Mux127~30_combout  & ( !\mainALU|Mux127~26_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & ((\mainALU|Mux127~39_combout )))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~49_combout )))) ) ) ) # ( !\mainALU|Mux127~30_combout  & ( !\mainALU|Mux127~26_combout  & ( (\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~39_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout )))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~49_combout ),
	.datad(!\mainALU|Mux127~39_combout ),
	.datae(!\mainALU|Mux127~30_combout ),
	.dataf(!\mainALU|Mux127~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~50 .extended_lut = "off";
defparam \mainALU|Mux127~50 .lut_mask = 64'h0123456789ABCDEF;
defparam \mainALU|Mux127~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N51
cyclonev_lcell_comb \mainALU|Mux127~34 (
// Equation(s):
// \mainALU|Mux127~34_combout  = ( !\registers|Mux27~8_combout  & ( (!\registers|Mux28~8_combout  & (\ALUbaseInput[19]~12_combout )) # (\registers|Mux28~8_combout  & ((\ALUbaseInput[27]~13_combout ))) ) )

	.dataa(gnd),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[19]~12_combout ),
	.datad(!\ALUbaseInput[27]~13_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~34 .extended_lut = "off";
defparam \mainALU|Mux127~34 .lut_mask = 64'h0C3F0C3F00000000;
defparam \mainALU|Mux127~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \mainALU|Mux127~28 (
// Equation(s):
// \mainALU|Mux127~28_combout  = ( \ALUbaseInput[17]~4_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & \ALUbaseInput[25]~5_combout ) ) ) ) # ( !\ALUbaseInput[17]~4_combout  & ( \registers|Mux28~8_combout  & ( 
// (!\registers|Mux27~8_combout  & \ALUbaseInput[25]~5_combout ) ) ) ) # ( \ALUbaseInput[17]~4_combout  & ( !\registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[25]~5_combout ),
	.datad(gnd),
	.datae(!\ALUbaseInput[17]~4_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~28 .extended_lut = "off";
defparam \mainALU|Mux127~28 .lut_mask = 64'h0000AAAA0A0A0A0A;
defparam \mainALU|Mux127~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \mainALU|Mux127~44 (
// Equation(s):
// \mainALU|Mux127~44_combout  = ( \ALUbaseInput[29]~9_combout  & ( (!\registers|Mux27~8_combout  & ((\registers|Mux28~8_combout ) # (\ALUbaseInput[21]~8_combout ))) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( (!\registers|Mux27~8_combout  & 
// (\ALUbaseInput[21]~8_combout  & !\registers|Mux28~8_combout )) ) )

	.dataa(gnd),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[21]~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~44 .extended_lut = "off";
defparam \mainALU|Mux127~44 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \mainALU|Mux127~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \mainALU|Mux127~24 (
// Equation(s):
// \mainALU|Mux127~24_combout  = ( \ALUbaseInput[31]~17_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[15]~15_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[23]~16_combout )))) # 
// (\registers|Mux27~8_combout  & (!\registers|Mux28~8_combout )) ) ) # ( !\ALUbaseInput[31]~17_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[15]~15_combout ))) # (\registers|Mux28~8_combout  & 
// (\ALUbaseInput[23]~16_combout )))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[23]~16_combout ),
	.datad(!\ALUbaseInput[15]~15_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~24 .extended_lut = "off";
defparam \mainALU|Mux127~24 .lut_mask = 64'h028A028A46CE46CE;
defparam \mainALU|Mux127~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \mainALU|Mux127~45 (
// Equation(s):
// \mainALU|Mux127~45_combout  = ( \registers|Mux30~8_combout  & ( \mainALU|Mux127~24_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~28_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~44_combout ))) ) ) ) # ( 
// !\registers|Mux30~8_combout  & ( \mainALU|Mux127~24_combout  & ( (!\registers|Mux29~8_combout ) # (\mainALU|Mux127~34_combout ) ) ) ) # ( \registers|Mux30~8_combout  & ( !\mainALU|Mux127~24_combout  & ( (!\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~28_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~44_combout ))) ) ) ) # ( !\registers|Mux30~8_combout  & ( !\mainALU|Mux127~24_combout  & ( (\mainALU|Mux127~34_combout  & \registers|Mux29~8_combout ) ) ) )

	.dataa(!\mainALU|Mux127~34_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~28_combout ),
	.datad(!\mainALU|Mux127~44_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\mainALU|Mux127~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~45 .extended_lut = "off";
defparam \mainALU|Mux127~45 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \mainALU|Mux127~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \mainALU|Mux64~46 (
// Equation(s):
// \mainALU|Mux64~46_combout  = ( !\registers|Mux29~8_combout  & ( (!\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout  & ((\ALUbaseInput[13]~7_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[5]~6_combout ))))) ) ) # ( 
// \registers|Mux29~8_combout  & ( (!\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout  & (\ALUbaseInput[9]~33_combout )) # (\registers|Mux28~8_combout  & ((\ALUbaseInput[1]~1_combout )))))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[5]~6_combout ),
	.datac(!\ALUbaseInput[9]~33_combout ),
	.datad(!\ALUbaseInput[1]~1_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(!\ALUbaseInput[13]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~46 .extended_lut = "on";
defparam \mainALU|Mux64~46 .lut_mask = 64'h0A0A0A0A222200AA;
defparam \mainALU|Mux64~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \mainALU|Mux64~42 (
// Equation(s):
// \mainALU|Mux64~42_combout  = ( !\registers|Mux29~8_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & (((\ALUbaseInput[14]~30_combout )))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[6]~29_combout )))) ) ) # ( 
// \registers|Mux29~8_combout  & ( (!\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout  & (\ALUbaseInput[10]~34_combout )) # (\registers|Mux28~8_combout  & ((\ALUbaseInput[2]~25_combout )))))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[6]~29_combout ),
	.datac(!\ALUbaseInput[10]~34_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\ALUbaseInput[2]~25_combout ),
	.datag(!\ALUbaseInput[14]~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~42 .extended_lut = "on";
defparam \mainALU|Mux64~42 .lut_mask = 64'h0A220A000A220AAA;
defparam \mainALU|Mux64~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N39
cyclonev_lcell_comb \mainALU|Mux64~50 (
// Equation(s):
// \mainALU|Mux64~50_combout  = ( !\registers|Mux29~8_combout  & ( (!\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout  & (\ALUbaseInput[12]~22_combout )) # (\registers|Mux28~8_combout  & ((\ALUbaseInput[4]~21_combout )))))) ) ) # ( 
// \registers|Mux29~8_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & (((\ALUbaseInput[8]~18_combout )))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[0]~0_combout )))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[0]~0_combout ),
	.datac(!\ALUbaseInput[8]~18_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\ALUbaseInput[4]~21_combout ),
	.datag(!\ALUbaseInput[12]~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~50 .extended_lut = "on";
defparam \mainALU|Mux64~50 .lut_mask = 64'h0A000A220AAA0A22;
defparam \mainALU|Mux64~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \mainALU|Mux64~38 (
// Equation(s):
// \mainALU|Mux64~38_combout  = ( !\registers|Mux29~8_combout  & ( ((!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[15]~15_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[7]~14_combout ))))) ) ) # ( 
// \registers|Mux29~8_combout  & ( ((!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[11]~11_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[3]~10_combout ))))) ) )

	.dataa(!\ALUbaseInput[3]~10_combout ),
	.datab(!\ALUbaseInput[7]~14_combout ),
	.datac(!\ALUbaseInput[11]~11_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(!\ALUbaseInput[15]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~38 .extended_lut = "on";
defparam \mainALU|Mux64~38 .lut_mask = 64'h0F000F0033005500;
defparam \mainALU|Mux64~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \mainALU|Mux144~0 (
// Equation(s):
// \mainALU|Mux144~0_combout  = ( \registers|Mux30~8_combout  & ( \mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~46_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~50_combout ))) ) ) ) # ( 
// !\registers|Mux30~8_combout  & ( \mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout ) # (\mainALU|Mux64~42_combout ) ) ) ) # ( \registers|Mux30~8_combout  & ( !\mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout  & 
// (\mainALU|Mux64~46_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~50_combout ))) ) ) ) # ( !\registers|Mux30~8_combout  & ( !\mainALU|Mux64~38_combout  & ( (\registers|Mux31~8_combout  & \mainALU|Mux64~42_combout ) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~46_combout ),
	.datac(!\mainALU|Mux64~42_combout ),
	.datad(!\mainALU|Mux64~50_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\mainALU|Mux64~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux144~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux144~0 .extended_lut = "off";
defparam \mainALU|Mux144~0 .lut_mask = 64'h05052277AFAF2277;
defparam \mainALU|Mux144~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \mainALU|Mux144~1 (
// Equation(s):
// \mainALU|Mux144~1_combout  = ( \mainALU|Mux144~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~45_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~50_combout ))) ) ) # ( 
// !\mainALU|Mux144~0_combout  & ( (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~45_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~50_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~50_combout ),
	.datad(!\mainALU|Mux127~45_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux144~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux144~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux144~1 .extended_lut = "off";
defparam \mainALU|Mux144~1 .lut_mask = 64'h01230123CDEFCDEF;
defparam \mainALU|Mux144~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N24
cyclonev_lcell_comb \mainALU|Mux63~51 (
// Equation(s):
// \mainALU|Mux63~51_combout  = ( \ALUbaseInput[22]~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # (\ALUbaseInput[30]~32_combout ))) ) ) # ( 
// !\ALUbaseInput[22]~31_combout  & ( (\ALUbaseInput[30]~32_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [10] & \instructions|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\ALUbaseInput[30]~32_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[22]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~51 .extended_lut = "off";
defparam \mainALU|Mux63~51 .lut_mask = 64'h00440044CC44CC44;
defparam \mainALU|Mux63~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \mainALU|Mux63~41 (
// Equation(s):
// \mainALU|Mux63~41_combout  = ( \ALUbaseInput[28]~24_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[20]~23_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( 
// !\ALUbaseInput[28]~24_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[20]~23_combout )) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALUbaseInput[20]~23_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~41 .extended_lut = "off";
defparam \mainALU|Mux63~41 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \mainALU|Mux63~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \mainALU|Mux63~31 (
// Equation(s):
// \mainALU|Mux63~31_combout  = ( \ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[18]~27_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( 
// !\ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[18]~27_combout )) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALUbaseInput[18]~27_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~31 .extended_lut = "off";
defparam \mainALU|Mux63~31 .lut_mask = 64'h00C000C030F030F0;
defparam \mainALU|Mux63~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N15
cyclonev_lcell_comb \mainALU|Mux63~52 (
// Equation(s):
// \mainALU|Mux63~52_combout  = ( \mainALU|Mux63~41_combout  & ( \mainALU|Mux63~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~27_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux63~51_combout )))) ) ) ) # ( !\mainALU|Mux63~41_combout  & ( \mainALU|Mux63~31_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~27_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~51_combout ))) ) ) ) # ( \mainALU|Mux63~41_combout  & ( !\mainALU|Mux63~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~27_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux63~51_combout )))) 
// ) ) ) # ( !\mainALU|Mux63~41_combout  & ( !\mainALU|Mux63~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~27_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~51_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux63~51_combout ),
	.datad(!\mainALU|Mux63~27_combout ),
	.datae(!\mainALU|Mux63~41_combout ),
	.dataf(!\mainALU|Mux63~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~52 .extended_lut = "off";
defparam \mainALU|Mux63~52 .lut_mask = 64'h018945CD23AB67EF;
defparam \mainALU|Mux63~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \mainALU|Mux144~3 (
// Equation(s):
// \mainALU|Mux144~3_combout  = ( \mainALU|Mux144~1_combout  & ( \mainALU|Mux63~52_combout  & ( (!\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~47_combout )))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux144~2_combout )) # 
// (\mainALU|Mux155~4_combout ))) ) ) ) # ( !\mainALU|Mux144~1_combout  & ( \mainALU|Mux63~52_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~47_combout ))) # (\mainALU|Mux155~3_combout  & 
// (((\mainALU|Mux144~2_combout )) # (\mainALU|Mux155~4_combout ))) ) ) ) # ( \mainALU|Mux144~1_combout  & ( !\mainALU|Mux63~52_combout  & ( (!\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~47_combout )))) # 
// (\mainALU|Mux155~3_combout  & (!\mainALU|Mux155~4_combout  & ((\mainALU|Mux144~2_combout )))) ) ) ) # ( !\mainALU|Mux144~1_combout  & ( !\mainALU|Mux63~52_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~47_combout 
// ))) # (\mainALU|Mux155~3_combout  & (!\mainALU|Mux155~4_combout  & ((\mainALU|Mux144~2_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~47_combout ),
	.datad(!\mainALU|Mux144~2_combout ),
	.datae(!\mainALU|Mux144~1_combout ),
	.dataf(!\mainALU|Mux63~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux144~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux144~3 .extended_lut = "off";
defparam \mainALU|Mux144~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux144~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \mainALU|Mux144~4 (
// Equation(s):
// \mainALU|Mux144~4_combout  = ( \ALUbaseInput[15]~15_combout  & ( \mainALU|Mux144~3_combout  & ( ((!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~1_combout  & (\registers|Mux16~10_combout ))) # (\mainALU|Mux155~2_combout 
// ) ) ) ) # ( !\ALUbaseInput[15]~15_combout  & ( \mainALU|Mux144~3_combout  & ( (!\mainALU|Mux155~2_combout  & (((!\mainALU|Mux155~1_combout  & !\mainALU|Mux156~0_combout )))) # (\mainALU|Mux155~2_combout  & (((\mainALU|Mux155~1_combout )) # 
// (\registers|Mux16~10_combout ))) ) ) ) # ( \ALUbaseInput[15]~15_combout  & ( !\mainALU|Mux144~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~1_combout  & 
// (\registers|Mux16~10_combout )))) # (\mainALU|Mux155~2_combout  & (((!\mainALU|Mux155~1_combout )))) ) ) ) # ( !\ALUbaseInput[15]~15_combout  & ( !\mainALU|Mux144~3_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & 
// ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~2_combout  & (\registers|Mux16~10_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~2_combout ),
	.datab(!\registers|Mux16~10_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\mainALU|Mux156~0_combout ),
	.datae(!\ALUbaseInput[15]~15_combout ),
	.dataf(!\mainALU|Mux144~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux144~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux144~4 .extended_lut = "off";
defparam \mainALU|Mux144~4 .lut_mask = 64'hB010F252B515F757;
defparam \mainALU|Mux144~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N18
cyclonev_lcell_comb \mainALU|Equal0~9 (
// Equation(s):
// \mainALU|Equal0~9_combout  = ( \mainALU|Mux129~0_combout  & ( \mainALU|Mux144~4_combout  & ( (!\controller|ALUControl[2]~7_combout  & (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux129~4_combout  & !\mainALU|Mux144~5_combout ))) ) ) ) # ( 
// !\mainALU|Mux129~0_combout  & ( \mainALU|Mux144~4_combout  & ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux144~5_combout  & ((!\mainALU|Mux129~4_combout ) # (\controller|ALUControl[2]~7_combout )))) ) ) ) # ( \mainALU|Mux129~0_combout  & ( 
// !\mainALU|Mux144~4_combout  & ( (!\controller|ALUControl[2]~7_combout  & (!\mainALU|Mux129~4_combout  & !\mainALU|Mux144~5_combout )) ) ) ) # ( !\mainALU|Mux129~0_combout  & ( !\mainALU|Mux144~4_combout  & ( (!\mainALU|Mux144~5_combout  & 
// ((!\mainALU|Mux129~4_combout ) # (\controller|ALUControl[2]~7_combout ))) ) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\mainALU|Mux156~6_combout ),
	.datac(!\mainALU|Mux129~4_combout ),
	.datad(!\mainALU|Mux144~5_combout ),
	.datae(!\mainALU|Mux129~0_combout ),
	.dataf(!\mainALU|Mux144~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~9 .extended_lut = "off";
defparam \mainALU|Equal0~9 .lut_mask = 64'hF500A000C4008000;
defparam \mainALU|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \mainALU|Mux142~7 (
// Equation(s):
// \mainALU|Mux142~7_combout  = ( \controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[2]~7_combout  & \controller|ALUControl[3]~3_combout ) ) ) # ( !\controller|ALUControl[1]~6_combout  & ( (\controller|ALUControl[3]~3_combout  & 
// ((!\controller|ALUControl[2]~7_combout ) # (\controller|ALUControl[0]~1_combout ))) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~7 .extended_lut = "off";
defparam \mainALU|Mux142~7 .lut_mask = 64'h0B0B0B0B0A0A0A0A;
defparam \mainALU|Mux142~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \mainALU|Mux142~8 (
// Equation(s):
// \mainALU|Mux142~8_combout  = ( \controller|ALUControl[2]~7_combout  & ( !\controller|ALUControl[1]~6_combout  & ( \controller|ALUControl[3]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(gnd),
	.datae(!\controller|ALUControl[2]~7_combout ),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~8 .extended_lut = "off";
defparam \mainALU|Mux142~8 .lut_mask = 64'h00000F0F00000000;
defparam \mainALU|Mux142~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N27
cyclonev_lcell_comb \mainALU|Mux63~65 (
// Equation(s):
// \mainALU|Mux63~65_combout  = ( \ALUbaseInput[28]~24_combout  & ( \mainALU|Mux31~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainALU|Mux31~2_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~65 .extended_lut = "off";
defparam \mainALU|Mux63~65 .lut_mask = 64'h0000000000FF00FF;
defparam \mainALU|Mux63~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N27
cyclonev_lcell_comb \mainALU|Mux63~57 (
// Equation(s):
// \mainALU|Mux63~57_combout  = ( \ALUbaseInput[24]~20_combout  & ( \mainALU|Mux31~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainALU|Mux31~2_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[24]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~57 .extended_lut = "off";
defparam \mainALU|Mux63~57 .lut_mask = 64'h0000000000FF00FF;
defparam \mainALU|Mux63~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \mainALU|Mux63~61 (
// Equation(s):
// \mainALU|Mux63~61_combout  = ( \ALUbaseInput[26]~28_combout  & ( \mainALU|Mux31~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainALU|Mux31~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~61 .extended_lut = "off";
defparam \mainALU|Mux63~61 .lut_mask = 64'h000000000F0F0F0F;
defparam \mainALU|Mux63~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \mainALU|Mux63~66 (
// Equation(s):
// \mainALU|Mux63~66_combout  = ( \mainALU|Mux63~57_combout  & ( \mainALU|Mux63~61_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~51_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~65_combout )))) ) ) ) # ( !\mainALU|Mux63~57_combout  & ( \mainALU|Mux63~61_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~51_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~65_combout )))) ) ) ) # ( \mainALU|Mux63~57_combout  & ( !\mainALU|Mux63~61_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~51_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~65_combout )))) ) 
// ) ) # ( !\mainALU|Mux63~57_combout  & ( !\mainALU|Mux63~61_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~51_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~65_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~51_combout ),
	.datad(!\mainALU|Mux63~65_combout ),
	.datae(!\mainALU|Mux63~57_combout ),
	.dataf(!\mainALU|Mux63~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~66 .extended_lut = "off";
defparam \mainALU|Mux63~66 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \mainALU|Mux63~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \mainALU|Mux63~54 (
// Equation(s):
// \mainALU|Mux63~54_combout  = ( \ALUbaseInput[23]~16_combout  & ( \ALUbaseInput[31]~17_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\ALUbaseInput[23]~16_combout  & ( \ALUbaseInput[31]~17_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & \instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \ALUbaseInput[23]~16_combout  & ( !\ALUbaseInput[31]~17_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & !\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\ALUbaseInput[23]~16_combout ),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~54 .extended_lut = "off";
defparam \mainALU|Mux63~54 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \mainALU|Mux63~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \mainALU|Mux63~79 (
// Equation(s):
// \mainALU|Mux63~79_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((((\mainALU|Mux63~54_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\mainALU|Mux31~2_combout  & (\ALUbaseInput[27]~13_combout ))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\ALUbaseInput[25]~5_combout 
// )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\ALUbaseInput[29]~9_combout )))))) ) )

	.dataa(!\mainALU|Mux31~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALUbaseInput[25]~5_combout ),
	.datad(!\ALUbaseInput[29]~9_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\mainALU|Mux63~54_combout ),
	.datag(!\ALUbaseInput[27]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~79 .extended_lut = "on";
defparam \mainALU|Mux63~79 .lut_mask = 64'h01010415CDCD0415;
defparam \mainALU|Mux63~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \mainALU|Mux63~38 (
// Equation(s):
// \mainALU|Mux63~38_combout  = ( \ALUbaseInput[13]~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~38 .extended_lut = "off";
defparam \mainALU|Mux63~38 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mainALU|Mux63~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \mainALU|Mux63~64 (
// Equation(s):
// \mainALU|Mux63~64_combout  = ( \ALUbaseInput[5]~6_combout  & ( (\ALUbaseInput[21]~8_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) # ( !\ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [10] & \ALUbaseInput[21]~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALUbaseInput[21]~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~64 .extended_lut = "off";
defparam \mainALU|Mux63~64 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mainALU|Mux63~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N15
cyclonev_lcell_comb \mainALU|Mux63~40 (
// Equation(s):
// \mainALU|Mux63~40_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[9]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ALUbaseInput[9]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~40 .extended_lut = "off";
defparam \mainALU|Mux63~40 .lut_mask = 64'h00000000FFFF0000;
defparam \mainALU|Mux63~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \mainALU|Mux63~56 (
// Equation(s):
// \mainALU|Mux63~56_combout  = ( \ALUbaseInput[1]~1_combout  & ( (\ALUbaseInput[17]~4_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [10] & \ALUbaseInput[17]~4_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[17]~4_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~56 .extended_lut = "off";
defparam \mainALU|Mux63~56 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mainALU|Mux63~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \mainALU|Mux0~17 (
// Equation(s):
// \mainALU|Mux0~17_combout  = ( \mainALU|Mux63~40_combout  & ( \mainALU|Mux63~56_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~64_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\mainALU|Mux63~38_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux63~40_combout  & ( \mainALU|Mux63~56_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (((\mainALU|Mux63~64_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~38_combout ))) ) ) 
// ) # ( \mainALU|Mux63~40_combout  & ( !\mainALU|Mux63~56_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~64_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\mainALU|Mux63~38_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\mainALU|Mux63~40_combout  & ( !\mainALU|Mux63~56_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~64_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~38_combout )))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~38_combout ),
	.datad(!\mainALU|Mux63~64_combout ),
	.datae(!\mainALU|Mux63~40_combout ),
	.dataf(!\mainALU|Mux63~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~17 .extended_lut = "off";
defparam \mainALU|Mux0~17 .lut_mask = 64'h048C159D26AE37BF;
defparam \mainALU|Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N39
cyclonev_lcell_comb \mainALU|Mux63~50 (
// Equation(s):
// \mainALU|Mux63~50_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[11]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[11]~11_combout ),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~50 .extended_lut = "off";
defparam \mainALU|Mux63~50 .lut_mask = 64'h00FF00FF00000000;
defparam \mainALU|Mux63~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \mainALU|Mux63~48 (
// Equation(s):
// \mainALU|Mux63~48_combout  = ( \ALUbaseInput[15]~15_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~48 .extended_lut = "off";
defparam \mainALU|Mux63~48 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|Mux63~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \mainALU|Mux63~60 (
// Equation(s):
// \mainALU|Mux63~60_combout  = ( \ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10]) # (\ALUbaseInput[3]~10_combout ) ) ) # ( !\ALUbaseInput[19]~12_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[3]~10_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[3]~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~60 .extended_lut = "off";
defparam \mainALU|Mux63~60 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mainALU|Mux63~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \mainALU|Mux63~49 (
// Equation(s):
// \mainALU|Mux63~49_combout  = ( \ALUbaseInput[7]~14_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~49 .extended_lut = "off";
defparam \mainALU|Mux63~49 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux63~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \mainALU|Mux0~15 (
// Equation(s):
// \mainALU|Mux0~15_combout  = ( \mainALU|Mux63~60_combout  & ( \mainALU|Mux63~49_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~48_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\mainALU|Mux63~50_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\mainALU|Mux63~60_combout  & ( \mainALU|Mux63~49_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~48_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\mainALU|Mux63~50_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \mainALU|Mux63~60_combout  & ( !\mainALU|Mux63~49_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [8]) # ((\mainALU|Mux63~48_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~50_combout ))) ) ) ) # ( !\mainALU|Mux63~60_combout  & ( 
// !\mainALU|Mux63~49_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~48_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~50_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~50_combout ),
	.datad(!\mainALU|Mux63~48_combout ),
	.datae(!\mainALU|Mux63~60_combout ),
	.dataf(!\mainALU|Mux63~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~15 .extended_lut = "off";
defparam \mainALU|Mux0~15 .lut_mask = 64'h04268CAE15379DBF;
defparam \mainALU|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N27
cyclonev_lcell_comb \mainALU|Mux63~59 (
// Equation(s):
// \mainALU|Mux63~59_combout  = ( \ALUbaseInput[2]~25_combout  & ( (\ALUbaseInput[18]~27_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) # ( !\ALUbaseInput[2]~25_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[18]~27_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[18]~27_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~59 .extended_lut = "off";
defparam \mainALU|Mux63~59 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mainALU|Mux63~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \mainALU|Mux0~18 (
// Equation(s):
// \mainALU|Mux0~18_combout  = ( \mainALU|Mux63~67_combout  & ( \mainALU|Mux63~59_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~43_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~45_combout )))) ) ) ) # ( !\mainALU|Mux63~67_combout  & ( \mainALU|Mux63~59_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\instructions|altsyncram_component|auto_generated|q_a [8])) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~43_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~45_combout ))))) ) ) ) # ( \mainALU|Mux63~67_combout  & ( !\mainALU|Mux63~59_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~43_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~45_combout ))))) ) ) ) # ( !\mainALU|Mux63~67_combout  & ( !\mainALU|Mux63~59_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~43_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~45_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~43_combout ),
	.datad(!\mainALU|Mux63~45_combout ),
	.datae(!\mainALU|Mux63~67_combout ),
	.dataf(!\mainALU|Mux63~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~18 .extended_lut = "off";
defparam \mainALU|Mux0~18 .lut_mask = 64'h04158C9D2637AEBF;
defparam \mainALU|Mux0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \mainALU|Mux63~33 (
// Equation(s):
// \mainALU|Mux63~33_combout  = ( \ALUbaseInput[12]~22_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~33 .extended_lut = "off";
defparam \mainALU|Mux63~33 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mainALU|Mux63~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \mainALU|Mux63~63 (
// Equation(s):
// \mainALU|Mux63~63_combout  = ( \ALUbaseInput[20]~23_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10]) # (\ALUbaseInput[4]~21_combout ) ) ) # ( !\ALUbaseInput[20]~23_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & \ALUbaseInput[4]~21_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[4]~21_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[20]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~63 .extended_lut = "off";
defparam \mainALU|Mux63~63 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mainALU|Mux63~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N57
cyclonev_lcell_comb \mainALU|Mux63~53 (
// Equation(s):
// \mainALU|Mux63~53_combout  = ( \ALUbaseInput[16]~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10]) # (\ALUbaseInput[0]~0_combout ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( (\ALUbaseInput[0]~0_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[0]~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[16]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~53 .extended_lut = "off";
defparam \mainALU|Mux63~53 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mainALU|Mux63~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \mainALU|Mux63~35 (
// Equation(s):
// \mainALU|Mux63~35_combout  = ( \ALUbaseInput[8]~18_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~35 .extended_lut = "off";
defparam \mainALU|Mux63~35 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mainALU|Mux63~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \mainALU|Mux0~16 (
// Equation(s):
// \mainALU|Mux0~16_combout  = ( \mainALU|Mux63~53_combout  & ( \mainALU|Mux63~35_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~63_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\mainALU|Mux63~33_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux63~53_combout  & ( \mainALU|Mux63~35_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~63_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\mainALU|Mux63~33_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) 
// ) ) # ( \mainALU|Mux63~53_combout  & ( !\mainALU|Mux63~35_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\mainALU|Mux63~63_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~33_combout ))) ) ) ) # ( !\mainALU|Mux63~53_combout  & ( !\mainALU|Mux63~35_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~63_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~33_combout )))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~33_combout ),
	.datad(!\mainALU|Mux63~63_combout ),
	.datae(!\mainALU|Mux63~53_combout ),
	.dataf(!\mainALU|Mux63~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~16 .extended_lut = "off";
defparam \mainALU|Mux0~16 .lut_mask = 64'h048C26AE159D37BF;
defparam \mainALU|Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \mainALU|Mux137~3 (
// Equation(s):
// \mainALU|Mux137~3_combout  = ( \mainALU|Mux0~18_combout  & ( \mainALU|Mux0~16_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~17_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~15_combout )))) ) ) ) # ( !\mainALU|Mux0~18_combout  & ( \mainALU|Mux0~16_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~17_combout  & 
// (\instructions|altsyncram_component|auto_generated|q_a [6]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux0~15_combout )))) ) ) ) # ( \mainALU|Mux0~18_combout 
//  & ( !\mainALU|Mux0~16_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~17_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] 
// & (((\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux0~15_combout )))) ) ) ) # ( !\mainALU|Mux0~18_combout  & ( !\mainALU|Mux0~16_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~17_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~15_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~17_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\mainALU|Mux0~15_combout ),
	.datae(!\mainALU|Mux0~18_combout ),
	.dataf(!\mainALU|Mux0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux137~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux137~3 .extended_lut = "off";
defparam \mainALU|Mux137~3 .lut_mask = 64'h0207A2A75257F2F7;
defparam \mainALU|Mux137~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \mainALU|Mux127~70 (
// Equation(s):
// \mainALU|Mux127~70_combout  = ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[29]~9_combout  & ( !\registers|Mux28~8_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux28~8_combout ),
	.datae(!\registers|Mux27~8_combout ),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~70 .extended_lut = "off";
defparam \mainALU|Mux127~70 .lut_mask = 64'h00000000FF000000;
defparam \mainALU|Mux127~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \mainALU|Mux127~64 (
// Equation(s):
// \mainALU|Mux127~64_combout  = ( \ALUbaseInput[27]~13_combout  & ( (!\registers|Mux27~8_combout  & !\registers|Mux28~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~64 .extended_lut = "off";
defparam \mainALU|Mux127~64 .lut_mask = 64'h00000000F000F000;
defparam \mainALU|Mux127~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \mainALU|Mux127~52 (
// Equation(s):
// \mainALU|Mux127~52_combout  = ( \ALUbaseInput[31]~17_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[23]~16_combout ) # (\registers|Mux28~8_combout ))) ) ) # ( !\ALUbaseInput[31]~17_combout  & ( (!\registers|Mux27~8_combout  & 
// (!\registers|Mux28~8_combout  & \ALUbaseInput[23]~16_combout )) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[23]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~52 .extended_lut = "off";
defparam \mainALU|Mux127~52 .lut_mask = 64'h080808082A2A2A2A;
defparam \mainALU|Mux127~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N27
cyclonev_lcell_comb \mainALU|Mux127~58 (
// Equation(s):
// \mainALU|Mux127~58_combout  = ( \ALUbaseInput[25]~5_combout  & ( (!\registers|Mux27~8_combout  & !\registers|Mux28~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~58 .extended_lut = "off";
defparam \mainALU|Mux127~58 .lut_mask = 64'h00000000F000F000;
defparam \mainALU|Mux127~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \mainALU|Mux127~71 (
// Equation(s):
// \mainALU|Mux127~71_combout  = ( \mainALU|Mux127~52_combout  & ( \mainALU|Mux127~58_combout  & ( (!\registers|Mux29~8_combout ) # ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~64_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~70_combout 
// ))) ) ) ) # ( !\mainALU|Mux127~52_combout  & ( \mainALU|Mux127~58_combout  & ( (!\registers|Mux29~8_combout  & (\registers|Mux30~8_combout )) # (\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~64_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux127~70_combout )))) ) ) ) # ( \mainALU|Mux127~52_combout  & ( !\mainALU|Mux127~58_combout  & ( (!\registers|Mux29~8_combout  & (!\registers|Mux30~8_combout )) # (\registers|Mux29~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~64_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~70_combout )))) ) ) ) # ( !\mainALU|Mux127~52_combout  & ( !\mainALU|Mux127~58_combout  & ( (\registers|Mux29~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~64_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~70_combout )))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux127~70_combout ),
	.datad(!\mainALU|Mux127~64_combout ),
	.datae(!\mainALU|Mux127~52_combout ),
	.dataf(!\mainALU|Mux127~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~71 .extended_lut = "off";
defparam \mainALU|Mux127~71 .lut_mask = 64'h014589CD2367ABEF;
defparam \mainALU|Mux127~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N33
cyclonev_lcell_comb \mainALU|Mux127~55 (
// Equation(s):
// \mainALU|Mux127~55_combout  = ( !\registers|Mux27~8_combout  & ( (\ALUbaseInput[24]~20_combout  & !\registers|Mux28~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[24]~20_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~55 .extended_lut = "off";
defparam \mainALU|Mux127~55 .lut_mask = 64'h0F000F0000000000;
defparam \mainALU|Mux127~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N27
cyclonev_lcell_comb \mainALU|Mux127~67 (
// Equation(s):
// \mainALU|Mux127~67_combout  = ( \ALUbaseInput[28]~24_combout  & ( (!\registers|Mux28~8_combout  & !\registers|Mux27~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~67 .extended_lut = "off";
defparam \mainALU|Mux127~67 .lut_mask = 64'h00000000F000F000;
defparam \mainALU|Mux127~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \mainALU|Mux127~61 (
// Equation(s):
// \mainALU|Mux127~61_combout  = ( \ALUbaseInput[26]~28_combout  & ( (!\registers|Mux27~8_combout  & !\registers|Mux28~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~61 .extended_lut = "off";
defparam \mainALU|Mux127~61 .lut_mask = 64'h00000000F000F000;
defparam \mainALU|Mux127~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \mainALU|Mux127~68 (
// Equation(s):
// \mainALU|Mux127~68_combout  = ( \mainALU|Mux127~61_combout  & ( \mainALU|Mux127~49_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~55_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~67_combout 
// )))) ) ) ) # ( !\mainALU|Mux127~61_combout  & ( \mainALU|Mux127~49_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux127~55_combout ))) # (\registers|Mux29~8_combout  & (((\mainALU|Mux127~67_combout  & 
// \registers|Mux30~8_combout )))) ) ) ) # ( \mainALU|Mux127~61_combout  & ( !\mainALU|Mux127~49_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~55_combout  & ((\registers|Mux30~8_combout )))) # (\registers|Mux29~8_combout  & 
// (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~67_combout )))) ) ) ) # ( !\mainALU|Mux127~61_combout  & ( !\mainALU|Mux127~49_combout  & ( (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~55_combout )) # 
// (\registers|Mux29~8_combout  & ((\mainALU|Mux127~67_combout ))))) ) ) )

	.dataa(!\mainALU|Mux127~55_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~67_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux127~61_combout ),
	.dataf(!\mainALU|Mux127~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~68 .extended_lut = "off";
defparam \mainALU|Mux127~68 .lut_mask = 64'h00473347CC47FF47;
defparam \mainALU|Mux127~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N57
cyclonev_lcell_comb \mainALU|Mux127~66 (
// Equation(s):
// \mainALU|Mux127~66_combout  = ( \registers|Mux27~8_combout  & ( \ALUbaseInput[5]~6_combout  ) ) # ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[21]~8_combout  ) )

	.dataa(gnd),
	.datab(!\ALUbaseInput[5]~6_combout ),
	.datac(!\ALUbaseInput[21]~8_combout ),
	.datad(gnd),
	.datae(!\registers|Mux27~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~66 .extended_lut = "off";
defparam \mainALU|Mux127~66 .lut_mask = 64'h0F0F33330F0F3333;
defparam \mainALU|Mux127~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N9
cyclonev_lcell_comb \mainALU|Mux127~36 (
// Equation(s):
// \mainALU|Mux127~36_combout  = ( \ALUbaseInput[13]~7_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~36 .extended_lut = "off";
defparam \mainALU|Mux127~36 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|Mux127~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \mainALU|Mux127~54 (
// Equation(s):
// \mainALU|Mux127~54_combout  = ( \ALUbaseInput[1]~1_combout  & ( (\ALUbaseInput[17]~4_combout ) # (\registers|Mux27~8_combout ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( (!\registers|Mux27~8_combout  & \ALUbaseInput[17]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux27~8_combout ),
	.datac(gnd),
	.datad(!\ALUbaseInput[17]~4_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~54 .extended_lut = "off";
defparam \mainALU|Mux127~54 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mainALU|Mux127~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N45
cyclonev_lcell_comb \mainALU|Mux127~38 (
// Equation(s):
// \mainALU|Mux127~38_combout  = (\ALUbaseInput[9]~33_combout  & !\registers|Mux27~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[9]~33_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~38 .extended_lut = "off";
defparam \mainALU|Mux127~38 .lut_mask = 64'h0F000F000F000F00;
defparam \mainALU|Mux127~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \mainALU|Mux64~18 (
// Equation(s):
// \mainALU|Mux64~18_combout  = ( \mainALU|Mux127~38_combout  & ( \registers|Mux28~8_combout  & ( (\registers|Mux29~8_combout ) # (\mainALU|Mux127~36_combout ) ) ) ) # ( !\mainALU|Mux127~38_combout  & ( \registers|Mux28~8_combout  & ( 
// (\mainALU|Mux127~36_combout  & !\registers|Mux29~8_combout ) ) ) ) # ( \mainALU|Mux127~38_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~66_combout )) # (\registers|Mux29~8_combout  & 
// ((\mainALU|Mux127~54_combout ))) ) ) ) # ( !\mainALU|Mux127~38_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~66_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~54_combout ))) ) ) )

	.dataa(!\mainALU|Mux127~66_combout ),
	.datab(!\mainALU|Mux127~36_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~54_combout ),
	.datae(!\mainALU|Mux127~38_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~18 .extended_lut = "off";
defparam \mainALU|Mux64~18 .lut_mask = 64'h505F505F30303F3F;
defparam \mainALU|Mux64~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N36
cyclonev_lcell_comb \mainALU|Mux127~47 (
// Equation(s):
// \mainALU|Mux127~47_combout  = ( \ALUbaseInput[7]~14_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~47 .extended_lut = "off";
defparam \mainALU|Mux127~47 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux127~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \mainALU|Mux127~48 (
// Equation(s):
// \mainALU|Mux127~48_combout  = ( \ALUbaseInput[11]~11_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~48 .extended_lut = "off";
defparam \mainALU|Mux127~48 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux127~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N27
cyclonev_lcell_comb \mainALU|Mux127~60 (
// Equation(s):
// \mainALU|Mux127~60_combout  = ( \ALUbaseInput[3]~10_combout  & ( (\registers|Mux27~8_combout ) # (\ALUbaseInput[19]~12_combout ) ) ) # ( !\ALUbaseInput[3]~10_combout  & ( (\ALUbaseInput[19]~12_combout  & !\registers|Mux27~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[19]~12_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~60 .extended_lut = "off";
defparam \mainALU|Mux127~60 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mainALU|Mux127~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N39
cyclonev_lcell_comb \mainALU|Mux127~46 (
// Equation(s):
// \mainALU|Mux127~46_combout  = ( \ALUbaseInput[15]~15_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~46 .extended_lut = "off";
defparam \mainALU|Mux127~46 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux127~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \mainALU|Mux64~16 (
// Equation(s):
// \mainALU|Mux64~16_combout  = ( \mainALU|Mux127~60_combout  & ( \mainALU|Mux127~46_combout  & ( (!\registers|Mux28~8_combout ) # ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~48_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~47_combout 
// ))) ) ) ) # ( !\mainALU|Mux127~60_combout  & ( \mainALU|Mux127~46_combout  & ( (!\registers|Mux28~8_combout  & (((\registers|Mux29~8_combout )))) # (\registers|Mux28~8_combout  & ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~48_combout ))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux127~47_combout )))) ) ) ) # ( \mainALU|Mux127~60_combout  & ( !\mainALU|Mux127~46_combout  & ( (!\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout )))) # (\registers|Mux28~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~48_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~47_combout )))) ) ) ) # ( !\mainALU|Mux127~60_combout  & ( !\mainALU|Mux127~46_combout  & ( (\registers|Mux28~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~48_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~47_combout )))) ) ) )

	.dataa(!\mainALU|Mux127~47_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~48_combout ),
	.datae(!\mainALU|Mux127~60_combout ),
	.dataf(!\mainALU|Mux127~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~16 .extended_lut = "off";
defparam \mainALU|Mux64~16 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \mainALU|Mux64~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N21
cyclonev_lcell_comb \mainALU|Mux127~43 (
// Equation(s):
// \mainALU|Mux127~43_combout  = ( \ALUbaseInput[10]~34_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~43 .extended_lut = "off";
defparam \mainALU|Mux127~43 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux127~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \mainALU|Mux127~57 (
// Equation(s):
// \mainALU|Mux127~57_combout  = ( \ALUbaseInput[18]~27_combout  & ( (!\registers|Mux27~8_combout ) # (\ALUbaseInput[2]~25_combout ) ) ) # ( !\ALUbaseInput[18]~27_combout  & ( (\ALUbaseInput[2]~25_combout  & \registers|Mux27~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[18]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~57 .extended_lut = "off";
defparam \mainALU|Mux127~57 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mainALU|Mux127~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \mainALU|Mux64~19 (
// Equation(s):
// \mainALU|Mux64~19_combout  = ( \mainALU|Mux127~43_combout  & ( \mainALU|Mux127~57_combout  & ( ((!\registers|Mux28~8_combout  & (\mainALU|Mux127~69_combout )) # (\registers|Mux28~8_combout  & ((\mainALU|Mux127~41_combout )))) # (\registers|Mux29~8_combout 
// ) ) ) ) # ( !\mainALU|Mux127~43_combout  & ( \mainALU|Mux127~57_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux28~8_combout  & (\mainALU|Mux127~69_combout )) # (\registers|Mux28~8_combout  & ((\mainALU|Mux127~41_combout ))))) # 
// (\registers|Mux29~8_combout  & (!\registers|Mux28~8_combout )) ) ) ) # ( \mainALU|Mux127~43_combout  & ( !\mainALU|Mux127~57_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux28~8_combout  & (\mainALU|Mux127~69_combout )) # 
// (\registers|Mux28~8_combout  & ((\mainALU|Mux127~41_combout ))))) # (\registers|Mux29~8_combout  & (\registers|Mux28~8_combout )) ) ) ) # ( !\mainALU|Mux127~43_combout  & ( !\mainALU|Mux127~57_combout  & ( (!\registers|Mux29~8_combout  & 
// ((!\registers|Mux28~8_combout  & (\mainALU|Mux127~69_combout )) # (\registers|Mux28~8_combout  & ((\mainALU|Mux127~41_combout ))))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\mainALU|Mux127~69_combout ),
	.datad(!\mainALU|Mux127~41_combout ),
	.datae(!\mainALU|Mux127~43_combout ),
	.dataf(!\mainALU|Mux127~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~19 .extended_lut = "off";
defparam \mainALU|Mux64~19 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \mainALU|Mux64~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \mainALU|Mux127~51 (
// Equation(s):
// \mainALU|Mux127~51_combout  = ( \registers|Mux27~8_combout  & ( \ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[0]~0_combout  ) ) ) # ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[16]~19_combout  ) ) # ( \registers|Mux27~8_combout  & ( 
// !\ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[0]~0_combout ),
	.datad(gnd),
	.datae(!\registers|Mux27~8_combout ),
	.dataf(!\ALUbaseInput[16]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~51 .extended_lut = "off";
defparam \mainALU|Mux127~51 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mainALU|Mux127~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \mainALU|Mux127~32 (
// Equation(s):
// \mainALU|Mux127~32_combout  = ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[12]~22_combout  ) )

	.dataa(!\ALUbaseInput[12]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~32 .extended_lut = "off";
defparam \mainALU|Mux127~32 .lut_mask = 64'h5555555500000000;
defparam \mainALU|Mux127~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N18
cyclonev_lcell_comb \mainALU|Mux127~33 (
// Equation(s):
// \mainALU|Mux127~33_combout  = ( \ALUbaseInput[8]~18_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~33 .extended_lut = "off";
defparam \mainALU|Mux127~33 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|Mux127~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N12
cyclonev_lcell_comb \mainALU|Mux127~63 (
// Equation(s):
// \mainALU|Mux127~63_combout  = ( \ALUbaseInput[20]~23_combout  & ( (!\registers|Mux27~8_combout ) # (\ALUbaseInput[4]~21_combout ) ) ) # ( !\ALUbaseInput[20]~23_combout  & ( (\ALUbaseInput[4]~21_combout  & \registers|Mux27~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[4]~21_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[20]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~63 .extended_lut = "off";
defparam \mainALU|Mux127~63 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mainALU|Mux127~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \mainALU|Mux64~17 (
// Equation(s):
// \mainALU|Mux64~17_combout  = ( \mainALU|Mux127~33_combout  & ( \mainALU|Mux127~63_combout  & ( (!\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout )) # (\mainALU|Mux127~51_combout ))) # (\registers|Mux28~8_combout  & 
// (((\mainALU|Mux127~32_combout ) # (\registers|Mux29~8_combout )))) ) ) ) # ( !\mainALU|Mux127~33_combout  & ( \mainALU|Mux127~63_combout  & ( (!\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout )) # (\mainALU|Mux127~51_combout ))) # 
// (\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout  & \mainALU|Mux127~32_combout )))) ) ) ) # ( \mainALU|Mux127~33_combout  & ( !\mainALU|Mux127~63_combout  & ( (!\registers|Mux28~8_combout  & (\mainALU|Mux127~51_combout  & 
// (\registers|Mux29~8_combout ))) # (\registers|Mux28~8_combout  & (((\mainALU|Mux127~32_combout ) # (\registers|Mux29~8_combout )))) ) ) ) # ( !\mainALU|Mux127~33_combout  & ( !\mainALU|Mux127~63_combout  & ( (!\registers|Mux28~8_combout  & 
// (\mainALU|Mux127~51_combout  & (\registers|Mux29~8_combout ))) # (\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout  & \mainALU|Mux127~32_combout )))) ) ) )

	.dataa(!\registers|Mux28~8_combout ),
	.datab(!\mainALU|Mux127~51_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~32_combout ),
	.datae(!\mainALU|Mux127~33_combout ),
	.dataf(!\mainALU|Mux127~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~17 .extended_lut = "off";
defparam \mainALU|Mux64~17 .lut_mask = 64'h02520757A2F2A7F7;
defparam \mainALU|Mux64~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \mainALU|Mux137~1 (
// Equation(s):
// \mainALU|Mux137~1_combout  = ( \mainALU|Mux64~19_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout ) # ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~18_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout )))) 
// ) ) ) # ( !\mainALU|Mux64~19_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~18_combout )) # 
// (\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))))) ) ) ) # ( \mainALU|Mux64~19_combout  & ( !\mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~18_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))))) ) ) ) # ( !\mainALU|Mux64~19_combout  & ( !\mainALU|Mux64~17_combout  & ( (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~18_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~18_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux64~16_combout ),
	.datae(!\mainALU|Mux64~19_combout ),
	.dataf(!\mainALU|Mux64~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux137~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux137~1 .extended_lut = "off";
defparam \mainALU|Mux137~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \mainALU|Mux137~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \mainALU|Mux137~2 (
// Equation(s):
// \mainALU|Mux137~2_combout  = ( \mainALU|Mux137~1_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~68_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~71_combout ))) ) ) # ( 
// !\mainALU|Mux137~1_combout  & ( (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~68_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~71_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~71_combout ),
	.datad(!\mainALU|Mux127~68_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux137~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux137~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux137~2 .extended_lut = "off";
defparam \mainALU|Mux137~2 .lut_mask = 64'h01230123CDEFCDEF;
defparam \mainALU|Mux137~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \mainALU|Mux137~4 (
// Equation(s):
// \mainALU|Mux137~4_combout  = ( \mainALU|Mux137~3_combout  & ( \mainALU|Mux137~2_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~66_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout )))) ) ) 
// ) # ( !\mainALU|Mux137~3_combout  & ( \mainALU|Mux137~2_combout  & ( (!\mainALU|Mux155~4_combout  & (!\mainALU|Mux155~3_combout )) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~66_combout )) # (\mainALU|Mux155~3_combout  
// & ((\mainALU|Mux63~79_combout ))))) ) ) ) # ( \mainALU|Mux137~3_combout  & ( !\mainALU|Mux137~2_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux155~3_combout )) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & 
// (\mainALU|Mux63~66_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout ))))) ) ) ) # ( !\mainALU|Mux137~3_combout  & ( !\mainALU|Mux137~2_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & 
// (\mainALU|Mux63~66_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout ))))) ) ) )

	.dataa(!\mainALU|Mux155~4_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux63~66_combout ),
	.datad(!\mainALU|Mux63~79_combout ),
	.datae(!\mainALU|Mux137~3_combout ),
	.dataf(!\mainALU|Mux137~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux137~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux137~4 .extended_lut = "off";
defparam \mainALU|Mux137~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \mainALU|Mux137~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N51
cyclonev_lcell_comb \mainALU|Mux142~1 (
// Equation(s):
// \mainALU|Mux142~1_combout  = ( \controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[0]~1_combout  & (!\controller|ALUControl[1]~6_combout  $ (!\controller|ALUControl[3]~3_combout ))) ) ) # ( !\controller|ALUControl[2]~7_combout  & ( 
// (!\controller|ALUControl[0]~1_combout ) # ((\controller|ALUControl[1]~6_combout  & \controller|ALUControl[3]~3_combout )) ) )

	.dataa(!\controller|ALUControl[1]~6_combout ),
	.datab(gnd),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~1 .extended_lut = "off";
defparam \mainALU|Mux142~1 .lut_mask = 64'hF0F5F0F550A050A0;
defparam \mainALU|Mux142~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N9
cyclonev_lcell_comb \mainALU|Mux142~0 (
// Equation(s):
// \mainALU|Mux142~0_combout  = ( \controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[1]~6_combout  & ((\controller|ALUControl[0]~1_combout ))) # (\controller|ALUControl[1]~6_combout  & (!\controller|ALUControl[2]~7_combout )) ) ) # ( 
// !\controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[0]~1_combout  & ((\controller|ALUControl[1]~6_combout ))) # (\controller|ALUControl[0]~1_combout  & (!\controller|ALUControl[2]~7_combout  & !\controller|ALUControl[1]~6_combout )) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(gnd),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~0 .extended_lut = "off";
defparam \mainALU|Mux142~0 .lut_mask = 64'h22CC22CC33AA33AA;
defparam \mainALU|Mux142~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \mainALU|Mux137~0 (
// Equation(s):
// \mainALU|Mux137~0_combout  = ( \ALUbaseInput[22]~31_combout  & ( \mainALU|Add0~89_sumout  & ( ((\mainALU|Mux142~1_combout  & \registers|Mux9~10_combout )) # (\mainALU|Mux142~0_combout ) ) ) ) # ( !\ALUbaseInput[22]~31_combout  & ( \mainALU|Add0~89_sumout  
// & ( (\mainALU|Mux142~0_combout  & ((\registers|Mux9~10_combout ) # (\mainALU|Mux142~1_combout ))) ) ) ) # ( \ALUbaseInput[22]~31_combout  & ( !\mainALU|Add0~89_sumout  & ( (!\mainALU|Mux142~1_combout  & ((\mainALU|Mux142~0_combout ))) # 
// (\mainALU|Mux142~1_combout  & (\registers|Mux9~10_combout  & !\mainALU|Mux142~0_combout )) ) ) ) # ( !\ALUbaseInput[22]~31_combout  & ( !\mainALU|Add0~89_sumout  & ( (!\mainALU|Mux142~1_combout  & (\registers|Mux9~10_combout  & \mainALU|Mux142~0_combout 
// )) ) ) )

	.dataa(!\mainALU|Mux142~1_combout ),
	.datab(!\registers|Mux9~10_combout ),
	.datac(gnd),
	.datad(!\mainALU|Mux142~0_combout ),
	.datae(!\ALUbaseInput[22]~31_combout ),
	.dataf(!\mainALU|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux137~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux137~0 .extended_lut = "off";
defparam \mainALU|Mux137~0 .lut_mask = 64'h002211AA007711FF;
defparam \mainALU|Mux137~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \mainALU|Mux137~5 (
// Equation(s):
// \mainALU|Mux137~5_combout  = ( !\mainALU|Mux142~8_combout  & ( ((!\mainALU|Mux142~7_combout  & (\mainALU|Mux137~0_combout )) # (\mainALU|Mux142~7_combout  & (((\mainALU|Mux137~4_combout ))))) ) ) # ( \mainALU|Mux142~8_combout  & ( 
// (!\mainALU|Mux142~7_combout  & (((!\registers|Mux9~10_combout  & (!\ALUbaseInput[22]~31_combout ))))) # (\mainALU|Mux142~7_combout  & (\ALUbaseInput[6]~29_combout )) ) )

	.dataa(!\ALUbaseInput[6]~29_combout ),
	.datab(!\mainALU|Mux142~7_combout ),
	.datac(!\registers|Mux9~10_combout ),
	.datad(!\ALUbaseInput[22]~31_combout ),
	.datae(!\mainALU|Mux142~8_combout ),
	.dataf(!\mainALU|Mux137~4_combout ),
	.datag(!\mainALU|Mux137~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux137~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux137~5 .extended_lut = "on";
defparam \mainALU|Mux137~5 .lut_mask = 64'h0C0CD1113F3FD111;
defparam \mainALU|Mux137~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N0
cyclonev_lcell_comb \mainALU|Mux145~4 (
// Equation(s):
// \mainALU|Mux145~4_combout  = ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[3]~3_combout  & ((!\registers|Mux17~8_combout  & (\controller|ALUControl[0]~1_combout  & 
// \ALUbaseInput[14]~30_combout )) # (\registers|Mux17~8_combout  & ((\ALUbaseInput[14]~30_combout ) # (\controller|ALUControl[0]~1_combout )))))) # (\controller|ALUControl[2]~7_combout  & (!\registers|Mux17~8_combout  & (!\controller|ALUControl[0]~1_combout 
//  & (!\ALUbaseInput[14]~30_combout  & \controller|ALUControl[3]~3_combout )))) ) ) # ( \controller|ALUControl[1]~6_combout  & ( ((!\controller|ALUControl[0]~1_combout  & (\mainALU|Add0~57_sumout  & ((!\controller|ALUControl[3]~3_combout ))))) ) )

	.dataa(!\registers|Mux17~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Add0~57_sumout ),
	.datad(!\controller|ALUControl[2]~7_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\controller|ALUControl[3]~3_combout ),
	.datag(!\ALUbaseInput[14]~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux145~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux145~4 .extended_lut = "on";
defparam \mainALU|Mux145~4 .lut_mask = 64'h17000C0C00800000;
defparam \mainALU|Mux145~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N36
cyclonev_lcell_comb \mainALU|Add0~45 (
// Equation(s):
// \mainALU|Add0~45_sumout  = SUM(( \registers|Mux20~8_combout  ) + ( !\ALUbaseInput[11]~11_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~42  ))
// \mainALU|Add0~46  = CARRY(( \registers|Mux20~8_combout  ) + ( !\ALUbaseInput[11]~11_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~42  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[11]~11_combout ),
	.datad(!\registers|Mux20~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~45_sumout ),
	.cout(\mainALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~45 .extended_lut = "off";
defparam \mainALU|Add0~45 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \mainALU|Mux148~5 (
// Equation(s):
// \mainALU|Mux148~5_combout  = ( \ALUbaseInput[11]~11_combout  & ( (\mainALU|Mux155~5_combout  & \mainALU|Add0~45_sumout ) ) ) # ( !\ALUbaseInput[11]~11_combout  & ( (!\mainALU|Mux155~5_combout  & (\mainALU|Mux156~7_combout  & ((!\registers|Mux20~8_combout 
// )))) # (\mainALU|Mux155~5_combout  & (((\mainALU|Mux156~7_combout  & !\registers|Mux20~8_combout )) # (\mainALU|Add0~45_sumout ))) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux156~7_combout ),
	.datac(!\mainALU|Add0~45_sumout ),
	.datad(!\registers|Mux20~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux148~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux148~5 .extended_lut = "off";
defparam \mainALU|Mux148~5 .lut_mask = 64'h3705370505050505;
defparam \mainALU|Mux148~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \mainALU|Mux63~23 (
// Equation(s):
// \mainALU|Mux63~23_combout  = ( \ALUbaseInput[22]~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\ALUbaseInput[14]~30_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[30]~32_combout ))) ) ) # ( !\ALUbaseInput[22]~31_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[14]~30_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[30]~32_combout 
// )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[30]~32_combout ),
	.datad(!\ALUbaseInput[14]~30_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[22]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~23 .extended_lut = "off";
defparam \mainALU|Mux63~23 .lut_mask = 64'h048C048C26AE26AE;
defparam \mainALU|Mux63~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \mainALU|Mux63~42 (
// Equation(s):
// \mainALU|Mux63~42_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux63~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~27_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~41_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux63~31_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a 
// [8]) # (\mainALU|Mux63~23_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( !\mainALU|Mux63~31_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~27_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~41_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( !\mainALU|Mux63~31_combout  & ( (\mainALU|Mux63~23_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) )

	.dataa(!\mainALU|Mux63~27_combout ),
	.datab(!\mainALU|Mux63~23_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\mainALU|Mux63~41_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\mainALU|Mux63~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~42 .extended_lut = "off";
defparam \mainALU|Mux63~42 .lut_mask = 64'h3030505F3F3F505F;
defparam \mainALU|Mux63~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \mainALU|Mux64~12 (
// Equation(s):
// \mainALU|Mux64~12_combout  = ( \registers|Mux29~8_combout  & ( \ALUbaseInput[7]~14_combout  & ( (!\registers|Mux27~8_combout  & !\registers|Mux28~8_combout ) ) ) ) # ( !\registers|Mux29~8_combout  & ( \ALUbaseInput[7]~14_combout  & ( 
// (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[11]~11_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[3]~10_combout )))) ) ) ) # ( !\registers|Mux29~8_combout  & ( !\ALUbaseInput[7]~14_combout  & ( 
// (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[11]~11_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[3]~10_combout )))) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[3]~10_combout ),
	.datad(!\ALUbaseInput[11]~11_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~12 .extended_lut = "off";
defparam \mainALU|Mux64~12 .lut_mask = 64'h028A0000028A8888;
defparam \mainALU|Mux64~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \mainALU|Mux145~0 (
// Equation(s):
// \mainALU|Mux145~0_combout  = ( \mainALU|Mux64~12_combout  & ( \mainALU|Mux64~50_combout  & ( ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~42_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~46_combout )))) # (\registers|Mux30~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~12_combout  & ( \mainALU|Mux64~50_combout  & ( (!\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux64~42_combout ))) # (\registers|Mux31~8_combout  & (((\mainALU|Mux64~46_combout  & 
// !\registers|Mux30~8_combout )))) ) ) ) # ( \mainALU|Mux64~12_combout  & ( !\mainALU|Mux64~50_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~42_combout  & ((!\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & 
// (((\registers|Mux30~8_combout ) # (\mainALU|Mux64~46_combout )))) ) ) ) # ( !\mainALU|Mux64~12_combout  & ( !\mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~42_combout )) # 
// (\registers|Mux31~8_combout  & ((\mainALU|Mux64~46_combout ))))) ) ) )

	.dataa(!\mainALU|Mux64~42_combout ),
	.datab(!\mainALU|Mux64~46_combout ),
	.datac(!\registers|Mux31~8_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~12_combout ),
	.dataf(!\mainALU|Mux64~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux145~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux145~0 .extended_lut = "off";
defparam \mainALU|Mux145~0 .lut_mask = 64'h5300530F53F053FF;
defparam \mainALU|Mux145~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N42
cyclonev_lcell_comb \mainALU|Mux127~22 (
// Equation(s):
// \mainALU|Mux127~22_combout  = ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & \ALUbaseInput[22]~31_combout ) ) ) # ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[14]~30_combout )) # 
// (\registers|Mux27~8_combout  & ((\ALUbaseInput[30]~32_combout ))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[22]~31_combout ),
	.datac(!\ALUbaseInput[14]~30_combout ),
	.datad(!\ALUbaseInput[30]~32_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~22 .extended_lut = "off";
defparam \mainALU|Mux127~22 .lut_mask = 64'h0A5F0A5F22222222;
defparam \mainALU|Mux127~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \mainALU|Mux127~40 (
// Equation(s):
// \mainALU|Mux127~40_combout  = ( \mainALU|Mux127~39_combout  & ( \mainALU|Mux127~30_combout  & ( ((!\registers|Mux30~8_combout  & (\mainALU|Mux127~22_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux127~26_combout )))) # 
// (\registers|Mux29~8_combout ) ) ) ) # ( !\mainALU|Mux127~39_combout  & ( \mainALU|Mux127~30_combout  & ( (!\registers|Mux30~8_combout  & (((\registers|Mux29~8_combout )) # (\mainALU|Mux127~22_combout ))) # (\registers|Mux30~8_combout  & 
// (((\mainALU|Mux127~26_combout  & !\registers|Mux29~8_combout )))) ) ) ) # ( \mainALU|Mux127~39_combout  & ( !\mainALU|Mux127~30_combout  & ( (!\registers|Mux30~8_combout  & (\mainALU|Mux127~22_combout  & ((!\registers|Mux29~8_combout )))) # 
// (\registers|Mux30~8_combout  & (((\registers|Mux29~8_combout ) # (\mainALU|Mux127~26_combout )))) ) ) ) # ( !\mainALU|Mux127~39_combout  & ( !\mainALU|Mux127~30_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & 
// (\mainALU|Mux127~22_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux127~26_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\mainALU|Mux127~22_combout ),
	.datac(!\mainALU|Mux127~26_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(!\mainALU|Mux127~39_combout ),
	.dataf(!\mainALU|Mux127~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~40 .extended_lut = "off";
defparam \mainALU|Mux127~40 .lut_mask = 64'h2700275527AA27FF;
defparam \mainALU|Mux127~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N57
cyclonev_lcell_comb \mainALU|Mux145~1 (
// Equation(s):
// \mainALU|Mux145~1_combout  = ( \mainALU|Mux127~40_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux145~0_combout )))) # (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux127~45_combout )))) ) ) # ( 
// !\mainALU|Mux127~40_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux145~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (\registers|Mux31~8_combout  & ((\mainALU|Mux127~45_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux145~0_combout ),
	.datad(!\mainALU|Mux127~45_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux145~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux145~1 .extended_lut = "off";
defparam \mainALU|Mux145~1 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \mainALU|Mux145~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \mainALU|Mux0~11 (
// Equation(s):
// \mainALU|Mux0~11_combout  = ( \ALUbaseInput[3]~10_combout  & ( \ALUbaseInput[11]~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[7]~14_combout )))) ) ) ) # ( !\ALUbaseInput[3]~10_combout  & ( \ALUbaseInput[11]~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[7]~14_combout )))) ) ) ) # ( \ALUbaseInput[3]~10_combout  & ( !\ALUbaseInput[11]~11_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & \ALUbaseInput[7]~14_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\ALUbaseInput[3]~10_combout  & ( !\ALUbaseInput[11]~11_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\ALUbaseInput[7]~14_combout  & !\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALUbaseInput[7]~14_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\ALUbaseInput[3]~10_combout ),
	.dataf(!\ALUbaseInput[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~11 .extended_lut = "off";
defparam \mainALU|Mux0~11 .lut_mask = 64'h020046008A00CE00;
defparam \mainALU|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \mainALU|Mux145~2 (
// Equation(s):
// \mainALU|Mux145~2_combout  = ( \mainALU|Mux0~49_combout  & ( \mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~11_combout )))) ) ) ) # ( !\mainALU|Mux0~49_combout  & ( \mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [7])))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~11_combout ))))) ) ) ) # ( \mainALU|Mux0~49_combout  & ( !\mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [7])))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~11_combout ))))) ) ) ) # ( !\mainALU|Mux0~49_combout  & ( !\mainALU|Mux0~41_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~45_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~11_combout ))))) ) ) )

	.dataa(!\mainALU|Mux0~45_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~11_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\mainALU|Mux0~49_combout ),
	.dataf(!\mainALU|Mux0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux145~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux145~2 .extended_lut = "off";
defparam \mainALU|Mux145~2 .lut_mask = 64'h110311CFDD03DDCF;
defparam \mainALU|Mux145~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \mainALU|Mux145~3 (
// Equation(s):
// \mainALU|Mux145~3_combout  = ( \mainALU|Mux145~1_combout  & ( \mainALU|Mux145~2_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~42_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~47_combout )))) ) ) 
// ) # ( !\mainALU|Mux145~1_combout  & ( \mainALU|Mux145~2_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~42_combout  & ((\mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout ) # (\mainALU|Mux63~47_combout 
// )))) ) ) ) # ( \mainALU|Mux145~1_combout  & ( !\mainALU|Mux145~2_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )) # (\mainALU|Mux63~42_combout ))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux63~47_combout  & 
// \mainALU|Mux155~4_combout )))) ) ) ) # ( !\mainALU|Mux145~1_combout  & ( !\mainALU|Mux145~2_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~42_combout )) # (\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~47_combout ))))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux63~42_combout ),
	.datac(!\mainALU|Mux63~47_combout ),
	.datad(!\mainALU|Mux155~4_combout ),
	.datae(!\mainALU|Mux145~1_combout ),
	.dataf(!\mainALU|Mux145~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux145~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux145~3 .extended_lut = "off";
defparam \mainALU|Mux145~3 .lut_mask = 64'h0027AA275527FF27;
defparam \mainALU|Mux145~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \mainALU|Mux63~19 (
// Equation(s):
// \mainALU|Mux63~19_combout  = ( \ALUbaseInput[28]~24_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[12]~22_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[20]~23_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9])) ) ) # ( 
// !\ALUbaseInput[28]~24_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[12]~22_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] 
// & ((\ALUbaseInput[20]~23_combout ))))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[12]~22_combout ),
	.datad(!\ALUbaseInput[20]~23_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~19 .extended_lut = "off";
defparam \mainALU|Mux63~19 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \mainALU|Mux63~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \mainALU|Mux63~32 (
// Equation(s):
// \mainALU|Mux63~32_combout  = ( \mainALU|Mux63~23_combout  & ( \mainALU|Mux63~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux63~19_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux63~31_combout ))) ) ) ) # ( !\mainALU|Mux63~23_combout  & ( \mainALU|Mux63~27_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux63~19_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~31_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \mainALU|Mux63~23_combout  & ( !\mainALU|Mux63~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~19_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux63~31_combout ))) ) ) ) # ( 
// !\mainALU|Mux63~23_combout  & ( !\mainALU|Mux63~27_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~19_combout  & !\instructions|altsyncram_component|auto_generated|q_a [8])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~31_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~31_combout ),
	.datac(!\mainALU|Mux63~19_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\mainALU|Mux63~23_combout ),
	.dataf(!\mainALU|Mux63~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~32 .extended_lut = "off";
defparam \mainALU|Mux63~32 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \mainALU|Mux63~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N3
cyclonev_lcell_comb \mainALU|Mux63~21 (
// Equation(s):
// \mainALU|Mux63~21_combout  = ( \ALUbaseInput[21]~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\instructions|altsyncram_component|auto_generated|q_a [9])) # (\ALUbaseInput[13]~7_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[29]~9_combout )))) ) ) # ( !\ALUbaseInput[21]~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[13]~7_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[29]~9_combout 
// ))))) ) )

	.dataa(!\ALUbaseInput[13]~7_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALUbaseInput[29]~9_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~21 .extended_lut = "off";
defparam \mainALU|Mux63~21 .lut_mask = 64'h407040704C7C4C7C;
defparam \mainALU|Mux63~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \mainALU|Mux63~17 (
// Equation(s):
// \mainALU|Mux63~17_combout  = ( \ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\ALUbaseInput[11]~11_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[27]~13_combout ))) ) ) # ( !\ALUbaseInput[19]~12_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[11]~11_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[27]~13_combout 
// )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[27]~13_combout ),
	.datad(!\ALUbaseInput[11]~11_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~17 .extended_lut = "off";
defparam \mainALU|Mux63~17 .lut_mask = 64'h048C048C26AE26AE;
defparam \mainALU|Mux63~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \mainALU|Mux63~30 (
// Equation(s):
// \mainALU|Mux63~30_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( \mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # (\mainALU|Mux63~29_combout ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [8] & ( \mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~17_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux63~21_combout )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( !\mainALU|Mux63~25_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [7] & \mainALU|Mux63~29_combout ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [8] & ( !\mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~17_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux63~21_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~29_combout ),
	.datac(!\mainALU|Mux63~21_combout ),
	.datad(!\mainALU|Mux63~17_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\mainALU|Mux63~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~30 .extended_lut = "off";
defparam \mainALU|Mux63~30 .lut_mask = 64'h05AF111105AFBBBB;
defparam \mainALU|Mux63~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N33
cyclonev_lcell_comb \mainALU|Mux127~20 (
// Equation(s):
// \mainALU|Mux127~20_combout  = ( \ALUbaseInput[29]~9_combout  & ( (!\registers|Mux28~8_combout  & (((\ALUbaseInput[13]~7_combout )) # (\registers|Mux27~8_combout ))) # (\registers|Mux28~8_combout  & (!\registers|Mux27~8_combout  & 
// ((\ALUbaseInput[21]~8_combout )))) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & (\ALUbaseInput[13]~7_combout )) # (\registers|Mux28~8_combout  & ((\ALUbaseInput[21]~8_combout ))))) ) )

	.dataa(!\registers|Mux28~8_combout ),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[13]~7_combout ),
	.datad(!\ALUbaseInput[21]~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~20 .extended_lut = "off";
defparam \mainALU|Mux127~20 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \mainALU|Mux127~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N30
cyclonev_lcell_comb \mainALU|Mux127~16 (
// Equation(s):
// \mainALU|Mux127~16_combout  = ( \ALUbaseInput[27]~13_combout  & ( (!\registers|Mux28~8_combout  & (((\ALUbaseInput[11]~11_combout )) # (\registers|Mux27~8_combout ))) # (\registers|Mux28~8_combout  & (!\registers|Mux27~8_combout  & 
// ((\ALUbaseInput[19]~12_combout )))) ) ) # ( !\ALUbaseInput[27]~13_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & (\ALUbaseInput[11]~11_combout )) # (\registers|Mux28~8_combout  & ((\ALUbaseInput[19]~12_combout ))))) ) )

	.dataa(!\registers|Mux28~8_combout ),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[11]~11_combout ),
	.datad(!\ALUbaseInput[19]~12_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~16 .extended_lut = "off";
defparam \mainALU|Mux127~16 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \mainALU|Mux127~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N27
cyclonev_lcell_comb \mainALU|Mux127~29 (
// Equation(s):
// \mainALU|Mux127~29_combout  = ( \mainALU|Mux127~28_combout  & ( \registers|Mux30~8_combout  & ( (\mainALU|Mux127~20_combout ) # (\registers|Mux29~8_combout ) ) ) ) # ( !\mainALU|Mux127~28_combout  & ( \registers|Mux30~8_combout  & ( 
// (!\registers|Mux29~8_combout  & \mainALU|Mux127~20_combout ) ) ) ) # ( \mainALU|Mux127~28_combout  & ( !\registers|Mux30~8_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~16_combout )) # (\registers|Mux29~8_combout  & 
// ((\mainALU|Mux127~24_combout ))) ) ) ) # ( !\mainALU|Mux127~28_combout  & ( !\registers|Mux30~8_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~16_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~24_combout ))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~20_combout ),
	.datac(!\mainALU|Mux127~16_combout ),
	.datad(!\mainALU|Mux127~24_combout ),
	.datae(!\mainALU|Mux127~28_combout ),
	.dataf(!\registers|Mux30~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~29 .extended_lut = "off";
defparam \mainALU|Mux127~29 .lut_mask = 64'h0A5F0A5F22227777;
defparam \mainALU|Mux127~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \mainALU|Mux64~9 (
// Equation(s):
// \mainALU|Mux64~9_combout  = ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux28~8_combout ) # (\ALUbaseInput[0]~0_combout )))) # (\registers|Mux29~8_combout  & 
// (\ALUbaseInput[4]~21_combout  & ((!\registers|Mux28~8_combout )))) ) ) ) # ( !\registers|Mux27~8_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\registers|Mux29~8_combout  & (((\ALUbaseInput[0]~0_combout  & \registers|Mux28~8_combout )))) # 
// (\registers|Mux29~8_combout  & (\ALUbaseInput[4]~21_combout  & ((!\registers|Mux28~8_combout )))) ) ) )

	.dataa(!\ALUbaseInput[4]~21_combout ),
	.datab(!\ALUbaseInput[0]~0_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(!\registers|Mux27~8_combout ),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~9 .extended_lut = "off";
defparam \mainALU|Mux64~9 .lut_mask = 64'h05300000F5300000;
defparam \mainALU|Mux64~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \mainALU|Mux64~11 (
// Equation(s):
// \mainALU|Mux64~11_combout  = ( \registers|Mux28~8_combout  & ( \ALUbaseInput[10]~34_combout  & ( (!\registers|Mux29~8_combout  & (\ALUbaseInput[2]~25_combout  & !\registers|Mux27~8_combout )) ) ) ) # ( !\registers|Mux28~8_combout  & ( 
// \ALUbaseInput[10]~34_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux29~8_combout ) # (\ALUbaseInput[6]~29_combout ))) ) ) ) # ( \registers|Mux28~8_combout  & ( !\ALUbaseInput[10]~34_combout  & ( (!\registers|Mux29~8_combout  & 
// (\ALUbaseInput[2]~25_combout  & !\registers|Mux27~8_combout )) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\ALUbaseInput[10]~34_combout  & ( (\ALUbaseInput[6]~29_combout  & (\registers|Mux29~8_combout  & !\registers|Mux27~8_combout )) ) ) )

	.dataa(!\ALUbaseInput[6]~29_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\ALUbaseInput[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~11 .extended_lut = "off";
defparam \mainALU|Mux64~11 .lut_mask = 64'h11000C00DD000C00;
defparam \mainALU|Mux64~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \mainALU|Mux64~10 (
// Equation(s):
// \mainALU|Mux64~10_combout  = ( \ALUbaseInput[1]~1_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux29~8_combout  & !\registers|Mux27~8_combout ) ) ) ) # ( \ALUbaseInput[1]~1_combout  & ( !\registers|Mux28~8_combout  & ( 
// (!\registers|Mux27~8_combout  & ((!\registers|Mux29~8_combout  & (\ALUbaseInput[9]~33_combout )) # (\registers|Mux29~8_combout  & ((\ALUbaseInput[5]~6_combout ))))) ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( !\registers|Mux28~8_combout  & ( 
// (!\registers|Mux27~8_combout  & ((!\registers|Mux29~8_combout  & (\ALUbaseInput[9]~33_combout )) # (\registers|Mux29~8_combout  & ((\ALUbaseInput[5]~6_combout ))))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\ALUbaseInput[9]~33_combout ),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\ALUbaseInput[5]~6_combout ),
	.datae(!\ALUbaseInput[1]~1_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~10 .extended_lut = "off";
defparam \mainALU|Mux64~10 .lut_mask = 64'h207020700000A0A0;
defparam \mainALU|Mux64~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \mainALU|Mux148~0 (
// Equation(s):
// \mainALU|Mux148~0_combout  = ( \mainALU|Mux64~12_combout  & ( \mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout ) # ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~11_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~9_combout ))) ) 
// ) ) # ( !\mainALU|Mux64~12_combout  & ( \mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~11_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux64~9_combout )))) ) ) ) # ( \mainALU|Mux64~12_combout  & ( !\mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~11_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~9_combout )))) ) ) ) # ( !\mainALU|Mux64~12_combout  & ( !\mainALU|Mux64~10_combout  & ( (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~11_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~9_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~9_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux64~11_combout ),
	.datae(!\mainALU|Mux64~12_combout ),
	.dataf(!\mainALU|Mux64~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux148~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux148~0 .extended_lut = "off";
defparam \mainALU|Mux148~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \mainALU|Mux148~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \mainALU|Mux127~18 (
// Equation(s):
// \mainALU|Mux127~18_combout  = ( \ALUbaseInput[28]~24_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[12]~22_combout ))) # (\registers|Mux28~8_combout  & (\ALUbaseInput[20]~23_combout )))) # 
// (\registers|Mux27~8_combout  & (!\registers|Mux28~8_combout )) ) ) # ( !\ALUbaseInput[28]~24_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux28~8_combout  & ((\ALUbaseInput[12]~22_combout ))) # (\registers|Mux28~8_combout  & 
// (\ALUbaseInput[20]~23_combout )))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[20]~23_combout ),
	.datad(!\ALUbaseInput[12]~22_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~18 .extended_lut = "off";
defparam \mainALU|Mux127~18 .lut_mask = 64'h028A028A46CE46CE;
defparam \mainALU|Mux127~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \mainALU|Mux127~31 (
// Equation(s):
// \mainALU|Mux127~31_combout  = ( \mainALU|Mux127~30_combout  & ( \mainALU|Mux127~18_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~22_combout )))) # (\registers|Mux29~8_combout  & 
// (((\registers|Mux30~8_combout )) # (\mainALU|Mux127~26_combout ))) ) ) ) # ( !\mainALU|Mux127~30_combout  & ( \mainALU|Mux127~18_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~22_combout )))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux127~26_combout  & (!\registers|Mux30~8_combout ))) ) ) ) # ( \mainALU|Mux127~30_combout  & ( !\mainALU|Mux127~18_combout  & ( (!\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout  & 
// \mainALU|Mux127~22_combout )))) # (\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux127~26_combout ))) ) ) ) # ( !\mainALU|Mux127~30_combout  & ( !\mainALU|Mux127~18_combout  & ( (!\registers|Mux29~8_combout  & 
// (((\registers|Mux30~8_combout  & \mainALU|Mux127~22_combout )))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~26_combout  & (!\registers|Mux30~8_combout ))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~26_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux127~22_combout ),
	.datae(!\mainALU|Mux127~30_combout ),
	.dataf(!\mainALU|Mux127~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~31 .extended_lut = "off";
defparam \mainALU|Mux127~31 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \mainALU|Mux127~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \mainALU|Mux148~1 (
// Equation(s):
// \mainALU|Mux148~1_combout  = ( \mainALU|Mux127~31_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux148~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~29_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~31_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux148~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux127~29_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~29_combout ),
	.datad(!\mainALU|Mux148~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux148~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux148~1 .extended_lut = "off";
defparam \mainALU|Mux148~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \mainALU|Mux148~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N45
cyclonev_lcell_comb \mainALU|Mux0~8 (
// Equation(s):
// \mainALU|Mux0~8_combout  = ( \ALUbaseInput[4]~21_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[0]~0_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\ALUbaseInput[4]~21_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # (\ALUbaseInput[0]~0_combout )))) ) ) ) # ( \ALUbaseInput[4]~21_combout  & ( !\ALUbaseInput[8]~18_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\instructions|altsyncram_component|auto_generated|q_a [8]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\ALUbaseInput[0]~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\ALUbaseInput[4]~21_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[0]~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[0]~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALUbaseInput[4]~21_combout ),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~8 .extended_lut = "off";
defparam \mainALU|Mux0~8 .lut_mask = 64'h020002888A008A88;
defparam \mainALU|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N39
cyclonev_lcell_comb \mainALU|Mux0~9 (
// Equation(s):
// \mainALU|Mux0~9_combout  = ( \ALUbaseInput[9]~33_combout  & ( \ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[1]~1_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\ALUbaseInput[9]~33_combout  & ( \ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\instructions|altsyncram_component|auto_generated|q_a [8]))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[1]~1_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \ALUbaseInput[9]~33_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # (\ALUbaseInput[1]~1_combout )))) ) ) ) # ( !\ALUbaseInput[9]~33_combout  & ( !\ALUbaseInput[5]~6_combout  & ( 
// (\ALUbaseInput[1]~1_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & !\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\ALUbaseInput[1]~1_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALUbaseInput[9]~33_combout ),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~9 .extended_lut = "off";
defparam \mainALU|Mux0~9 .lut_mask = 64'h0400C40004C0C4C0;
defparam \mainALU|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \mainALU|Mux0~10 (
// Equation(s):
// \mainALU|Mux0~10_combout  = ( \ALUbaseInput[2]~25_combout  & ( \ALUbaseInput[10]~34_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\ALUbaseInput[6]~29_combout  
// & !\instructions|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\ALUbaseInput[2]~25_combout  & ( \ALUbaseInput[10]~34_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[6]~29_combout )))) ) ) ) # ( \ALUbaseInput[2]~25_combout  & ( !\ALUbaseInput[10]~34_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[6]~29_combout  & \instructions|altsyncram_component|auto_generated|q_a [8])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]))))) ) ) ) # ( !\ALUbaseInput[2]~25_combout  & ( !\ALUbaseInput[10]~34_combout  & ( (\ALUbaseInput[6]~29_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & \instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\ALUbaseInput[6]~29_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALUbaseInput[2]~25_combout ),
	.dataf(!\ALUbaseInput[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~10 .extended_lut = "off";
defparam \mainALU|Mux0~10 .lut_mask = 64'h00403040C040F040;
defparam \mainALU|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \mainALU|Mux148~2 (
// Equation(s):
// \mainALU|Mux148~2_combout  = ( \mainALU|Mux0~10_combout  & ( \mainALU|Mux0~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~9_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~8_combout ))) ) ) ) # ( !\mainALU|Mux0~10_combout  & ( \mainALU|Mux0~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [6])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~9_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~8_combout )))) ) ) ) # ( \mainALU|Mux0~10_combout  & ( !\mainALU|Mux0~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [6])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~9_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~8_combout )))) ) ) ) # ( !\mainALU|Mux0~10_combout  & ( !\mainALU|Mux0~11_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~9_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~8_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~8_combout ),
	.datac(!\mainALU|Mux0~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mainALU|Mux0~10_combout ),
	.dataf(!\mainALU|Mux0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux148~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux148~2 .extended_lut = "off";
defparam \mainALU|Mux148~2 .lut_mask = 64'h051105BBAF11AFBB;
defparam \mainALU|Mux148~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \mainALU|Mux148~3 (
// Equation(s):
// \mainALU|Mux148~3_combout  = ( \mainALU|Mux148~1_combout  & ( \mainALU|Mux148~2_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~30_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~32_combout ))) ) ) 
// ) # ( !\mainALU|Mux148~1_combout  & ( \mainALU|Mux148~2_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~30_combout ))) # 
// (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~32_combout )))) ) ) ) # ( \mainALU|Mux148~1_combout  & ( !\mainALU|Mux148~2_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~30_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~32_combout )))) ) ) ) # ( !\mainALU|Mux148~1_combout  & ( !\mainALU|Mux148~2_combout  & ( (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~30_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~32_combout )))) ) ) )

	.dataa(!\mainALU|Mux63~32_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~30_combout ),
	.datad(!\mainALU|Mux155~3_combout ),
	.datae(!\mainALU|Mux148~1_combout ),
	.dataf(!\mainALU|Mux148~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux148~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux148~3 .extended_lut = "off";
defparam \mainALU|Mux148~3 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \mainALU|Mux148~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \mainALU|Mux148~4 (
// Equation(s):
// \mainALU|Mux148~4_combout  = ( \registers|Mux20~8_combout  & ( \mainALU|Mux148~3_combout  & ( ((!\mainALU|Mux155~1_combout  & (!\mainALU|Mux156~0_combout )) # (\mainALU|Mux155~1_combout  & ((\ALUbaseInput[11]~11_combout )))) # (\mainALU|Mux155~2_combout ) 
// ) ) ) # ( !\registers|Mux20~8_combout  & ( \mainALU|Mux148~3_combout  & ( (!\mainALU|Mux155~2_combout  & (!\mainALU|Mux156~0_combout  & (!\mainALU|Mux155~1_combout ))) # (\mainALU|Mux155~2_combout  & (((\ALUbaseInput[11]~11_combout ) # 
// (\mainALU|Mux155~1_combout )))) ) ) ) # ( \registers|Mux20~8_combout  & ( !\mainALU|Mux148~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout  & (!\mainALU|Mux156~0_combout )) # (\mainALU|Mux155~1_combout  & 
// ((\ALUbaseInput[11]~11_combout ))))) # (\mainALU|Mux155~2_combout  & (((!\mainALU|Mux155~1_combout )))) ) ) ) # ( !\registers|Mux20~8_combout  & ( !\mainALU|Mux148~3_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & 
// (!\mainALU|Mux156~0_combout )) # (\mainALU|Mux155~2_combout  & ((\ALUbaseInput[11]~11_combout ))))) ) ) )

	.dataa(!\mainALU|Mux156~0_combout ),
	.datab(!\mainALU|Mux155~2_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\ALUbaseInput[11]~11_combout ),
	.datae(!\registers|Mux20~8_combout ),
	.dataf(!\mainALU|Mux148~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux148~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux148~4 .extended_lut = "off";
defparam \mainALU|Mux148~4 .lut_mask = 64'h80B0B0BC83B3B3BF;
defparam \mainALU|Mux148~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \mainALU|Equal0~1 (
// Equation(s):
// \mainALU|Equal0~1_combout  = ( \mainALU|Mux145~3_combout  & ( \mainALU|Mux148~4_combout  & ( (!\mainALU|Mux155~10_combout  & (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux145~4_combout  & !\mainALU|Mux148~5_combout ))) ) ) ) # ( !\mainALU|Mux145~3_combout  
// & ( \mainALU|Mux148~4_combout  & ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux145~4_combout  & !\mainALU|Mux148~5_combout )) ) ) ) # ( \mainALU|Mux145~3_combout  & ( !\mainALU|Mux148~4_combout  & ( (!\mainALU|Mux155~10_combout  & 
// (!\mainALU|Mux145~4_combout  & !\mainALU|Mux148~5_combout )) ) ) ) # ( !\mainALU|Mux145~3_combout  & ( !\mainALU|Mux148~4_combout  & ( (!\mainALU|Mux145~4_combout  & !\mainALU|Mux148~5_combout ) ) ) )

	.dataa(!\mainALU|Mux155~10_combout ),
	.datab(!\mainALU|Mux156~6_combout ),
	.datac(!\mainALU|Mux145~4_combout ),
	.datad(!\mainALU|Mux148~5_combout ),
	.datae(!\mainALU|Mux145~3_combout ),
	.dataf(!\mainALU|Mux148~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~1 .extended_lut = "off";
defparam \mainALU|Equal0~1 .lut_mask = 64'hF000A000C0008000;
defparam \mainALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \mainALU|Mux63~70 (
// Equation(s):
// \mainALU|Mux63~70_combout  = ( \mainALU|Mux63~69_combout  & ( \mainALU|Mux63~61_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~57_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((\mainALU|Mux63~65_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\mainALU|Mux63~69_combout  & ( \mainALU|Mux63~61_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~57_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~65_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( \mainALU|Mux63~69_combout  & ( !\mainALU|Mux63~61_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [8] & (\mainALU|Mux63~57_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~65_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a 
// [8])) ) ) ) # ( !\mainALU|Mux63~69_combout  & ( !\mainALU|Mux63~61_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~57_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~65_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~57_combout ),
	.datad(!\mainALU|Mux63~65_combout ),
	.datae(!\mainALU|Mux63~69_combout ),
	.dataf(!\mainALU|Mux63~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~70 .extended_lut = "off";
defparam \mainALU|Mux63~70 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \mainALU|Mux63~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N54
cyclonev_lcell_comb \mainALU|Mux63~68 (
// Equation(s):
// \mainALU|Mux63~68_combout  = ( \ALUbaseInput[23]~16_combout  & ( \ALUbaseInput[7]~14_combout  ) ) # ( !\ALUbaseInput[23]~16_combout  & ( \ALUbaseInput[7]~14_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( 
// \ALUbaseInput[23]~16_combout  & ( !\ALUbaseInput[7]~14_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\ALUbaseInput[23]~16_combout ),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~68 .extended_lut = "off";
defparam \mainALU|Mux63~68 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mainALU|Mux63~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \mainALU|Mux0~19 (
// Equation(s):
// \mainALU|Mux0~19_combout  = ( \mainALU|Mux63~60_combout  & ( \mainALU|Mux63~48_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~68_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\mainALU|Mux63~50_combout )))) ) ) ) # ( !\mainALU|Mux63~60_combout  & ( \mainALU|Mux63~48_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~68_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~50_combout ))) ) ) ) # ( \mainALU|Mux63~60_combout  & ( !\mainALU|Mux63~48_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~68_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\mainALU|Mux63~50_combout )))) 
// ) ) ) # ( !\mainALU|Mux63~60_combout  & ( !\mainALU|Mux63~48_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~68_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~50_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mainALU|Mux63~50_combout ),
	.datad(!\mainALU|Mux63~68_combout ),
	.datae(!\mainALU|Mux63~60_combout ),
	.dataf(!\mainALU|Mux63~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~19 .extended_lut = "off";
defparam \mainALU|Mux0~19 .lut_mask = 64'h018945CD23AB67EF;
defparam \mainALU|Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N21
cyclonev_lcell_comb \mainALU|Mux0~21 (
// Equation(s):
// \mainALU|Mux0~21_combout  = ( \mainALU|Mux63~33_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux0~20_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~63_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\mainALU|Mux63~33_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux0~20_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [8] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~63_combout )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mainALU|Mux0~20_combout ),
	.datad(!\mainALU|Mux63~63_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux63~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~21 .extended_lut = "off";
defparam \mainALU|Mux0~21 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \mainALU|Mux0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \mainALU|Mux135~3 (
// Equation(s):
// \mainALU|Mux135~3_combout  = ( \mainALU|Mux0~21_combout  & ( \mainALU|Mux0~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~19_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~17_combout )))) ) ) ) # ( !\mainALU|Mux0~21_combout  & ( \mainALU|Mux0~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7])) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~19_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~17_combout ))))) ) ) ) # ( \mainALU|Mux0~21_combout  & ( !\mainALU|Mux0~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7])) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~19_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~17_combout ))))) ) ) ) # ( !\mainALU|Mux0~21_combout  & ( !\mainALU|Mux0~18_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~19_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~17_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~19_combout ),
	.datad(!\mainALU|Mux0~17_combout ),
	.datae(!\mainALU|Mux0~21_combout ),
	.dataf(!\mainALU|Mux0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux135~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux135~3 .extended_lut = "off";
defparam \mainALU|Mux135~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \mainALU|Mux135~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \mainALU|Mux63~75 (
// Equation(s):
// \mainALU|Mux63~75_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\ALUbaseInput[25]~5_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\ALUbaseInput[29]~9_combout )))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [8] & (\ALUbaseInput[27]~13_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\ALUbaseInput[31]~17_combout )))))) ) )

	.dataa(!\mainALU|Mux31~2_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALUbaseInput[27]~13_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(!\ALUbaseInput[25]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~75 .extended_lut = "on";
defparam \mainALU|Mux63~75 .lut_mask = 64'h0404041515150415;
defparam \mainALU|Mux63~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N21
cyclonev_lcell_comb \mainALU|Mux64~22 (
// Equation(s):
// \mainALU|Mux64~22_combout  = ( \mainALU|Mux127~63_combout  & ( \mainALU|Mux127~32_combout  & ( (\mainALU|Mux64~21_combout ) # (\registers|Mux29~8_combout ) ) ) ) # ( !\mainALU|Mux127~63_combout  & ( \mainALU|Mux127~32_combout  & ( 
// (!\registers|Mux29~8_combout  & ((\mainALU|Mux64~21_combout ))) # (\registers|Mux29~8_combout  & (\registers|Mux28~8_combout )) ) ) ) # ( \mainALU|Mux127~63_combout  & ( !\mainALU|Mux127~32_combout  & ( (!\registers|Mux29~8_combout  & 
// ((\mainALU|Mux64~21_combout ))) # (\registers|Mux29~8_combout  & (!\registers|Mux28~8_combout )) ) ) ) # ( !\mainALU|Mux127~63_combout  & ( !\mainALU|Mux127~32_combout  & ( (!\registers|Mux29~8_combout  & \mainALU|Mux64~21_combout ) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(gnd),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\mainALU|Mux64~21_combout ),
	.datae(!\mainALU|Mux127~63_combout ),
	.dataf(!\mainALU|Mux127~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~22 .extended_lut = "off";
defparam \mainALU|Mux64~22 .lut_mask = 64'h00AA50FA05AF55FF;
defparam \mainALU|Mux64~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \mainALU|Mux127~72 (
// Equation(s):
// \mainALU|Mux127~72_combout  = (!\registers|Mux27~8_combout  & (\ALUbaseInput[23]~16_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[7]~14_combout )))

	.dataa(!\ALUbaseInput[23]~16_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[7]~14_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~72 .extended_lut = "off";
defparam \mainALU|Mux127~72 .lut_mask = 64'h550F550F550F550F;
defparam \mainALU|Mux127~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \mainALU|Mux64~20 (
// Equation(s):
// \mainALU|Mux64~20_combout  = ( \mainALU|Mux127~60_combout  & ( \mainALU|Mux127~48_combout  & ( ((!\registers|Mux28~8_combout  & ((\mainALU|Mux127~72_combout ))) # (\registers|Mux28~8_combout  & (\mainALU|Mux127~46_combout ))) # (\registers|Mux29~8_combout 
// ) ) ) ) # ( !\mainALU|Mux127~60_combout  & ( \mainALU|Mux127~48_combout  & ( (!\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout  & \mainALU|Mux127~72_combout )))) # (\registers|Mux28~8_combout  & (((\registers|Mux29~8_combout )) # 
// (\mainALU|Mux127~46_combout ))) ) ) ) # ( \mainALU|Mux127~60_combout  & ( !\mainALU|Mux127~48_combout  & ( (!\registers|Mux28~8_combout  & (((\mainALU|Mux127~72_combout ) # (\registers|Mux29~8_combout )))) # (\registers|Mux28~8_combout  & 
// (\mainALU|Mux127~46_combout  & (!\registers|Mux29~8_combout ))) ) ) ) # ( !\mainALU|Mux127~60_combout  & ( !\mainALU|Mux127~48_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux28~8_combout  & ((\mainALU|Mux127~72_combout ))) # 
// (\registers|Mux28~8_combout  & (\mainALU|Mux127~46_combout )))) ) ) )

	.dataa(!\registers|Mux28~8_combout ),
	.datab(!\mainALU|Mux127~46_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~72_combout ),
	.datae(!\mainALU|Mux127~60_combout ),
	.dataf(!\mainALU|Mux127~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~20 .extended_lut = "off";
defparam \mainALU|Mux64~20 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \mainALU|Mux64~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \mainALU|Mux135~1 (
// Equation(s):
// \mainALU|Mux135~1_combout  = ( \registers|Mux30~8_combout  & ( \mainALU|Mux64~19_combout  & ( (!\registers|Mux31~8_combout ) # (\mainALU|Mux64~18_combout ) ) ) ) # ( !\registers|Mux30~8_combout  & ( \mainALU|Mux64~19_combout  & ( 
// (!\registers|Mux31~8_combout  & (\mainALU|Mux64~22_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~20_combout ))) ) ) ) # ( \registers|Mux30~8_combout  & ( !\mainALU|Mux64~19_combout  & ( (\registers|Mux31~8_combout  & 
// \mainALU|Mux64~18_combout ) ) ) ) # ( !\registers|Mux30~8_combout  & ( !\mainALU|Mux64~19_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~22_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~20_combout ))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~18_combout ),
	.datac(!\mainALU|Mux64~22_combout ),
	.datad(!\mainALU|Mux64~20_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\mainALU|Mux64~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux135~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux135~1 .extended_lut = "off";
defparam \mainALU|Mux135~1 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \mainALU|Mux135~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N51
cyclonev_lcell_comb \mainALU|Mux127~75 (
// Equation(s):
// \mainALU|Mux127~75_combout  = ( \ALUbaseInput[31]~17_combout  & ( (!\registers|Mux28~8_combout  & !\registers|Mux27~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~75 .extended_lut = "off";
defparam \mainALU|Mux127~75 .lut_mask = 64'h00000000F000F000;
defparam \mainALU|Mux127~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \mainALU|Mux127~76 (
// Equation(s):
// \mainALU|Mux127~76_combout  = ( \mainALU|Mux127~58_combout  & ( \mainALU|Mux127~75_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux127~64_combout ))) # (\registers|Mux29~8_combout  & 
// (((\registers|Mux30~8_combout ) # (\mainALU|Mux127~70_combout )))) ) ) ) # ( !\mainALU|Mux127~58_combout  & ( \mainALU|Mux127~75_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~64_combout  & ((\registers|Mux30~8_combout )))) # 
// (\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout ) # (\mainALU|Mux127~70_combout )))) ) ) ) # ( \mainALU|Mux127~58_combout  & ( !\mainALU|Mux127~75_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout )) # 
// (\mainALU|Mux127~64_combout ))) # (\registers|Mux29~8_combout  & (((\mainALU|Mux127~70_combout  & !\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux127~58_combout  & ( !\mainALU|Mux127~75_combout  & ( (!\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~64_combout  & ((\registers|Mux30~8_combout )))) # (\registers|Mux29~8_combout  & (((\mainALU|Mux127~70_combout  & !\registers|Mux30~8_combout )))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~64_combout ),
	.datac(!\mainALU|Mux127~70_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux127~58_combout ),
	.dataf(!\mainALU|Mux127~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~76 .extended_lut = "off";
defparam \mainALU|Mux127~76 .lut_mask = 64'h0522AF220577AF77;
defparam \mainALU|Mux127~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \mainALU|Mux127~73 (
// Equation(s):
// \mainALU|Mux127~73_combout  = ( !\registers|Mux28~8_combout  & ( (\ALUbaseInput[30]~32_combout  & !\registers|Mux27~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[30]~32_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~73 .extended_lut = "off";
defparam \mainALU|Mux127~73 .lut_mask = 64'h0F000F0000000000;
defparam \mainALU|Mux127~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \mainALU|Mux127~74 (
// Equation(s):
// \mainALU|Mux127~74_combout  = ( \mainALU|Mux127~67_combout  & ( \mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux127~55_combout ))) # (\registers|Mux29~8_combout  & 
// (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~73_combout )))) ) ) ) # ( !\mainALU|Mux127~67_combout  & ( \mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux127~55_combout ))) # 
// (\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout  & \mainALU|Mux127~73_combout )))) ) ) ) # ( \mainALU|Mux127~67_combout  & ( !\mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~55_combout  & 
// (!\registers|Mux30~8_combout ))) # (\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~73_combout )))) ) ) ) # ( !\mainALU|Mux127~67_combout  & ( !\mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~55_combout  & (!\registers|Mux30~8_combout ))) # (\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout  & \mainALU|Mux127~73_combout )))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~55_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux127~73_combout ),
	.datae(!\mainALU|Mux127~67_combout ),
	.dataf(!\mainALU|Mux127~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~74 .extended_lut = "off";
defparam \mainALU|Mux127~74 .lut_mask = 64'h202570752A2F7A7F;
defparam \mainALU|Mux127~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N9
cyclonev_lcell_comb \mainALU|Mux135~2 (
// Equation(s):
// \mainALU|Mux135~2_combout  = ( \mainALU|Mux127~74_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux135~1_combout )))) # (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux127~76_combout )))) ) ) # ( 
// !\mainALU|Mux127~74_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux135~1_combout )))) # (\controller|ALUControl[0]~1_combout  & (\registers|Mux31~8_combout  & ((\mainALU|Mux127~76_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux135~1_combout ),
	.datad(!\mainALU|Mux127~76_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux135~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux135~2 .extended_lut = "off";
defparam \mainALU|Mux135~2 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \mainALU|Mux135~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \mainALU|Mux135~4 (
// Equation(s):
// \mainALU|Mux135~4_combout  = ( \mainALU|Mux63~75_combout  & ( \mainALU|Mux135~2_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )) # (\mainALU|Mux63~70_combout ))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout ) # 
// (\mainALU|Mux135~3_combout )))) ) ) ) # ( !\mainALU|Mux63~75_combout  & ( \mainALU|Mux135~2_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )) # (\mainALU|Mux63~70_combout ))) # (\mainALU|Mux155~3_combout  & 
// (((\mainALU|Mux135~3_combout  & !\mainALU|Mux155~4_combout )))) ) ) ) # ( \mainALU|Mux63~75_combout  & ( !\mainALU|Mux135~2_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~70_combout  & ((\mainALU|Mux155~4_combout )))) # 
// (\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout ) # (\mainALU|Mux135~3_combout )))) ) ) ) # ( !\mainALU|Mux63~75_combout  & ( !\mainALU|Mux135~2_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~70_combout  & 
// ((\mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux135~3_combout  & !\mainALU|Mux155~4_combout )))) ) ) )

	.dataa(!\mainALU|Mux63~70_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux135~3_combout ),
	.datad(!\mainALU|Mux155~4_combout ),
	.datae(!\mainALU|Mux63~75_combout ),
	.dataf(!\mainALU|Mux135~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux135~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux135~4 .extended_lut = "off";
defparam \mainALU|Mux135~4 .lut_mask = 64'h03440377CF44CF77;
defparam \mainALU|Mux135~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \mainALU|Mux135~0 (
// Equation(s):
// \mainALU|Mux135~0_combout  = ( \registers|Mux7~10_combout  & ( \mainALU|Add0~97_sumout  & ( ((\mainALU|Mux142~1_combout  & \ALUbaseInput[24]~20_combout )) # (\mainALU|Mux142~0_combout ) ) ) ) # ( !\registers|Mux7~10_combout  & ( \mainALU|Add0~97_sumout  & 
// ( (\mainALU|Mux142~0_combout  & ((\ALUbaseInput[24]~20_combout ) # (\mainALU|Mux142~1_combout ))) ) ) ) # ( \registers|Mux7~10_combout  & ( !\mainALU|Add0~97_sumout  & ( (!\mainALU|Mux142~1_combout  & ((\mainALU|Mux142~0_combout ))) # 
// (\mainALU|Mux142~1_combout  & (\ALUbaseInput[24]~20_combout  & !\mainALU|Mux142~0_combout )) ) ) ) # ( !\registers|Mux7~10_combout  & ( !\mainALU|Add0~97_sumout  & ( (!\mainALU|Mux142~1_combout  & (\ALUbaseInput[24]~20_combout  & \mainALU|Mux142~0_combout 
// )) ) ) )

	.dataa(!\mainALU|Mux142~1_combout ),
	.datab(!\ALUbaseInput[24]~20_combout ),
	.datac(gnd),
	.datad(!\mainALU|Mux142~0_combout ),
	.datae(!\registers|Mux7~10_combout ),
	.dataf(!\mainALU|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux135~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux135~0 .extended_lut = "off";
defparam \mainALU|Mux135~0 .lut_mask = 64'h002211AA007711FF;
defparam \mainALU|Mux135~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \mainALU|Mux135~5 (
// Equation(s):
// \mainALU|Mux135~5_combout  = ( !\mainALU|Mux142~8_combout  & ( (!\mainALU|Mux142~7_combout  & (((\mainALU|Mux135~0_combout )))) # (\mainALU|Mux142~7_combout  & ((((\mainALU|Mux135~4_combout ))))) ) ) # ( \mainALU|Mux142~8_combout  & ( 
// (!\mainALU|Mux142~7_combout  & (((!\registers|Mux7~10_combout  & (!\ALUbaseInput[24]~20_combout ))))) # (\mainALU|Mux142~7_combout  & (\ALUbaseInput[8]~18_combout )) ) )

	.dataa(!\mainALU|Mux142~7_combout ),
	.datab(!\ALUbaseInput[8]~18_combout ),
	.datac(!\registers|Mux7~10_combout ),
	.datad(!\ALUbaseInput[24]~20_combout ),
	.datae(!\mainALU|Mux142~8_combout ),
	.dataf(!\mainALU|Mux135~4_combout ),
	.datag(!\mainALU|Mux135~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux135~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux135~5 .extended_lut = "on";
defparam \mainALU|Mux135~5 .lut_mask = 64'h0A0AB1115F5FB111;
defparam \mainALU|Mux135~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \mainALU|Mux131~5 (
// Equation(s):
// \mainALU|Mux131~5_combout  = ( \controller|ALUControl[0]~1_combout  & ( \registers|Mux3~10_combout  & ( !\controller|ALUControl[3]~3_combout  ) ) ) # ( !\controller|ALUControl[0]~1_combout  & ( \registers|Mux3~10_combout  & ( 
// (!\controller|ALUControl[3]~3_combout  & ((\ALUbaseInput[28]~24_combout ) # (\controller|ALUControl[1]~6_combout ))) ) ) ) # ( \controller|ALUControl[0]~1_combout  & ( !\registers|Mux3~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & 
// ((\ALUbaseInput[28]~24_combout ) # (\controller|ALUControl[1]~6_combout ))) ) ) ) # ( !\controller|ALUControl[0]~1_combout  & ( !\registers|Mux3~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & \controller|ALUControl[1]~6_combout ) ) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\ALUbaseInput[28]~24_combout ),
	.datad(gnd),
	.datae(!\controller|ALUControl[0]~1_combout ),
	.dataf(!\registers|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~5 .extended_lut = "off";
defparam \mainALU|Mux131~5 .lut_mask = 64'h22222A2A2A2AAAAA;
defparam \mainALU|Mux131~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N45
cyclonev_lcell_comb \mainALU|Mux143~4 (
// Equation(s):
// \mainALU|Mux143~4_combout  = ( \controller|ALUControl[0]~1_combout  & ( !\controller|ALUControl[2]~7_combout  ) ) # ( !\controller|ALUControl[0]~1_combout  & ( (!\controller|ALUControl[2]~7_combout  & ((!\controller|ALUControl[1]~6_combout ) # 
// (\controller|ALUControl[3]~3_combout ))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(gnd),
	.datac(!\controller|ALUControl[2]~7_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~4 .extended_lut = "off";
defparam \mainALU|Mux143~4 .lut_mask = 64'hF050F050F0F0F0F0;
defparam \mainALU|Mux143~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N33
cyclonev_lcell_comb \mainALU|Mux131~1 (
// Equation(s):
// \mainALU|Mux131~1_combout  = ( \ALUbaseInput[28]~24_combout  & ( \registers|Mux31~8_combout  & ( (!\registers|Mux30~8_combout  & (\ALUbaseInput[29]~9_combout )) # (\registers|Mux30~8_combout  & ((\ALUbaseInput[31]~17_combout ))) ) ) ) # ( 
// !\ALUbaseInput[28]~24_combout  & ( \registers|Mux31~8_combout  & ( (!\registers|Mux30~8_combout  & (\ALUbaseInput[29]~9_combout )) # (\registers|Mux30~8_combout  & ((\ALUbaseInput[31]~17_combout ))) ) ) ) # ( \ALUbaseInput[28]~24_combout  & ( 
// !\registers|Mux31~8_combout  & ( (!\registers|Mux30~8_combout ) # (\ALUbaseInput[30]~32_combout ) ) ) ) # ( !\ALUbaseInput[28]~24_combout  & ( !\registers|Mux31~8_combout  & ( (\registers|Mux30~8_combout  & \ALUbaseInput[30]~32_combout ) ) ) )

	.dataa(!\ALUbaseInput[29]~9_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\ALUbaseInput[30]~32_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(!\ALUbaseInput[28]~24_combout ),
	.dataf(!\registers|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~1 .extended_lut = "off";
defparam \mainALU|Mux131~1 .lut_mask = 64'h0303CFCF44774477;
defparam \mainALU|Mux131~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \mainALU|Mux64~24 (
// Equation(s):
// \mainALU|Mux64~24_combout  = ( \mainALU|Mux127~36_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux64~23_combout )) # (\registers|Mux29~8_combout  & (((\mainALU|Mux127~66_combout ) # (\registers|Mux28~8_combout )))) ) ) # ( 
// !\mainALU|Mux127~36_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux64~23_combout )) # (\registers|Mux29~8_combout  & (((!\registers|Mux28~8_combout  & \mainALU|Mux127~66_combout )))) ) )

	.dataa(!\mainALU|Mux64~23_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~66_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~24 .extended_lut = "off";
defparam \mainALU|Mux64~24 .lut_mask = 64'h505C505C535F535F;
defparam \mainALU|Mux64~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N6
cyclonev_lcell_comb \mainALU|Mux131~0 (
// Equation(s):
// \mainALU|Mux131~0_combout  = ( \mainALU|Mux64~24_combout  & ( \mainALU|Mux64~26_combout  & ( ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~31_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~29_combout )))) # (\registers|Mux30~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~24_combout  & ( \mainALU|Mux64~26_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~31_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~29_combout ))))) # 
// (\registers|Mux30~8_combout  & (!\registers|Mux31~8_combout )) ) ) ) # ( \mainALU|Mux64~24_combout  & ( !\mainALU|Mux64~26_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~31_combout )) # 
// (\registers|Mux31~8_combout  & ((\mainALU|Mux64~29_combout ))))) # (\registers|Mux30~8_combout  & (\registers|Mux31~8_combout )) ) ) ) # ( !\mainALU|Mux64~24_combout  & ( !\mainALU|Mux64~26_combout  & ( (!\registers|Mux30~8_combout  & 
// ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~31_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~29_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux64~31_combout ),
	.datad(!\mainALU|Mux64~29_combout ),
	.datae(!\mainALU|Mux64~24_combout ),
	.dataf(!\mainALU|Mux64~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~0 .extended_lut = "off";
defparam \mainALU|Mux131~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \mainALU|Mux131~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N21
cyclonev_lcell_comb \mainALU|Mux131~2 (
// Equation(s):
// \mainALU|Mux131~2_combout  = ( \mainALU|Mux64~0_combout  & ( (!\controller|ALUControl[0]~1_combout  & ((\mainALU|Mux131~0_combout ))) # (\controller|ALUControl[0]~1_combout  & (\mainALU|Mux131~1_combout )) ) ) # ( !\mainALU|Mux64~0_combout  & ( 
// (!\controller|ALUControl[0]~1_combout  & \mainALU|Mux131~0_combout ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\mainALU|Mux131~1_combout ),
	.datac(!\mainALU|Mux131~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mainALU|Mux64~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~2 .extended_lut = "off";
defparam \mainALU|Mux131~2 .lut_mask = 64'h0A0A0A0A1B1B1B1B;
defparam \mainALU|Mux131~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N48
cyclonev_lcell_comb \mainALU|Mux63~73 (
// Equation(s):
// \mainALU|Mux63~73_combout  = ( \ALUbaseInput[30]~32_combout  & ( (\mainALU|Mux31~0_combout  & ((\ALUbaseInput[28]~24_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) # ( !\ALUbaseInput[30]~32_combout  & ( 
// (\mainALU|Mux31~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [7] & \ALUbaseInput[28]~24_combout )) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux31~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\ALUbaseInput[28]~24_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~73 .extended_lut = "off";
defparam \mainALU|Mux63~73 .lut_mask = 64'h0030003003330333;
defparam \mainALU|Mux63~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \mainALU|Mux0~23 (
// Equation(s):
// \mainALU|Mux0~23_combout  = ( \mainALU|Mux0~22_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~64_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~38_combout ))) ) ) # ( !\mainALU|Mux0~22_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((\mainALU|Mux63~64_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~38_combout )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\mainALU|Mux63~38_combout ),
	.datad(!\mainALU|Mux63~64_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~23 .extended_lut = "off";
defparam \mainALU|Mux0~23 .lut_mask = 64'h01450145ABEFABEF;
defparam \mainALU|Mux0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \mainALU|Mux131~3 (
// Equation(s):
// \mainALU|Mux131~3_combout  = ( \mainALU|Mux0~25_combout  & ( \mainALU|Mux0~30_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~28_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~23_combout )))) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( \mainALU|Mux0~30_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((\mainALU|Mux0~28_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~23_combout )))) ) ) 
// ) # ( \mainALU|Mux0~25_combout  & ( !\mainALU|Mux0~30_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~28_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((\mainALU|Mux0~23_combout )))) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( !\mainALU|Mux0~30_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~28_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~23_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~28_combout ),
	.datad(!\mainALU|Mux0~23_combout ),
	.datae(!\mainALU|Mux0~25_combout ),
	.dataf(!\mainALU|Mux0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~3 .extended_lut = "off";
defparam \mainALU|Mux131~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \mainALU|Mux131~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N36
cyclonev_lcell_comb \mainALU|Mux131~4 (
// Equation(s):
// \mainALU|Mux131~4_combout  = ( \mainALU|Mux63~73_combout  & ( \mainALU|Mux131~3_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )) # (\mainALU|Mux131~2_combout ))) # (\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout ) # 
// (\mainALU|Mux63~74_combout )))) ) ) ) # ( !\mainALU|Mux63~73_combout  & ( \mainALU|Mux131~3_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )) # (\mainALU|Mux131~2_combout ))) # (\mainALU|Mux155~4_combout  & 
// (((\mainALU|Mux155~3_combout  & \mainALU|Mux63~74_combout )))) ) ) ) # ( \mainALU|Mux63~73_combout  & ( !\mainALU|Mux131~3_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux131~2_combout  & (!\mainALU|Mux155~3_combout ))) # 
// (\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout ) # (\mainALU|Mux63~74_combout )))) ) ) ) # ( !\mainALU|Mux63~73_combout  & ( !\mainALU|Mux131~3_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux131~2_combout  & 
// (!\mainALU|Mux155~3_combout ))) # (\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout  & \mainALU|Mux63~74_combout )))) ) ) )

	.dataa(!\mainALU|Mux131~2_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux155~3_combout ),
	.datad(!\mainALU|Mux63~74_combout ),
	.datae(!\mainALU|Mux63~73_combout ),
	.dataf(!\mainALU|Mux131~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~4 .extended_lut = "off";
defparam \mainALU|Mux131~4 .lut_mask = 64'h404370734C4F7C7F;
defparam \mainALU|Mux131~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N39
cyclonev_lcell_comb \mainALU|Mux131~6 (
// Equation(s):
// \mainALU|Mux131~6_combout  = ( \ALUbaseInput[12]~22_combout  & ( (\controller|ALUControl[2]~7_combout  & ((!\controller|ALUControl[1]~6_combout  & ((!\controller|ALUControl[3]~3_combout ) # (\controller|ALUControl[0]~1_combout ))) # 
// (\controller|ALUControl[1]~6_combout  & ((\controller|ALUControl[3]~3_combout ))))) ) ) # ( !\ALUbaseInput[12]~22_combout  & ( (\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[1]~6_combout  $ (\controller|ALUControl[3]~3_combout ))) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[12]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~6 .extended_lut = "off";
defparam \mainALU|Mux131~6 .lut_mask = 64'h4411441144154415;
defparam \mainALU|Mux131~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \mainALU|Mux131~7 (
// Equation(s):
// \mainALU|Mux131~7_combout  = ( !\mainALU|Mux155~5_combout  & ( \mainALU|Add0~113_sumout  & ( (!\mainALU|Mux131~6_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux3~10_combout ) # (\ALUbaseInput[28]~24_combout )))) ) ) ) # ( 
// \mainALU|Mux155~5_combout  & ( !\mainALU|Add0~113_sumout  & ( (!\mainALU|Mux131~6_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux3~10_combout ) # (\ALUbaseInput[28]~24_combout )))) ) ) ) # ( !\mainALU|Mux155~5_combout  & ( 
// !\mainALU|Add0~113_sumout  & ( (!\mainALU|Mux131~6_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux3~10_combout ) # (\ALUbaseInput[28]~24_combout )))) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(!\mainALU|Mux131~6_combout ),
	.datac(!\ALUbaseInput[28]~24_combout ),
	.datad(!\registers|Mux3~10_combout ),
	.datae(!\mainALU|Mux155~5_combout ),
	.dataf(!\mainALU|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~7 .extended_lut = "off";
defparam \mainALU|Mux131~7 .lut_mask = 64'h8CCC8CCC8CCC0000;
defparam \mainALU|Mux131~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N12
cyclonev_lcell_comb \mainALU|Mux131~8 (
// Equation(s):
// \mainALU|Mux131~8_combout  = ( \mainALU|Mux131~7_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux131~5_combout  & ((!\controller|ALUControl[3]~3_combout ) # (!\mainALU|Mux131~4_combout )))) ) )

	.dataa(!\mainALU|Mux131~5_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\mainALU|Mux143~4_combout ),
	.datad(!\mainALU|Mux131~4_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux131~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux131~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux131~8 .extended_lut = "off";
defparam \mainALU|Mux131~8 .lut_mask = 64'h00000000FAF8FAF8;
defparam \mainALU|Mux131~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \mainALU|Mux132~5 (
// Equation(s):
// \mainALU|Mux132~5_combout  = ( \ALUbaseInput[27]~13_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\registers|Mux4~10_combout ) # (\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[0]~1_combout ))) ) ) # ( 
// !\ALUbaseInput[27]~13_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \registers|Mux4~10_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\registers|Mux4~10_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~5 .extended_lut = "off";
defparam \mainALU|Mux132~5 .lut_mask = 64'h370037007F007F00;
defparam \mainALU|Mux132~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \mainALU|Mux127~78 (
// Equation(s):
// \mainALU|Mux127~78_combout  = ( \mainALU|Mux127~64_combout  & ( (!\registers|Mux30~8_combout  & (((!\registers|Mux29~8_combout ) # (\mainALU|Mux127~75_combout )))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~70_combout  & 
// ((!\registers|Mux29~8_combout )))) ) ) # ( !\mainALU|Mux127~64_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux127~75_combout  & \registers|Mux29~8_combout )))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~70_combout  & 
// ((!\registers|Mux29~8_combout )))) ) )

	.dataa(!\mainALU|Mux127~70_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux127~75_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~78 .extended_lut = "off";
defparam \mainALU|Mux127~78 .lut_mask = 64'h110C110CDD0CDD0C;
defparam \mainALU|Mux127~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N36
cyclonev_lcell_comb \mainALU|Mux132~1 (
// Equation(s):
// \mainALU|Mux132~1_combout  = ( \mainALU|Mux64~0_combout  & ( (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & ((\ALUbaseInput[28]~24_combout ))) # (\registers|Mux30~8_combout  & (\ALUbaseInput[30]~32_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\ALUbaseInput[30]~32_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\ALUbaseInput[28]~24_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux64~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~1 .extended_lut = "off";
defparam \mainALU|Mux132~1 .lut_mask = 64'h0000000001510151;
defparam \mainALU|Mux132~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \mainALU|Mux132~0 (
// Equation(s):
// \mainALU|Mux132~0_combout  = ( \mainALU|Mux64~29_combout  & ( \mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux64~24_combout ))) # (\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout 
// ) # (\mainALU|Mux64~26_combout )))) ) ) ) # ( !\mainALU|Mux64~29_combout  & ( \mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~24_combout  & ((\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & 
// (((\registers|Mux30~8_combout ) # (\mainALU|Mux64~26_combout )))) ) ) ) # ( \mainALU|Mux64~29_combout  & ( !\mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux64~24_combout ))) # 
// (\registers|Mux31~8_combout  & (((\mainALU|Mux64~26_combout  & !\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux64~29_combout  & ( !\mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~24_combout  & 
// ((\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & (((\mainALU|Mux64~26_combout  & !\registers|Mux30~8_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~24_combout ),
	.datac(!\mainALU|Mux64~26_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~29_combout ),
	.dataf(!\mainALU|Mux64~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~0 .extended_lut = "off";
defparam \mainALU|Mux132~0 .lut_mask = 64'h0522AF220577AF77;
defparam \mainALU|Mux132~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \mainALU|Mux132~2 (
// Equation(s):
// \mainALU|Mux132~2_combout  = ( \mainALU|Mux132~0_combout  & ( (\controller|ALUControl[0]~1_combout  & (!\mainALU|Mux132~1_combout  & ((!\mainALU|Mux127~78_combout ) # (\registers|Mux31~8_combout )))) ) ) # ( !\mainALU|Mux132~0_combout  & ( 
// (!\controller|ALUControl[0]~1_combout ) # ((!\mainALU|Mux132~1_combout  & ((!\mainALU|Mux127~78_combout ) # (\registers|Mux31~8_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~78_combout ),
	.datad(!\mainALU|Mux132~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~2 .extended_lut = "off";
defparam \mainALU|Mux132~2 .lut_mask = 64'hFDCCFDCC31003100;
defparam \mainALU|Mux132~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \mainALU|Mux63~72 (
// Equation(s):
// \mainALU|Mux63~72_combout  = ( \ALUbaseInput[27]~13_combout  & ( \ALUbaseInput[29]~9_combout  & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// \ALUbaseInput[31]~17_combout )))) ) ) ) # ( !\ALUbaseInput[27]~13_combout  & ( \ALUbaseInput[29]~9_combout  & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\ALUbaseInput[31]~17_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [8])) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]))))) ) ) ) # ( \ALUbaseInput[27]~13_combout  & ( 
// !\ALUbaseInput[29]~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[31]~17_combout )))) ) ) ) # ( 
// !\ALUbaseInput[27]~13_combout  & ( !\ALUbaseInput[29]~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\ALUbaseInput[31]~17_combout  & (\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux31~2_combout ))) ) 
// ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\ALUbaseInput[31]~17_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\mainALU|Mux31~2_combout ),
	.datae(!\ALUbaseInput[27]~13_combout ),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~72 .extended_lut = "off";
defparam \mainALU|Mux63~72 .lut_mask = 64'h000200A2005200F2;
defparam \mainALU|Mux63~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \mainALU|Mux132~3 (
// Equation(s):
// \mainALU|Mux132~3_combout  = ( \mainALU|Mux0~25_combout  & ( \mainALU|Mux0~21_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~28_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((\mainALU|Mux0~23_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( \mainALU|Mux0~21_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~28_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~23_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [6]))) ) ) ) 
// # ( \mainALU|Mux0~25_combout  & ( !\mainALU|Mux0~21_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~28_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [6]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~23_combout )))) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( !\mainALU|Mux0~21_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~28_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~23_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~28_combout ),
	.datad(!\mainALU|Mux0~23_combout ),
	.datae(!\mainALU|Mux0~25_combout ),
	.dataf(!\mainALU|Mux0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~3 .extended_lut = "off";
defparam \mainALU|Mux132~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \mainALU|Mux132~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \mainALU|Mux132~4 (
// Equation(s):
// \mainALU|Mux132~4_combout  = ( \mainALU|Mux63~72_combout  & ( \mainALU|Mux132~3_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux132~2_combout ) # (\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )) 
// # (\mainALU|Mux63~73_combout ))) ) ) ) # ( !\mainALU|Mux63~72_combout  & ( \mainALU|Mux132~3_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux132~2_combout ) # (\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & 
// (\mainALU|Mux63~73_combout  & (\mainALU|Mux155~3_combout ))) ) ) ) # ( \mainALU|Mux63~72_combout  & ( !\mainALU|Mux132~3_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout  & !\mainALU|Mux132~2_combout )))) # 
// (\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )) # (\mainALU|Mux63~73_combout ))) ) ) ) # ( !\mainALU|Mux63~72_combout  & ( !\mainALU|Mux132~3_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout  & 
// !\mainALU|Mux132~2_combout )))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~73_combout  & (\mainALU|Mux155~3_combout ))) ) ) )

	.dataa(!\mainALU|Mux155~4_combout ),
	.datab(!\mainALU|Mux63~73_combout ),
	.datac(!\mainALU|Mux155~3_combout ),
	.datad(!\mainALU|Mux132~2_combout ),
	.datae(!\mainALU|Mux63~72_combout ),
	.dataf(!\mainALU|Mux132~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~4 .extended_lut = "off";
defparam \mainALU|Mux132~4 .lut_mask = 64'hA101F151AB0BFB5B;
defparam \mainALU|Mux132~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N3
cyclonev_lcell_comb \mainALU|Mux132~6 (
// Equation(s):
// \mainALU|Mux132~6_combout  = ( \ALUbaseInput[11]~11_combout  & ( (\controller|ALUControl[2]~7_combout  & ((!\controller|ALUControl[1]~6_combout  & ((!\controller|ALUControl[3]~3_combout ) # (\controller|ALUControl[0]~1_combout ))) # 
// (\controller|ALUControl[1]~6_combout  & ((\controller|ALUControl[3]~3_combout ))))) ) ) # ( !\ALUbaseInput[11]~11_combout  & ( (\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[1]~6_combout  $ (\controller|ALUControl[3]~3_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\controller|ALUControl[2]~7_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~6 .extended_lut = "off";
defparam \mainALU|Mux132~6 .lut_mask = 64'h0C030C030C070C07;
defparam \mainALU|Mux132~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \mainALU|Mux132~7 (
// Equation(s):
// \mainALU|Mux132~7_combout  = ( !\mainALU|Mux155~5_combout  & ( \mainALU|Add0~109_sumout  & ( (!\mainALU|Mux132~6_combout  & (((!\mainALU|Mux156~7_combout ) # (\registers|Mux4~10_combout )) # (\ALUbaseInput[27]~13_combout ))) ) ) ) # ( 
// \mainALU|Mux155~5_combout  & ( !\mainALU|Add0~109_sumout  & ( (!\mainALU|Mux132~6_combout  & (((!\mainALU|Mux156~7_combout ) # (\registers|Mux4~10_combout )) # (\ALUbaseInput[27]~13_combout ))) ) ) ) # ( !\mainALU|Mux155~5_combout  & ( 
// !\mainALU|Add0~109_sumout  & ( (!\mainALU|Mux132~6_combout  & (((!\mainALU|Mux156~7_combout ) # (\registers|Mux4~10_combout )) # (\ALUbaseInput[27]~13_combout ))) ) ) )

	.dataa(!\mainALU|Mux132~6_combout ),
	.datab(!\ALUbaseInput[27]~13_combout ),
	.datac(!\registers|Mux4~10_combout ),
	.datad(!\mainALU|Mux156~7_combout ),
	.datae(!\mainALU|Mux155~5_combout ),
	.dataf(!\mainALU|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~7 .extended_lut = "off";
defparam \mainALU|Mux132~7 .lut_mask = 64'hAA2AAA2AAA2A0000;
defparam \mainALU|Mux132~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \mainALU|Mux132~8 (
// Equation(s):
// \mainALU|Mux132~8_combout  = ( \mainALU|Mux132~7_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux132~5_combout  & ((!\controller|ALUControl[3]~3_combout ) # (!\mainALU|Mux132~4_combout )))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\mainALU|Mux132~5_combout ),
	.datac(!\mainALU|Mux143~4_combout ),
	.datad(!\mainALU|Mux132~4_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux132~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux132~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux132~8 .extended_lut = "off";
defparam \mainALU|Mux132~8 .lut_mask = 64'h00000000FCF8FCF8;
defparam \mainALU|Mux132~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N51
cyclonev_lcell_comb \controller|Mux1~2 (
// Equation(s):
// \controller|Mux1~2_combout  = ( \controller|Mux1~0_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Mux1~2 .extended_lut = "off";
defparam \controller|Mux1~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N30
cyclonev_lcell_comb \mainALU|Add0~137 (
// Equation(s):
// \mainALU|Add0~137_cout  = CARRY(( (!\controller|Equal0~0_combout  & (\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & (((\controller|Mux1~2_combout  & \instructions|altsyncram_component|auto_generated|q_a [5])))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|Mux1~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\mainALU|Add0~137_cout ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~137 .extended_lut = "off";
defparam \mainALU|Add0~137 .lut_mask = 64'h0000000000004447;
defparam \mainALU|Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N33
cyclonev_lcell_comb \mainALU|Add0~1 (
// Equation(s):
// \mainALU|Add0~1_sumout  = SUM(( \registers|Mux31~8_combout  ) + ( !\ALUbaseInput[0]~0_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~137_cout  ))
// \mainALU|Add0~2  = CARRY(( \registers|Mux31~8_combout  ) + ( !\ALUbaseInput[0]~0_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~137_cout  ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[0]~0_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~137_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~1_sumout ),
	.cout(\mainALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~1 .extended_lut = "off";
defparam \mainALU|Add0~1 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \mainALU|Add0~5 (
// Equation(s):
// \mainALU|Add0~5_sumout  = SUM(( \registers|Mux30~8_combout  ) + ( !\ALUbaseInput[1]~1_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( 
// \mainALU|Add0~2  ))
// \mainALU|Add0~6  = CARRY(( \registers|Mux30~8_combout  ) + ( !\ALUbaseInput[1]~1_combout  $ (((!\controller|Equal0~0_combout  & (!\controller|Mux5~2_combout )) # (\controller|Equal0~0_combout  & ((!\controller|Mux1~1_combout ))))) ) + ( \mainALU|Add0~2  
// ))

	.dataa(!\controller|Mux5~2_combout ),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\ALUbaseInput[1]~1_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(gnd),
	.dataf(!\controller|Mux1~1_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~5_sumout ),
	.cout(\mainALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~5 .extended_lut = "off";
defparam \mainALU|Add0~5 .lut_mask = 64'h0000B487000000FF;
defparam \mainALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N45
cyclonev_lcell_comb \mainALU|Mux158~0 (
// Equation(s):
// \mainALU|Mux158~0_combout  = ( \mainALU|Add0~5_sumout  & ( ((!\registers|Mux30~8_combout  & !\ALUbaseInput[1]~1_combout )) # (\controller|ALUControl[1]~6_combout ) ) ) # ( !\mainALU|Add0~5_sumout  & ( (!\registers|Mux30~8_combout  & 
// (!\ALUbaseInput[1]~1_combout  & !\controller|ALUControl[1]~6_combout )) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\ALUbaseInput[1]~1_combout ),
	.datac(!\controller|ALUControl[1]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mainALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux158~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux158~0 .extended_lut = "off";
defparam \mainALU|Mux158~0 .lut_mask = 64'h808080808F8F8F8F;
defparam \mainALU|Mux158~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N48
cyclonev_lcell_comb \mainALU|Mux30~0 (
// Equation(s):
// \mainALU|Mux30~0_combout  = ( \mainALU|Mux31~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\ALUbaseInput[1]~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (\ALUbaseInput[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ALUbaseInput[0]~0_combout ),
	.datac(!\ALUbaseInput[1]~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\mainALU|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux30~0 .extended_lut = "off";
defparam \mainALU|Mux30~0 .lut_mask = 64'h000000000F330F33;
defparam \mainALU|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N42
cyclonev_lcell_comb \mainALU|Mux94~0 (
// Equation(s):
// \mainALU|Mux94~0_combout  = ( \mainALU|Mux64~0_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\ALUbaseInput[1]~1_combout )) # (\registers|Mux31~8_combout  & ((\ALUbaseInput[0]~0_combout ))))) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\ALUbaseInput[1]~1_combout ),
	.datac(!\ALUbaseInput[0]~0_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux64~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux94~0 .extended_lut = "off";
defparam \mainALU|Mux94~0 .lut_mask = 64'h00000000220A220A;
defparam \mainALU|Mux94~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N36
cyclonev_lcell_comb \mainALU|Mux158~4 (
// Equation(s):
// \mainALU|Mux158~4_combout  = ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[3]~3_combout  & (\registers|Mux30~8_combout  & (\ALUbaseInput[1]~1_combout ))) # (\controller|ALUControl[3]~3_combout  & ((((\mainALU|Mux30~0_combout ))))) ) 
// ) # ( \controller|ALUControl[1]~6_combout  & ( ((!\controller|ALUControl[3]~3_combout  & (\mainALU|Add0~5_sumout )) # (\controller|ALUControl[3]~3_combout  & (((\mainALU|Mux94~0_combout ))))) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\mainALU|Add0~5_sumout ),
	.datad(!\mainALU|Mux30~0_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\mainALU|Mux94~0_combout ),
	.datag(!\ALUbaseInput[1]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux158~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux158~4 .extended_lut = "on";
defparam \mainALU|Mux158~4 .lut_mask = 64'h04370C0C04373F3F;
defparam \mainALU|Mux158~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N57
cyclonev_lcell_comb \mainALU|Mux155~0 (
// Equation(s):
// \mainALU|Mux155~0_combout  = ( !\controller|ALUControl[1]~6_combout  & ( \controller|ALUControl[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~0 .extended_lut = "off";
defparam \mainALU|Mux155~0 .lut_mask = 64'h00FF00FF00000000;
defparam \mainALU|Mux155~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N24
cyclonev_lcell_comb \mainALU|Mux63~2 (
// Equation(s):
// \mainALU|Mux63~2_combout  = ( \ALUbaseInput[11]~11_combout  & ( \ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\ALUbaseInput[3]~10_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [9]))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[27]~13_combout )))) ) ) ) # ( !\ALUbaseInput[11]~11_combout  & ( \ALUbaseInput[19]~12_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[3]~10_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[27]~13_combout )))) ) ) ) # ( \ALUbaseInput[11]~11_combout  & ( !\ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (((\ALUbaseInput[3]~10_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[27]~13_combout 
// ))) ) ) ) # ( !\ALUbaseInput[11]~11_combout  & ( !\ALUbaseInput[19]~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[3]~10_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[27]~13_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[27]~13_combout ),
	.datad(!\ALUbaseInput[3]~10_combout ),
	.datae(!\ALUbaseInput[11]~11_combout ),
	.dataf(!\ALUbaseInput[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~2 .extended_lut = "off";
defparam \mainALU|Mux63~2 .lut_mask = 64'h018923AB45CD67EF;
defparam \mainALU|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N3
cyclonev_lcell_comb \ALUbaseInput[9]~2 (
// Equation(s):
// \ALUbaseInput[9]~2_combout  = ( !\registers|Mux54~9_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [20] & ( (!\controller|ALUsrc~0_combout  & (!\registers|Mux54~5_combout  & !\registers|Mux54~4_combout )) ) ) ) # ( 
// !\registers|Mux54~9_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( (!\controller|ALUsrc~0_combout  & !\registers|Mux54~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux54~5_combout ),
	.datad(!\registers|Mux54~4_combout ),
	.datae(!\registers|Mux54~9_combout ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[9]~2 .extended_lut = "off";
defparam \ALUbaseInput[9]~2 .lut_mask = 64'hC0C00000C0000000;
defparam \ALUbaseInput[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N6
cyclonev_lcell_comb \mainALU|Mux63~0 (
// Equation(s):
// \mainALU|Mux63~0_combout  = ( \ALUbaseInput[1]~1_combout  & ( \ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\ALUbaseInput[9]~2_combout ) # (!\instructions|altsyncram_component|auto_generated|q_a 
// [9])))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (((\instructions|altsyncram_component|auto_generated|q_a [9])) # (\ALUbaseInput[17]~4_combout ))) ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( \ALUbaseInput[25]~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\ALUbaseInput[9]~2_combout  & \instructions|altsyncram_component|auto_generated|q_a [9])))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [9])) # (\ALUbaseInput[17]~4_combout ))) ) ) ) # ( \ALUbaseInput[1]~1_combout  & ( !\ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (((!\ALUbaseInput[9]~2_combout ) # (!\instructions|altsyncram_component|auto_generated|q_a [9])))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[17]~4_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [9])))) ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( !\ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((!\ALUbaseInput[9]~2_combout  & \instructions|altsyncram_component|auto_generated|q_a [9])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[17]~4_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [9])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALUbaseInput[17]~4_combout ),
	.datac(!\ALUbaseInput[9]~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ALUbaseInput[1]~1_combout ),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~0 .extended_lut = "off";
defparam \mainALU|Mux63~0 .lut_mask = 64'h11A0BBA011F5BBF5;
defparam \mainALU|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N15
cyclonev_lcell_comb \mainALU|Mux63~3 (
// Equation(s):
// \mainALU|Mux63~3_combout  = ( \ALUbaseInput[15]~15_combout  & ( \ALUbaseInput[31]~17_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[7]~14_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] 
// & ((\ALUbaseInput[23]~16_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\ALUbaseInput[15]~15_combout  & ( \ALUbaseInput[31]~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[7]~14_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[23]~16_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [9] & (\instructions|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( \ALUbaseInput[15]~15_combout  & ( !\ALUbaseInput[31]~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[7]~14_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[23]~16_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( !\ALUbaseInput[15]~15_combout  & ( !\ALUbaseInput[31]~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[7]~14_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[23]~16_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[7]~14_combout ),
	.datad(!\ALUbaseInput[23]~16_combout ),
	.datae(!\ALUbaseInput[15]~15_combout ),
	.dataf(!\ALUbaseInput[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~3 .extended_lut = "off";
defparam \mainALU|Mux63~3 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \mainALU|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N36
cyclonev_lcell_comb \mainALU|Mux63~1 (
// Equation(s):
// \mainALU|Mux63~1_combout  = ( \ALUbaseInput[5]~6_combout  & ( \ALUbaseInput[21]~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[13]~7_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[29]~9_combout )))) ) ) ) # ( !\ALUbaseInput[5]~6_combout  & ( \ALUbaseInput[21]~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[13]~7_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[29]~9_combout 
// )))) ) ) ) # ( \ALUbaseInput[5]~6_combout  & ( !\ALUbaseInput[21]~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[13]~7_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[29]~9_combout )))) ) ) ) # ( !\ALUbaseInput[5]~6_combout  & ( !\ALUbaseInput[21]~8_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[13]~7_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[29]~9_combout 
// ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[13]~7_combout ),
	.datad(!\ALUbaseInput[29]~9_combout ),
	.datae(!\ALUbaseInput[5]~6_combout ),
	.dataf(!\ALUbaseInput[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~1 .extended_lut = "off";
defparam \mainALU|Mux63~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N12
cyclonev_lcell_comb \mainALU|Mux63~4 (
// Equation(s):
// \mainALU|Mux63~4_combout  = ( \mainALU|Mux63~3_combout  & ( \mainALU|Mux63~1_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux63~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux63~3_combout  & ( \mainALU|Mux63~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~0_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [8]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~2_combout ))) ) ) ) # ( \mainALU|Mux63~3_combout  
// & ( !\mainALU|Mux63~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\mainALU|Mux63~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\mainALU|Mux63~3_combout  & ( !\mainALU|Mux63~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~2_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~2_combout ),
	.datad(!\mainALU|Mux63~0_combout ),
	.datae(!\mainALU|Mux63~3_combout ),
	.dataf(!\mainALU|Mux63~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~4 .extended_lut = "off";
defparam \mainALU|Mux63~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \mainALU|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N21
cyclonev_lcell_comb \mainALU|Mux63~8 (
// Equation(s):
// \mainALU|Mux63~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[30]~32_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[22]~31_combout  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( 
// \ALUbaseInput[14]~30_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[6]~29_combout  ) ) )

	.dataa(!\ALUbaseInput[22]~31_combout ),
	.datab(!\ALUbaseInput[30]~32_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(!\ALUbaseInput[14]~30_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~8 .extended_lut = "off";
defparam \mainALU|Mux63~8 .lut_mask = 64'h0F0F00FF55553333;
defparam \mainALU|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N48
cyclonev_lcell_comb \mainALU|Mux63~6 (
// Equation(s):
// \mainALU|Mux63~6_combout  = ( \ALUbaseInput[20]~23_combout  & ( \ALUbaseInput[28]~24_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[4]~21_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((\ALUbaseInput[12]~22_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALUbaseInput[20]~23_combout  & ( \ALUbaseInput[28]~24_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (\ALUbaseInput[4]~21_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[12]~22_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [10]))) ) ) ) # ( \ALUbaseInput[20]~23_combout  & ( !\ALUbaseInput[28]~24_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\ALUbaseInput[4]~21_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [10]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[12]~22_combout )))) ) ) ) # ( !\ALUbaseInput[20]~23_combout  & ( !\ALUbaseInput[28]~24_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[4]~21_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[12]~22_combout 
// ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALUbaseInput[4]~21_combout ),
	.datad(!\ALUbaseInput[12]~22_combout ),
	.datae(!\ALUbaseInput[20]~23_combout ),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~6 .extended_lut = "off";
defparam \mainALU|Mux63~6 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \mainALU|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N48
cyclonev_lcell_comb \ALUbaseInput[10]~26 (
// Equation(s):
// \ALUbaseInput[10]~26_combout  = ( \registers|Mux53~5_combout  & ( \registers|Mux53~4_combout  & ( !\controller|ALUsrc~0_combout  ) ) ) # ( !\registers|Mux53~5_combout  & ( \registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux53~9_combout ))) ) ) ) # ( \registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  & ( !\controller|ALUsrc~0_combout  ) ) ) # ( !\registers|Mux53~5_combout  & ( 
// !\registers|Mux53~4_combout  & ( (!\controller|ALUsrc~0_combout  & \registers|Mux53~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux53~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux53~5_combout ),
	.dataf(!\registers|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[10]~26 .extended_lut = "off";
defparam \ALUbaseInput[10]~26 .lut_mask = 64'h0C0CCCCC0CCCCCCC;
defparam \ALUbaseInput[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \mainALU|Mux63~7 (
// Equation(s):
// \mainALU|Mux63~7_combout  = ( \ALUbaseInput[10]~26_combout  & ( \ALUbaseInput[2]~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10]) # ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout 
// )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[26]~28_combout )))) ) ) ) # ( !\ALUbaseInput[10]~26_combout  & ( \ALUbaseInput[2]~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [9])) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[26]~28_combout ))))) ) ) ) # ( \ALUbaseInput[10]~26_combout  & ( !\ALUbaseInput[2]~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (\instructions|altsyncram_component|auto_generated|q_a [9])) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[26]~28_combout ))))) ) ) ) # ( !\ALUbaseInput[10]~26_combout  & ( !\ALUbaseInput[2]~25_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [10] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[26]~28_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[18]~27_combout ),
	.datad(!\ALUbaseInput[26]~28_combout ),
	.datae(!\ALUbaseInput[10]~26_combout ),
	.dataf(!\ALUbaseInput[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~7 .extended_lut = "off";
defparam \mainALU|Mux63~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \mainALU|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N27
cyclonev_lcell_comb \mainALU|Mux63~11 (
// Equation(s):
// \mainALU|Mux63~11_combout  = ( \ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[16]~19_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[24]~20_combout )))) ) ) # ( !\ALUbaseInput[8]~18_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[16]~19_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[24]~20_combout )))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[16]~19_combout ),
	.datad(!\ALUbaseInput[24]~20_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~11 .extended_lut = "off";
defparam \mainALU|Mux63~11 .lut_mask = 64'h024602468ACE8ACE;
defparam \mainALU|Mux63~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N36
cyclonev_lcell_comb \mainALU|Mux63~12 (
// Equation(s):
// \mainALU|Mux63~12_combout  = ( \mainALU|Mux63~7_combout  & ( \mainALU|Mux63~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~8_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\mainALU|Mux63~7_combout  & ( \mainALU|Mux63~11_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~6_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \mainALU|Mux63~7_combout  & ( !\mainALU|Mux63~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [8]) # ((\mainALU|Mux63~8_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~6_combout )))) ) ) ) # ( !\mainALU|Mux63~7_combout  & ( 
// !\mainALU|Mux63~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~6_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~8_combout ),
	.datad(!\mainALU|Mux63~6_combout ),
	.datae(!\mainALU|Mux63~7_combout ),
	.dataf(!\mainALU|Mux63~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~12 .extended_lut = "off";
defparam \mainALU|Mux63~12 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux63~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N18
cyclonev_lcell_comb \mainALU|Mux127~8 (
// Equation(s):
// \mainALU|Mux127~8_combout  = ( \registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[30]~32_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[22]~31_combout  ) ) ) # ( 
// \registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[14]~30_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[6]~29_combout  ) ) )

	.dataa(!\ALUbaseInput[22]~31_combout ),
	.datab(!\ALUbaseInput[30]~32_combout ),
	.datac(!\ALUbaseInput[14]~30_combout ),
	.datad(!\ALUbaseInput[6]~29_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~8 .extended_lut = "off";
defparam \mainALU|Mux127~8 .lut_mask = 64'h00FF0F0F55553333;
defparam \mainALU|Mux127~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \mainALU|Mux127~7 (
// Equation(s):
// \mainALU|Mux127~7_combout  = ( \registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[26]~28_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[18]~27_combout  ) ) ) # ( 
// \registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[10]~34_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[2]~25_combout  ) ) )

	.dataa(!\ALUbaseInput[26]~28_combout ),
	.datab(!\ALUbaseInput[10]~34_combout ),
	.datac(!\ALUbaseInput[18]~27_combout ),
	.datad(!\ALUbaseInput[2]~25_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~7 .extended_lut = "off";
defparam \mainALU|Mux127~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \mainALU|Mux127~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N24
cyclonev_lcell_comb \mainALU|Mux127~6 (
// Equation(s):
// \mainALU|Mux127~6_combout  = ( \registers|Mux28~8_combout  & ( \ALUbaseInput[28]~24_combout  & ( (\registers|Mux27~8_combout ) # (\ALUbaseInput[12]~22_combout ) ) ) ) # ( !\registers|Mux28~8_combout  & ( \ALUbaseInput[28]~24_combout  & ( 
// (!\registers|Mux27~8_combout  & ((\ALUbaseInput[4]~21_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[20]~23_combout )) ) ) ) # ( \registers|Mux28~8_combout  & ( !\ALUbaseInput[28]~24_combout  & ( (\ALUbaseInput[12]~22_combout  & 
// !\registers|Mux27~8_combout ) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\ALUbaseInput[28]~24_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[4]~21_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[20]~23_combout )) ) ) )

	.dataa(!\ALUbaseInput[20]~23_combout ),
	.datab(!\ALUbaseInput[12]~22_combout ),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\ALUbaseInput[4]~21_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\ALUbaseInput[28]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~6 .extended_lut = "off";
defparam \mainALU|Mux127~6 .lut_mask = 64'h05F5303005F53F3F;
defparam \mainALU|Mux127~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N51
cyclonev_lcell_comb \mainALU|Mux127~10 (
// Equation(s):
// \mainALU|Mux127~10_combout  = ( \ALUbaseInput[16]~19_combout  & ( (!\registers|Mux27~8_combout  & (((\ALUbaseInput[8]~18_combout )) # (\registers|Mux28~8_combout ))) # (\registers|Mux27~8_combout  & (!\registers|Mux28~8_combout  & 
// (\ALUbaseInput[24]~20_combout ))) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( (!\registers|Mux28~8_combout  & ((!\registers|Mux27~8_combout  & ((\ALUbaseInput[8]~18_combout ))) # (\registers|Mux27~8_combout  & (\ALUbaseInput[24]~20_combout )))) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[24]~20_combout ),
	.datad(!\ALUbaseInput[8]~18_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[16]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~10 .extended_lut = "off";
defparam \mainALU|Mux127~10 .lut_mask = 64'h048C048C26AE26AE;
defparam \mainALU|Mux127~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N30
cyclonev_lcell_comb \mainALU|Mux127~11 (
// Equation(s):
// \mainALU|Mux127~11_combout  = ( \mainALU|Mux127~6_combout  & ( \mainALU|Mux127~10_combout  & ( ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~7_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~8_combout ))) # (\registers|Mux30~8_combout ) 
// ) ) ) # ( !\mainALU|Mux127~6_combout  & ( \mainALU|Mux127~10_combout  & ( (!\registers|Mux29~8_combout  & (!\registers|Mux30~8_combout  & ((\mainALU|Mux127~7_combout )))) # (\registers|Mux29~8_combout  & (((\mainALU|Mux127~8_combout )) # 
// (\registers|Mux30~8_combout ))) ) ) ) # ( \mainALU|Mux127~6_combout  & ( !\mainALU|Mux127~10_combout  & ( (!\registers|Mux29~8_combout  & (((\mainALU|Mux127~7_combout )) # (\registers|Mux30~8_combout ))) # (\registers|Mux29~8_combout  & 
// (!\registers|Mux30~8_combout  & (\mainALU|Mux127~8_combout ))) ) ) ) # ( !\mainALU|Mux127~6_combout  & ( !\mainALU|Mux127~10_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~7_combout ))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux127~8_combout )))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux127~8_combout ),
	.datad(!\mainALU|Mux127~7_combout ),
	.datae(!\mainALU|Mux127~6_combout ),
	.dataf(!\mainALU|Mux127~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~11 .extended_lut = "off";
defparam \mainALU|Mux127~11 .lut_mask = 64'h048C26AE159D37BF;
defparam \mainALU|Mux127~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N54
cyclonev_lcell_comb \mainALU|Mux127~2 (
// Equation(s):
// \mainALU|Mux127~2_combout  = ( \registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[27]~13_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[19]~12_combout  ) ) ) # ( 
// \registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[11]~11_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[3]~10_combout  ) ) )

	.dataa(!\ALUbaseInput[11]~11_combout ),
	.datab(!\ALUbaseInput[19]~12_combout ),
	.datac(!\ALUbaseInput[27]~13_combout ),
	.datad(!\ALUbaseInput[3]~10_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~2 .extended_lut = "off";
defparam \mainALU|Mux127~2 .lut_mask = 64'h00FF555533330F0F;
defparam \mainALU|Mux127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N42
cyclonev_lcell_comb \mainALU|Mux127~0 (
// Equation(s):
// \mainALU|Mux127~0_combout  = ( \registers|Mux28~8_combout  & ( \ALUbaseInput[17]~4_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[9]~33_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[25]~5_combout ))) ) ) ) # ( 
// !\registers|Mux28~8_combout  & ( \ALUbaseInput[17]~4_combout  & ( (\ALUbaseInput[1]~1_combout ) # (\registers|Mux27~8_combout ) ) ) ) # ( \registers|Mux28~8_combout  & ( !\ALUbaseInput[17]~4_combout  & ( (!\registers|Mux27~8_combout  & 
// (\ALUbaseInput[9]~33_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[25]~5_combout ))) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\ALUbaseInput[17]~4_combout  & ( (!\registers|Mux27~8_combout  & \ALUbaseInput[1]~1_combout ) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[9]~33_combout ),
	.datac(!\ALUbaseInput[1]~1_combout ),
	.datad(!\ALUbaseInput[25]~5_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\ALUbaseInput[17]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~0 .extended_lut = "off";
defparam \mainALU|Mux127~0 .lut_mask = 64'h0A0A22775F5F2277;
defparam \mainALU|Mux127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N18
cyclonev_lcell_comb \mainALU|Mux127~1 (
// Equation(s):
// \mainALU|Mux127~1_combout  = ( \ALUbaseInput[29]~9_combout  & ( \ALUbaseInput[5]~6_combout  & ( (!\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout )) # (\ALUbaseInput[13]~7_combout ))) # (\registers|Mux27~8_combout  & 
// (((\registers|Mux28~8_combout ) # (\ALUbaseInput[21]~8_combout )))) ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( \ALUbaseInput[5]~6_combout  & ( (!\registers|Mux27~8_combout  & (((!\registers|Mux28~8_combout )) # (\ALUbaseInput[13]~7_combout ))) # 
// (\registers|Mux27~8_combout  & (((\ALUbaseInput[21]~8_combout  & !\registers|Mux28~8_combout )))) ) ) ) # ( \ALUbaseInput[29]~9_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[13]~7_combout  & 
// ((\registers|Mux28~8_combout )))) # (\registers|Mux27~8_combout  & (((\registers|Mux28~8_combout ) # (\ALUbaseInput[21]~8_combout )))) ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (!\registers|Mux27~8_combout  & 
// (\ALUbaseInput[13]~7_combout  & ((\registers|Mux28~8_combout )))) # (\registers|Mux27~8_combout  & (((\ALUbaseInput[21]~8_combout  & !\registers|Mux28~8_combout )))) ) ) )

	.dataa(!\ALUbaseInput[13]~7_combout ),
	.datab(!\ALUbaseInput[21]~8_combout ),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(!\ALUbaseInput[29]~9_combout ),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~1 .extended_lut = "off";
defparam \mainALU|Mux127~1 .lut_mask = 64'h0350035FF350F35F;
defparam \mainALU|Mux127~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N24
cyclonev_lcell_comb \mainALU|Mux127~3 (
// Equation(s):
// \mainALU|Mux127~3_combout  = ( \registers|Mux28~8_combout  & ( \ALUbaseInput[23]~16_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[15]~15_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[31]~17_combout ))) ) ) ) # ( 
// !\registers|Mux28~8_combout  & ( \ALUbaseInput[23]~16_combout  & ( (\ALUbaseInput[7]~14_combout ) # (\registers|Mux27~8_combout ) ) ) ) # ( \registers|Mux28~8_combout  & ( !\ALUbaseInput[23]~16_combout  & ( (!\registers|Mux27~8_combout  & 
// (\ALUbaseInput[15]~15_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[31]~17_combout ))) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\ALUbaseInput[23]~16_combout  & ( (!\registers|Mux27~8_combout  & \ALUbaseInput[7]~14_combout ) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(!\ALUbaseInput[15]~15_combout ),
	.datac(!\ALUbaseInput[31]~17_combout ),
	.datad(!\ALUbaseInput[7]~14_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\ALUbaseInput[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~3 .extended_lut = "off";
defparam \mainALU|Mux127~3 .lut_mask = 64'h00AA272755FF2727;
defparam \mainALU|Mux127~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N24
cyclonev_lcell_comb \mainALU|Mux127~4 (
// Equation(s):
// \mainALU|Mux127~4_combout  = ( \mainALU|Mux127~1_combout  & ( \mainALU|Mux127~3_combout  & ( ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~0_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~2_combout ))) # (\registers|Mux29~8_combout ) ) 
// ) ) # ( !\mainALU|Mux127~1_combout  & ( \mainALU|Mux127~3_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~0_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~2_combout )))) # 
// (\registers|Mux29~8_combout  & (\registers|Mux30~8_combout )) ) ) ) # ( \mainALU|Mux127~1_combout  & ( !\mainALU|Mux127~3_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~0_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux127~2_combout )))) # (\registers|Mux29~8_combout  & (!\registers|Mux30~8_combout )) ) ) ) # ( !\mainALU|Mux127~1_combout  & ( !\mainALU|Mux127~3_combout  & ( (!\registers|Mux29~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~0_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~2_combout )))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux127~2_combout ),
	.datad(!\mainALU|Mux127~0_combout ),
	.datae(!\mainALU|Mux127~1_combout ),
	.dataf(!\mainALU|Mux127~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~4 .extended_lut = "off";
defparam \mainALU|Mux127~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \mainALU|Mux127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N12
cyclonev_lcell_comb \mainALU|Mux158~8 (
// Equation(s):
// \mainALU|Mux158~8_combout  = ( !\controller|ALUControl[3]~3_combout  & ( (((\registers|Mux30~8_combout )) # (\controller|ALUControl[1]~6_combout )) # (\ALUbaseInput[1]~1_combout ) ) ) # ( \controller|ALUControl[3]~3_combout  & ( 
// ((\controller|ALUControl[1]~6_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~4_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~11_combout ))))) ) )

	.dataa(!\ALUbaseInput[1]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\mainALU|Mux127~11_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\mainALU|Mux127~4_combout ),
	.datag(!\registers|Mux30~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux158~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux158~8 .extended_lut = "on";
defparam \mainALU|Mux158~8 .lut_mask = 64'h7F7F00037F7F3303;
defparam \mainALU|Mux158~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N0
cyclonev_lcell_comb \mainALU|Mux158~2 (
// Equation(s):
// \mainALU|Mux158~2_combout  = ( \mainALU|Mux63~12_combout  & ( !\mainALU|Mux158~8_combout  & ( (!\mainALU|Mux155~0_combout ) # ((!\mainALU|Mux63~4_combout  & !\instructions|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( !\mainALU|Mux63~12_combout  
// & ( !\mainALU|Mux158~8_combout  & ( (!\mainALU|Mux155~0_combout ) # ((!\mainALU|Mux63~4_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux155~0_combout ),
	.datac(!\mainALU|Mux63~4_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mainALU|Mux63~12_combout ),
	.dataf(!\mainALU|Mux158~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux158~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux158~2 .extended_lut = "off";
defparam \mainALU|Mux158~2 .lut_mask = 64'hFCFFFCCC00000000;
defparam \mainALU|Mux158~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y15_N6
cyclonev_lcell_comb \mainALU|Mux158~3 (
// Equation(s):
// \mainALU|Mux158~3_combout  = ( \mainALU|Mux158~4_combout  & ( \mainALU|Mux158~2_combout  & ( (!\controller|ALUControl[2]~7_combout  & (\controller|ALUControl[0]~1_combout )) # (\controller|ALUControl[2]~7_combout  & (\mainALU|Mux158~1_combout  & 
// ((!\mainALU|Mux158~0_combout ) # (\controller|ALUControl[0]~1_combout )))) ) ) ) # ( !\mainALU|Mux158~4_combout  & ( \mainALU|Mux158~2_combout  & ( (!\controller|ALUControl[2]~7_combout ) # ((\mainALU|Mux158~1_combout  & ((!\mainALU|Mux158~0_combout ) # 
// (\controller|ALUControl[0]~1_combout )))) ) ) ) # ( \mainALU|Mux158~4_combout  & ( !\mainALU|Mux158~2_combout  & ( (\mainALU|Mux158~1_combout  & (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux158~0_combout ) # (\controller|ALUControl[0]~1_combout 
// )))) ) ) ) # ( !\mainALU|Mux158~4_combout  & ( !\mainALU|Mux158~2_combout  & ( (!\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[0]~1_combout )) # (\controller|ALUControl[2]~7_combout  & (\mainALU|Mux158~1_combout  & 
// ((!\mainALU|Mux158~0_combout ) # (\controller|ALUControl[0]~1_combout )))) ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\mainALU|Mux158~1_combout ),
	.datac(!\controller|ALUControl[2]~7_combout ),
	.datad(!\mainALU|Mux158~0_combout ),
	.datae(!\mainALU|Mux158~4_combout ),
	.dataf(!\mainALU|Mux158~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux158~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux158~3 .extended_lut = "off";
defparam \mainALU|Mux158~3 .lut_mask = 64'hA3A10301F3F15351;
defparam \mainALU|Mux158~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N9
cyclonev_lcell_comb \mainALU|Mux155~11 (
// Equation(s):
// \mainALU|Mux155~11_combout  = ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[3]~3_combout  & !\controller|ALUControl[0]~1_combout )) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(gnd),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\controller|ALUControl[0]~1_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~11 .extended_lut = "off";
defparam \mainALU|Mux155~11 .lut_mask = 64'hA000A00000000000;
defparam \mainALU|Mux155~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \mainALU|Mux155~12 (
// Equation(s):
// \mainALU|Mux155~12_combout  = ( !\controller|ALUControl[1]~6_combout  & ( !\controller|ALUControl[3]~3_combout  & ( (\controller|ALUControl[0]~1_combout  & !\controller|ALUControl[2]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[2]~7_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\controller|ALUControl[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~12 .extended_lut = "off";
defparam \mainALU|Mux155~12 .lut_mask = 64'h0F00000000000000;
defparam \mainALU|Mux155~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N36
cyclonev_lcell_comb \mainALU|Mux151~4 (
// Equation(s):
// \mainALU|Mux151~4_combout  = ( \mainALU|Mux155~12_combout  & ( (!\ALUbaseInput[8]~18_combout  & (!\registers|Mux23~8_combout  & !\mainALU|Mux156~7_combout )) ) ) # ( !\mainALU|Mux155~12_combout  & ( (!\ALUbaseInput[8]~18_combout  & 
// (((!\mainALU|Mux156~7_combout )) # (\registers|Mux23~8_combout ))) # (\ALUbaseInput[8]~18_combout  & ((!\registers|Mux23~8_combout ) # ((!\mainALU|Mux155~11_combout )))) ) )

	.dataa(!\ALUbaseInput[8]~18_combout ),
	.datab(!\registers|Mux23~8_combout ),
	.datac(!\mainALU|Mux156~7_combout ),
	.datad(!\mainALU|Mux155~11_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux155~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux151~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux151~4 .extended_lut = "off";
defparam \mainALU|Mux151~4 .lut_mask = 64'hF7E6F7E680808080;
defparam \mainALU|Mux151~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N21
cyclonev_lcell_comb \mainALU|Mux63~13 (
// Equation(s):
// \mainALU|Mux63~13_combout  = ( \ALUbaseInput[17]~4_combout  & ( \ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[9]~33_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) 
// # (\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\ALUbaseInput[17]~4_combout  & ( \ALUbaseInput[25]~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[9]~33_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( \ALUbaseInput[17]~4_combout  & ( !\ALUbaseInput[25]~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((\ALUbaseInput[9]~33_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\ALUbaseInput[17]~4_combout  & ( !\ALUbaseInput[25]~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[9]~33_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALUbaseInput[9]~33_combout ),
	.datae(!\ALUbaseInput[17]~4_combout ),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~13 .extended_lut = "off";
defparam \mainALU|Mux63~13 .lut_mask = 64'h00A00AAA50F05AFA;
defparam \mainALU|Mux63~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \mainALU|Mux63~26 (
// Equation(s):
// \mainALU|Mux63~26_combout  = ( \mainALU|Mux63~21_combout  & ( \mainALU|Mux63~25_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~13_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux63~17_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux63~21_combout  & ( \mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~13_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~17_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \mainALU|Mux63~21_combout  & ( !\mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [7] & ((\mainALU|Mux63~13_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~17_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a 
// [7])) ) ) ) # ( !\mainALU|Mux63~21_combout  & ( !\mainALU|Mux63~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~13_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~17_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux63~17_combout ),
	.datad(!\mainALU|Mux63~13_combout ),
	.datae(!\mainALU|Mux63~21_combout ),
	.dataf(!\mainALU|Mux63~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~26 .extended_lut = "off";
defparam \mainALU|Mux63~26 .lut_mask = 64'h028A46CE139B57DF;
defparam \mainALU|Mux63~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N9
cyclonev_lcell_comb \mainALU|Mux64~7 (
// Equation(s):
// \mainALU|Mux64~7_combout  = ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux29~8_combout  & (\ALUbaseInput[6]~29_combout )) # (\registers|Mux29~8_combout  & ((\ALUbaseInput[2]~25_combout ))))) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(!\ALUbaseInput[2]~25_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~7 .extended_lut = "off";
defparam \mainALU|Mux64~7 .lut_mask = 64'h084C084C00000000;
defparam \mainALU|Mux64~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N15
cyclonev_lcell_comb \mainALU|Mux64~8 (
// Equation(s):
// \mainALU|Mux64~8_combout  = ( \ALUbaseInput[7]~14_combout  & ( (!\registers|Mux28~8_combout  & (!\registers|Mux27~8_combout  & ((!\registers|Mux29~8_combout ) # (\ALUbaseInput[3]~10_combout )))) ) ) # ( !\ALUbaseInput[7]~14_combout  & ( 
// (\registers|Mux29~8_combout  & (\ALUbaseInput[3]~10_combout  & (!\registers|Mux28~8_combout  & !\registers|Mux27~8_combout ))) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\ALUbaseInput[3]~10_combout ),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~8 .extended_lut = "off";
defparam \mainALU|Mux64~8 .lut_mask = 64'h10001000B000B000;
defparam \mainALU|Mux64~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N6
cyclonev_lcell_comb \mainALU|Mux64~6 (
// Equation(s):
// \mainALU|Mux64~6_combout  = ( \ALUbaseInput[5]~6_combout  & ( (!\registers|Mux27~8_combout  & (!\registers|Mux28~8_combout  & ((!\registers|Mux29~8_combout ) # (\ALUbaseInput[1]~1_combout )))) ) ) # ( !\ALUbaseInput[5]~6_combout  & ( 
// (\registers|Mux29~8_combout  & (!\registers|Mux27~8_combout  & (\ALUbaseInput[1]~1_combout  & !\registers|Mux28~8_combout ))) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[1]~1_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~6 .extended_lut = "off";
defparam \mainALU|Mux64~6 .lut_mask = 64'h040004008C008C00;
defparam \mainALU|Mux64~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N30
cyclonev_lcell_comb \mainALU|Mux151~0 (
// Equation(s):
// \mainALU|Mux151~0_combout  = ( \mainALU|Mux64~6_combout  & ( \mainALU|Mux64~9_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux64~7_combout ))) # (\registers|Mux31~8_combout  & (((\mainALU|Mux64~8_combout ) # 
// (\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux64~6_combout  & ( \mainALU|Mux64~9_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux64~7_combout ))) # (\registers|Mux31~8_combout  & 
// (((!\registers|Mux30~8_combout  & \mainALU|Mux64~8_combout )))) ) ) ) # ( \mainALU|Mux64~6_combout  & ( !\mainALU|Mux64~9_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~7_combout  & (\registers|Mux30~8_combout ))) # 
// (\registers|Mux31~8_combout  & (((\mainALU|Mux64~8_combout ) # (\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux64~6_combout  & ( !\mainALU|Mux64~9_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~7_combout  & 
// (\registers|Mux30~8_combout ))) # (\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout  & \mainALU|Mux64~8_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~7_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux64~8_combout ),
	.datae(!\mainALU|Mux64~6_combout ),
	.dataf(!\mainALU|Mux64~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux151~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux151~0 .extended_lut = "off";
defparam \mainALU|Mux151~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \mainALU|Mux151~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \mainALU|Mux127~14 (
// Equation(s):
// \mainALU|Mux127~14_combout  = ( \registers|Mux27~8_combout  & ( (\ALUbaseInput[26]~28_combout  & !\registers|Mux28~8_combout ) ) ) # ( !\registers|Mux27~8_combout  & ( (!\registers|Mux28~8_combout  & ((\ALUbaseInput[10]~34_combout ))) # 
// (\registers|Mux28~8_combout  & (\ALUbaseInput[18]~27_combout )) ) )

	.dataa(!\ALUbaseInput[18]~27_combout ),
	.datab(!\ALUbaseInput[10]~34_combout ),
	.datac(!\ALUbaseInput[26]~28_combout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~14 .extended_lut = "off";
defparam \mainALU|Mux127~14 .lut_mask = 64'h335533550F000F00;
defparam \mainALU|Mux127~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N18
cyclonev_lcell_comb \mainALU|Mux127~23 (
// Equation(s):
// \mainALU|Mux127~23_combout  = ( \mainALU|Mux127~10_combout  & ( \mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~14_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~22_combout 
// ))) ) ) ) # ( !\mainALU|Mux127~10_combout  & ( \mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout  & (((\registers|Mux29~8_combout )))) # (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~14_combout ))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux127~22_combout )))) ) ) ) # ( \mainALU|Mux127~10_combout  & ( !\mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout  & (((!\registers|Mux29~8_combout )))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~14_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~22_combout )))) ) ) ) # ( !\mainALU|Mux127~10_combout  & ( !\mainALU|Mux127~18_combout  & ( (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~14_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~22_combout )))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\mainALU|Mux127~22_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~14_combout ),
	.datae(!\mainALU|Mux127~10_combout ),
	.dataf(!\mainALU|Mux127~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~23 .extended_lut = "off";
defparam \mainALU|Mux127~23 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \mainALU|Mux127~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \mainALU|Mux127~12 (
// Equation(s):
// \mainALU|Mux127~12_combout  = ( \registers|Mux28~8_combout  & ( (\ALUbaseInput[17]~4_combout  & !\registers|Mux27~8_combout ) ) ) # ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((\ALUbaseInput[9]~33_combout ))) # 
// (\registers|Mux27~8_combout  & (\ALUbaseInput[25]~5_combout )) ) )

	.dataa(!\ALUbaseInput[25]~5_combout ),
	.datab(!\ALUbaseInput[17]~4_combout ),
	.datac(!\ALUbaseInput[9]~33_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~12 .extended_lut = "off";
defparam \mainALU|Mux127~12 .lut_mask = 64'h0F550F5533003300;
defparam \mainALU|Mux127~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \mainALU|Mux127~25 (
// Equation(s):
// \mainALU|Mux127~25_combout  = ( \mainALU|Mux127~20_combout  & ( \mainALU|Mux127~24_combout  & ( ((!\registers|Mux30~8_combout  & (\mainALU|Mux127~12_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux127~16_combout )))) # 
// (\registers|Mux29~8_combout ) ) ) ) # ( !\mainALU|Mux127~20_combout  & ( \mainALU|Mux127~24_combout  & ( (!\registers|Mux30~8_combout  & (\mainALU|Mux127~12_combout  & (!\registers|Mux29~8_combout ))) # (\registers|Mux30~8_combout  & 
// (((\mainALU|Mux127~16_combout ) # (\registers|Mux29~8_combout )))) ) ) ) # ( \mainALU|Mux127~20_combout  & ( !\mainALU|Mux127~24_combout  & ( (!\registers|Mux30~8_combout  & (((\registers|Mux29~8_combout )) # (\mainALU|Mux127~12_combout ))) # 
// (\registers|Mux30~8_combout  & (((!\registers|Mux29~8_combout  & \mainALU|Mux127~16_combout )))) ) ) ) # ( !\mainALU|Mux127~20_combout  & ( !\mainALU|Mux127~24_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & 
// (\mainALU|Mux127~12_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux127~16_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\mainALU|Mux127~12_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~16_combout ),
	.datae(!\mainALU|Mux127~20_combout ),
	.dataf(!\mainALU|Mux127~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~25 .extended_lut = "off";
defparam \mainALU|Mux127~25 .lut_mask = 64'h20702A7A25752F7F;
defparam \mainALU|Mux127~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N24
cyclonev_lcell_comb \mainALU|Mux151~1 (
// Equation(s):
// \mainALU|Mux151~1_combout  = ( \mainALU|Mux127~25_combout  & ( (!\controller|ALUControl[0]~1_combout  & (\mainALU|Mux151~0_combout )) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~23_combout ) # (\registers|Mux31~8_combout )))) ) ) # ( 
// !\mainALU|Mux127~25_combout  & ( (!\controller|ALUControl[0]~1_combout  & (\mainALU|Mux151~0_combout )) # (\controller|ALUControl[0]~1_combout  & (((!\registers|Mux31~8_combout  & \mainALU|Mux127~23_combout )))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\mainALU|Mux151~0_combout ),
	.datac(!\registers|Mux31~8_combout ),
	.datad(!\mainALU|Mux127~23_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux151~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux151~1 .extended_lut = "off";
defparam \mainALU|Mux151~1 .lut_mask = 64'h2272227227772777;
defparam \mainALU|Mux151~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N6
cyclonev_lcell_comb \mainALU|Mux0~6 (
// Equation(s):
// \mainALU|Mux0~6_combout  = ( \ALUbaseInput[6]~29_combout  & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[2]~25_combout ))) ) ) # ( !\ALUbaseInput[6]~29_combout  & ( (\mainALU|Mux31~2_combout 
//  & (\instructions|altsyncram_component|auto_generated|q_a [8] & \ALUbaseInput[2]~25_combout )) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux31~2_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\ALUbaseInput[2]~25_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[6]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~6 .extended_lut = "off";
defparam \mainALU|Mux0~6 .lut_mask = 64'h0003000330333033;
defparam \mainALU|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N57
cyclonev_lcell_comb \mainALU|Mux0~5 (
// Equation(s):
// \mainALU|Mux0~5_combout  = ( \ALUbaseInput[1]~1_combout  & ( \ALUbaseInput[5]~6_combout  & ( \mainALU|Mux31~2_combout  ) ) ) # ( !\ALUbaseInput[1]~1_combout  & ( \ALUbaseInput[5]~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// \mainALU|Mux31~2_combout ) ) ) ) # ( \ALUbaseInput[1]~1_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux31~2_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mainALU|Mux31~2_combout ),
	.datad(gnd),
	.datae(!\ALUbaseInput[1]~1_combout ),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~5 .extended_lut = "off";
defparam \mainALU|Mux0~5 .lut_mask = 64'h000005050A0A0F0F;
defparam \mainALU|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N33
cyclonev_lcell_comb \mainALU|Mux0~7 (
// Equation(s):
// \mainALU|Mux0~7_combout  = ( \ALUbaseInput[7]~14_combout  & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[3]~10_combout ))) ) ) # ( !\ALUbaseInput[7]~14_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux31~2_combout  & \ALUbaseInput[3]~10_combout )) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mainALU|Mux31~2_combout ),
	.datad(!\ALUbaseInput[3]~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~7 .extended_lut = "off";
defparam \mainALU|Mux0~7 .lut_mask = 64'h000500050A0F0A0F;
defparam \mainALU|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \mainALU|Mux151~2 (
// Equation(s):
// \mainALU|Mux151~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [6] & ( \mainALU|Mux0~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~7_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~5_combout )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [6] & ( \mainALU|Mux0~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # 
// (\mainALU|Mux0~6_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [6] & ( !\mainALU|Mux0~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~7_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~5_combout )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [6] & ( !\mainALU|Mux0~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// \mainALU|Mux0~6_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~6_combout ),
	.datac(!\mainALU|Mux0~5_combout ),
	.datad(!\mainALU|Mux0~7_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\mainALU|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux151~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux151~2 .extended_lut = "off";
defparam \mainALU|Mux151~2 .lut_mask = 64'h111105AFBBBB05AF;
defparam \mainALU|Mux151~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \mainALU|Mux151~3 (
// Equation(s):
// \mainALU|Mux151~3_combout  = ( \mainALU|Mux151~1_combout  & ( \mainALU|Mux151~2_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~24_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~26_combout ))) ) ) 
// ) # ( !\mainALU|Mux151~1_combout  & ( \mainALU|Mux151~2_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & ((\mainALU|Mux63~24_combout )))) # (\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~26_combout 
// )))) ) ) ) # ( \mainALU|Mux151~1_combout  & ( !\mainALU|Mux151~2_combout  & ( (!\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~24_combout )))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & 
// (\mainALU|Mux63~26_combout ))) ) ) ) # ( !\mainALU|Mux151~1_combout  & ( !\mainALU|Mux151~2_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~24_combout ))) # (\mainALU|Mux155~3_combout  & 
// (\mainALU|Mux63~26_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~26_combout ),
	.datad(!\mainALU|Mux63~24_combout ),
	.datae(!\mainALU|Mux151~1_combout ),
	.dataf(!\mainALU|Mux151~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux151~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux151~3 .extended_lut = "off";
defparam \mainALU|Mux151~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \mainALU|Mux151~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \mainALU|Mux151~5 (
// Equation(s):
// \mainALU|Mux151~5_combout  = ( \mainALU|Mux151~3_combout  & ( (!\mainALU|Mux155~10_combout  & (\mainALU|Mux151~4_combout  & ((!\mainALU|Mux155~5_combout ) # (!\mainALU|Add0~33_sumout )))) ) ) # ( !\mainALU|Mux151~3_combout  & ( (\mainALU|Mux151~4_combout  
// & ((!\mainALU|Mux155~5_combout ) # (!\mainALU|Add0~33_sumout ))) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux155~10_combout ),
	.datac(!\mainALU|Mux151~4_combout ),
	.datad(!\mainALU|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux151~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux151~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux151~5 .extended_lut = "off";
defparam \mainALU|Mux151~5 .lut_mask = 64'h0F0A0F0A0C080C08;
defparam \mainALU|Mux151~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N0
cyclonev_lcell_comb \mainALU|Mux63~5 (
// Equation(s):
// \mainALU|Mux63~5_combout  = ( \ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\ALUbaseInput[0]~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [9]))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[24]~20_combout )))) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( \ALUbaseInput[8]~18_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & (((\ALUbaseInput[0]~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9]))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[24]~20_combout ))) ) ) ) # ( \ALUbaseInput[16]~19_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[0]~0_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # ((\ALUbaseInput[24]~20_combout 
// )))) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( !\ALUbaseInput[8]~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[0]~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[24]~20_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALUbaseInput[24]~20_combout ),
	.datad(!\ALUbaseInput[0]~0_combout ),
	.datae(!\ALUbaseInput[16]~19_combout ),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~5 .extended_lut = "off";
defparam \mainALU|Mux63~5 .lut_mask = 64'h018945CD23AB67EF;
defparam \mainALU|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N18
cyclonev_lcell_comb \mainALU|Mux63~9 (
// Equation(s):
// \mainALU|Mux63~9_combout  = ( \mainALU|Mux63~5_combout  & ( \mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~7_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\mainALU|Mux63~5_combout  & ( \mainALU|Mux63~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~7_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \mainALU|Mux63~5_combout  & ( !\mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [8]) # ((\mainALU|Mux63~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~7_combout )))) ) ) ) # ( !\mainALU|Mux63~5_combout  & ( 
// !\mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~7_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~6_combout ),
	.datad(!\mainALU|Mux63~7_combout ),
	.datae(!\mainALU|Mux63~5_combout ),
	.dataf(!\mainALU|Mux63~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~9 .extended_lut = "off";
defparam \mainALU|Mux63~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N51
cyclonev_lcell_comb \mainALU|Mux63~10 (
// Equation(s):
// \mainALU|Mux63~10_combout  = ( \mainALU|Mux63~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux63~4_combout ) ) ) # ( !\mainALU|Mux63~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// \mainALU|Mux63~4_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\mainALU|Mux63~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mainALU|Mux63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~10 .extended_lut = "off";
defparam \mainALU|Mux63~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mainALU|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N42
cyclonev_lcell_comb \mainALU|Mux159~13 (
// Equation(s):
// \mainALU|Mux159~13_combout  = ( !\controller|ALUControl[3]~3_combout  & ( (!\ALUbaseInput[0]~0_combout  & (((\registers|Mux31~8_combout  & (\controller|ALUControl[0]~1_combout ))))) # (\ALUbaseInput[0]~0_combout  & ((((\controller|ALUControl[0]~1_combout 
// )) # (\registers|Mux31~8_combout )))) ) ) # ( \controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[0]~1_combout  & (\ALUbaseInput[0]~0_combout  & (\mainALU|Mux31~1_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [6]))))) # 
// (\controller|ALUControl[0]~1_combout  & ((((\mainALU|Mux63~10_combout ))))) ) )

	.dataa(!\ALUbaseInput[0]~0_combout ),
	.datab(!\mainALU|Mux31~1_combout ),
	.datac(!\mainALU|Mux63~10_combout ),
	.datad(!\controller|ALUControl[0]~1_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datag(!\registers|Mux31~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~13 .extended_lut = "on";
defparam \mainALU|Mux159~13 .lut_mask = 64'h055F110F055F000F;
defparam \mainALU|Mux159~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \mainALU|Mux159~2 (
// Equation(s):
// \mainALU|Mux159~2_combout  = ( \registers|Mux31~8_combout  & ( \controller|ALUControl[3]~3_combout  ) ) # ( !\registers|Mux31~8_combout  & ( (\controller|ALUControl[3]~3_combout  & ((\ALUbaseInput[0]~0_combout ) # (\controller|ALUControl[0]~1_combout ))) 
// ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(gnd),
	.datad(!\ALUbaseInput[0]~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~2 .extended_lut = "off";
defparam \mainALU|Mux159~2 .lut_mask = 64'h1133113333333333;
defparam \mainALU|Mux159~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N36
cyclonev_lcell_comb \mainALU|Mux159~0 (
// Equation(s):
// \mainALU|Mux159~0_combout  = ( !\controller|ALUControl[0]~1_combout  & ( \controller|ALUControl[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~0 .extended_lut = "off";
defparam \mainALU|Mux159~0 .lut_mask = 64'h00FF00FF00000000;
defparam \mainALU|Mux159~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N30
cyclonev_lcell_comb \mainALU|Mux159~1 (
// Equation(s):
// \mainALU|Mux159~1_combout  = ( !\registers|Mux29~8_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux30~8_combout  & (\ALUbaseInput[0]~0_combout  & (\mainALU|Mux159~0_combout  & !\registers|Mux27~8_combout ))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\ALUbaseInput[0]~0_combout ),
	.datac(!\mainALU|Mux159~0_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~1 .extended_lut = "off";
defparam \mainALU|Mux159~1 .lut_mask = 64'h0200000000000000;
defparam \mainALU|Mux159~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N24
cyclonev_lcell_comb \mainALU|Mux127~5 (
// Equation(s):
// \mainALU|Mux127~5_combout  = ( \ALUbaseInput[8]~18_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout ) # (\ALUbaseInput[24]~20_combout ) ) ) ) # ( !\ALUbaseInput[8]~18_combout  & ( \registers|Mux28~8_combout  & ( 
// (\ALUbaseInput[24]~20_combout  & \registers|Mux27~8_combout ) ) ) ) # ( \ALUbaseInput[8]~18_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[0]~0_combout )) # (\registers|Mux27~8_combout  & 
// ((\ALUbaseInput[16]~19_combout ))) ) ) ) # ( !\ALUbaseInput[8]~18_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[0]~0_combout )) # (\registers|Mux27~8_combout  & ((\ALUbaseInput[16]~19_combout ))) ) ) )

	.dataa(!\ALUbaseInput[24]~20_combout ),
	.datab(!\ALUbaseInput[0]~0_combout ),
	.datac(!\ALUbaseInput[16]~19_combout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\ALUbaseInput[8]~18_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~5 .extended_lut = "off";
defparam \mainALU|Mux127~5 .lut_mask = 64'h330F330F0055FF55;
defparam \mainALU|Mux127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N42
cyclonev_lcell_comb \mainALU|Mux127~9 (
// Equation(s):
// \mainALU|Mux127~9_combout  = ( \mainALU|Mux127~7_combout  & ( \mainALU|Mux127~5_combout  & ( (!\registers|Mux29~8_combout ) # ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~6_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~8_combout ))) 
// ) ) ) # ( !\mainALU|Mux127~7_combout  & ( \mainALU|Mux127~5_combout  & ( (!\registers|Mux30~8_combout  & (((!\registers|Mux29~8_combout ) # (\mainALU|Mux127~6_combout )))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~8_combout  & 
// ((\registers|Mux29~8_combout )))) ) ) ) # ( \mainALU|Mux127~7_combout  & ( !\mainALU|Mux127~5_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux127~6_combout  & \registers|Mux29~8_combout )))) # (\registers|Mux30~8_combout  & 
// (((!\registers|Mux29~8_combout )) # (\mainALU|Mux127~8_combout ))) ) ) ) # ( !\mainALU|Mux127~7_combout  & ( !\mainALU|Mux127~5_combout  & ( (\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~6_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux127~8_combout )))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\mainALU|Mux127~8_combout ),
	.datac(!\mainALU|Mux127~6_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(!\mainALU|Mux127~7_combout ),
	.dataf(!\mainALU|Mux127~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~9 .extended_lut = "off";
defparam \mainALU|Mux127~9 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \mainALU|Mux127~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N12
cyclonev_lcell_comb \mainALU|Mux159~9 (
// Equation(s):
// \mainALU|Mux159~9_combout  = ( !\controller|ALUControl[3]~3_combout  & ( (((!\registers|Mux31~8_combout  & (\mainALU|Mux159~1_combout ))) # (\mainALU|Add0~1_sumout )) # (\controller|ALUControl[0]~1_combout ) ) ) # ( \controller|ALUControl[3]~3_combout  & 
// ( (!\registers|Mux31~8_combout  & ((((\controller|ALUControl[0]~1_combout  & \mainALU|Mux127~9_combout )) # (\mainALU|Mux159~1_combout )))) # (\registers|Mux31~8_combout  & (\controller|ALUControl[0]~1_combout  & (\mainALU|Mux127~4_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~4_combout ),
	.datad(!\mainALU|Mux159~1_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\mainALU|Mux127~9_combout ),
	.datag(!\mainALU|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~9 .extended_lut = "on";
defparam \mainALU|Mux159~9 .lut_mask = 64'h3FBF01AB3FBF23AB;
defparam \mainALU|Mux159~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N21
cyclonev_lcell_comb \mainALU|LessThan0~21 (
// Equation(s):
// \mainALU|LessThan0~21_combout  = ( \ALUbaseInput[17]~4_combout  & ( !\registers|Mux14~10_combout  ) ) # ( !\ALUbaseInput[17]~4_combout  & ( \registers|Mux14~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux14~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[17]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~21 .extended_lut = "off";
defparam \mainALU|LessThan0~21 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \mainALU|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N3
cyclonev_lcell_comb \mainALU|LessThan0~20 (
// Equation(s):
// \mainALU|LessThan0~20_combout  = ( \ALUbaseInput[18]~27_combout  & ( !\registers|Mux13~10_combout  ) ) # ( !\ALUbaseInput[18]~27_combout  & ( \registers|Mux13~10_combout  ) )

	.dataa(!\registers|Mux13~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[18]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~20 .extended_lut = "off";
defparam \mainALU|LessThan0~20 .lut_mask = 64'h55555555AAAAAAAA;
defparam \mainALU|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N54
cyclonev_lcell_comb \mainALU|LessThan0~19 (
// Equation(s):
// \mainALU|LessThan0~19_combout  = ( \ALUbaseInput[19]~12_combout  & ( \registers|Mux12~10_combout  & ( (!\ALUbaseInput[21]~8_combout  & (!\registers|Mux10~10_combout  & (!\registers|Mux11~10_combout  $ (\ALUbaseInput[20]~23_combout )))) # 
// (\ALUbaseInput[21]~8_combout  & (\registers|Mux10~10_combout  & (!\registers|Mux11~10_combout  $ (\ALUbaseInput[20]~23_combout )))) ) ) ) # ( !\ALUbaseInput[19]~12_combout  & ( !\registers|Mux12~10_combout  & ( (!\ALUbaseInput[21]~8_combout  & 
// (!\registers|Mux10~10_combout  & (!\registers|Mux11~10_combout  $ (\ALUbaseInput[20]~23_combout )))) # (\ALUbaseInput[21]~8_combout  & (\registers|Mux10~10_combout  & (!\registers|Mux11~10_combout  $ (\ALUbaseInput[20]~23_combout )))) ) ) )

	.dataa(!\ALUbaseInput[21]~8_combout ),
	.datab(!\registers|Mux11~10_combout ),
	.datac(!\ALUbaseInput[20]~23_combout ),
	.datad(!\registers|Mux10~10_combout ),
	.datae(!\ALUbaseInput[19]~12_combout ),
	.dataf(!\registers|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~19 .extended_lut = "off";
defparam \mainALU|LessThan0~19 .lut_mask = 64'h8241000000008241;
defparam \mainALU|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N0
cyclonev_lcell_comb \mainALU|LessThan0~25 (
// Equation(s):
// \mainALU|LessThan0~25_combout  = ( \mainALU|LessThan0~19_combout  & ( (!\mainALU|LessThan0~21_combout  & !\mainALU|LessThan0~20_combout ) ) )

	.dataa(gnd),
	.datab(!\mainALU|LessThan0~21_combout ),
	.datac(gnd),
	.datad(!\mainALU|LessThan0~20_combout ),
	.datae(gnd),
	.dataf(!\mainALU|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~25 .extended_lut = "off";
defparam \mainALU|LessThan0~25 .lut_mask = 64'h00000000CC00CC00;
defparam \mainALU|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
cyclonev_lcell_comb \mainALU|LessThan0~26 (
// Equation(s):
// \mainALU|LessThan0~26_combout  = ( \ALUbaseInput[19]~12_combout  & ( \registers|Mux12~10_combout  & ( (!\ALUbaseInput[21]~8_combout  & (!\registers|Mux11~10_combout  & (\ALUbaseInput[20]~23_combout  & !\registers|Mux10~10_combout ))) # 
// (\ALUbaseInput[21]~8_combout  & ((!\registers|Mux10~10_combout ) # ((!\registers|Mux11~10_combout  & \ALUbaseInput[20]~23_combout )))) ) ) ) # ( !\ALUbaseInput[19]~12_combout  & ( \registers|Mux12~10_combout  & ( (!\ALUbaseInput[21]~8_combout  & 
// (!\registers|Mux11~10_combout  & (\ALUbaseInput[20]~23_combout  & !\registers|Mux10~10_combout ))) # (\ALUbaseInput[21]~8_combout  & ((!\registers|Mux10~10_combout ) # ((!\registers|Mux11~10_combout  & \ALUbaseInput[20]~23_combout )))) ) ) ) # ( 
// \ALUbaseInput[19]~12_combout  & ( !\registers|Mux12~10_combout  & ( (!\ALUbaseInput[21]~8_combout  & (!\registers|Mux10~10_combout  & ((!\registers|Mux11~10_combout ) # (\ALUbaseInput[20]~23_combout )))) # (\ALUbaseInput[21]~8_combout  & 
// ((!\registers|Mux11~10_combout ) # ((!\registers|Mux10~10_combout ) # (\ALUbaseInput[20]~23_combout )))) ) ) ) # ( !\ALUbaseInput[19]~12_combout  & ( !\registers|Mux12~10_combout  & ( (!\ALUbaseInput[21]~8_combout  & (!\registers|Mux11~10_combout  & 
// (\ALUbaseInput[20]~23_combout  & !\registers|Mux10~10_combout ))) # (\ALUbaseInput[21]~8_combout  & ((!\registers|Mux10~10_combout ) # ((!\registers|Mux11~10_combout  & \ALUbaseInput[20]~23_combout )))) ) ) )

	.dataa(!\ALUbaseInput[21]~8_combout ),
	.datab(!\registers|Mux11~10_combout ),
	.datac(!\ALUbaseInput[20]~23_combout ),
	.datad(!\registers|Mux10~10_combout ),
	.datae(!\ALUbaseInput[19]~12_combout ),
	.dataf(!\registers|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~26 .extended_lut = "off";
defparam \mainALU|LessThan0~26 .lut_mask = 64'h5D04DF455D045D04;
defparam \mainALU|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N6
cyclonev_lcell_comb \mainALU|LessThan0~27 (
// Equation(s):
// \mainALU|LessThan0~27_combout  = ( \ALUbaseInput[17]~4_combout  & ( !\mainALU|LessThan0~26_combout  & ( (!\mainALU|LessThan0~19_combout ) # ((!\registers|Mux13~10_combout  & (\registers|Mux14~10_combout  & !\ALUbaseInput[18]~27_combout )) # 
// (\registers|Mux13~10_combout  & ((!\ALUbaseInput[18]~27_combout ) # (\registers|Mux14~10_combout )))) ) ) ) # ( !\ALUbaseInput[17]~4_combout  & ( !\mainALU|LessThan0~26_combout  & ( ((!\mainALU|LessThan0~19_combout ) # (!\ALUbaseInput[18]~27_combout )) # 
// (\registers|Mux13~10_combout ) ) ) )

	.dataa(!\registers|Mux13~10_combout ),
	.datab(!\registers|Mux14~10_combout ),
	.datac(!\mainALU|LessThan0~19_combout ),
	.datad(!\ALUbaseInput[18]~27_combout ),
	.datae(!\ALUbaseInput[17]~4_combout ),
	.dataf(!\mainALU|LessThan0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~27 .extended_lut = "off";
defparam \mainALU|LessThan0~27 .lut_mask = 64'hFFF5F7F100000000;
defparam \mainALU|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \mainALU|LessThan0~28 (
// Equation(s):
// \mainALU|LessThan0~28_combout  = ( \mainALU|LessThan0~25_combout  & ( \mainALU|LessThan0~27_combout  & ( (!\ALUbaseInput[16]~19_combout  & ((!\ALUbaseInput[15]~15_combout ) # ((\registers|Mux16~10_combout ) # (\registers|Mux15~10_combout )))) # 
// (\ALUbaseInput[16]~19_combout  & (\registers|Mux15~10_combout  & ((!\ALUbaseInput[15]~15_combout ) # (\registers|Mux16~10_combout )))) ) ) ) # ( !\mainALU|LessThan0~25_combout  & ( \mainALU|LessThan0~27_combout  ) )

	.dataa(!\ALUbaseInput[16]~19_combout ),
	.datab(!\ALUbaseInput[15]~15_combout ),
	.datac(!\registers|Mux15~10_combout ),
	.datad(!\registers|Mux16~10_combout ),
	.datae(!\mainALU|LessThan0~25_combout ),
	.dataf(!\mainALU|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~28 .extended_lut = "off";
defparam \mainALU|LessThan0~28 .lut_mask = 64'h00000000FFFF8EAF;
defparam \mainALU|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N33
cyclonev_lcell_comb \mainALU|LessThan0~30 (
// Equation(s):
// \mainALU|LessThan0~30_combout  = ( \ALUbaseInput[25]~5_combout  & ( !\registers|Mux6~10_combout  ) ) # ( !\ALUbaseInput[25]~5_combout  & ( \registers|Mux6~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux6~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~30 .extended_lut = "off";
defparam \mainALU|LessThan0~30 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \mainALU|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \mainALU|LessThan0~29 (
// Equation(s):
// \mainALU|LessThan0~29_combout  = ( \ALUbaseInput[26]~28_combout  & ( \registers|Mux3~10_combout  & ( (\registers|Mux5~10_combout  & (\ALUbaseInput[28]~24_combout  & (!\ALUbaseInput[27]~13_combout  $ (\registers|Mux4~10_combout )))) ) ) ) # ( 
// !\ALUbaseInput[26]~28_combout  & ( \registers|Mux3~10_combout  & ( (!\registers|Mux5~10_combout  & (\ALUbaseInput[28]~24_combout  & (!\ALUbaseInput[27]~13_combout  $ (\registers|Mux4~10_combout )))) ) ) ) # ( \ALUbaseInput[26]~28_combout  & ( 
// !\registers|Mux3~10_combout  & ( (\registers|Mux5~10_combout  & (!\ALUbaseInput[28]~24_combout  & (!\ALUbaseInput[27]~13_combout  $ (\registers|Mux4~10_combout )))) ) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( !\registers|Mux3~10_combout  & ( 
// (!\registers|Mux5~10_combout  & (!\ALUbaseInput[28]~24_combout  & (!\ALUbaseInput[27]~13_combout  $ (\registers|Mux4~10_combout )))) ) ) )

	.dataa(!\ALUbaseInput[27]~13_combout ),
	.datab(!\registers|Mux5~10_combout ),
	.datac(!\registers|Mux4~10_combout ),
	.datad(!\ALUbaseInput[28]~24_combout ),
	.datae(!\ALUbaseInput[26]~28_combout ),
	.dataf(!\registers|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~29 .extended_lut = "off";
defparam \mainALU|LessThan0~29 .lut_mask = 64'h8400210000840021;
defparam \mainALU|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N45
cyclonev_lcell_comb \mainALU|LessThan0~32 (
// Equation(s):
// \mainALU|LessThan0~32_combout  = !\ALUbaseInput[23]~16_combout  $ (!\registers|Mux8~10_combout )

	.dataa(!\ALUbaseInput[23]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux8~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~32 .extended_lut = "off";
defparam \mainALU|LessThan0~32 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \mainALU|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \mainALU|LessThan0~31 (
// Equation(s):
// \mainALU|LessThan0~31_combout  = ( !\ALUbaseInput[24]~20_combout  & ( \registers|Mux7~10_combout  ) ) # ( \ALUbaseInput[24]~20_combout  & ( !\registers|Mux7~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALUbaseInput[24]~20_combout ),
	.dataf(!\registers|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~31 .extended_lut = "off";
defparam \mainALU|LessThan0~31 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \mainALU|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \mainALU|LessThan0~33 (
// Equation(s):
// \mainALU|LessThan0~33_combout  = ( !\mainALU|LessThan0~32_combout  & ( !\mainALU|LessThan0~31_combout  & ( (!\mainALU|LessThan0~30_combout  & (\mainALU|LessThan0~29_combout  & (!\ALUbaseInput[22]~31_combout  $ (\registers|Mux9~10_combout )))) ) ) )

	.dataa(!\mainALU|LessThan0~30_combout ),
	.datab(!\ALUbaseInput[22]~31_combout ),
	.datac(!\registers|Mux9~10_combout ),
	.datad(!\mainALU|LessThan0~29_combout ),
	.datae(!\mainALU|LessThan0~32_combout ),
	.dataf(!\mainALU|LessThan0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~33 .extended_lut = "off";
defparam \mainALU|LessThan0~33 .lut_mask = 64'h0082000000000000;
defparam \mainALU|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N14
dffeas \registers|registers[3][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][31] .is_wysiwyg = "true";
defparam \registers|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y22_N6
cyclonev_lcell_comb \registers|registers[0][31]~feeder (
// Equation(s):
// \registers|registers[0][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[0][31]~feeder .extended_lut = "off";
defparam \registers|registers[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y22_N7
dffeas \registers|registers[0][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[0][31] .is_wysiwyg = "true";
defparam \registers|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N8
dffeas \registers|registers[2][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][31] .is_wysiwyg = "true";
defparam \registers|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N48
cyclonev_lcell_comb \registers|Mux0~6 (
// Equation(s):
// \registers|Mux0~6_combout  = ( \registers|registers[0][31]~q  & ( \registers|registers[2][31]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|registers[1][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[3][31]~q ))) ) ) ) # ( !\registers|registers[0][31]~q  & ( \registers|registers[2][31]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] 
// & ((\registers|registers[1][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[3][31]~q )))) ) ) ) # ( \registers|registers[0][31]~q  & ( !\registers|registers[2][31]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] 
// & ((\registers|registers[1][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[3][31]~q )))) ) ) ) # ( !\registers|registers[0][31]~q  & ( !\registers|registers[2][31]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[1][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\registers|registers[3][31]~q )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|registers[3][31]~q ),
	.datac(!\registers|registers[1][31]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[0][31]~q ),
	.dataf(!\registers|registers[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~6 .extended_lut = "off";
defparam \registers|Mux0~6 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \registers|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N35
dffeas \registers|registers[13][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[13][31] .is_wysiwyg = "true";
defparam \registers|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N57
cyclonev_lcell_comb \registers|registers[12][31]~feeder (
// Equation(s):
// \registers|registers[12][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][31]~feeder .extended_lut = "off";
defparam \registers|registers[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N59
dffeas \registers|registers[12][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][31] .is_wysiwyg = "true";
defparam \registers|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N57
cyclonev_lcell_comb \registers|registers[14][31]~feeder (
// Equation(s):
// \registers|registers[14][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][31]~feeder .extended_lut = "off";
defparam \registers|registers[14][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N59
dffeas \registers|registers[14][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][31] .is_wysiwyg = "true";
defparam \registers|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N38
dffeas \registers|registers[15][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[15][31] .is_wysiwyg = "true";
defparam \registers|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N27
cyclonev_lcell_comb \registers|Mux0~7 (
// Equation(s):
// \registers|Mux0~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[15][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[13][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[14][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[12][31]~q  ) ) )

	.dataa(!\registers|registers[13][31]~q ),
	.datab(!\registers|registers[12][31]~q ),
	.datac(!\registers|registers[14][31]~q ),
	.datad(!\registers|registers[15][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~7 .extended_lut = "off";
defparam \registers|Mux0~7 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N35
dffeas \registers|registers[6][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[6][31] .is_wysiwyg = "true";
defparam \registers|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N53
dffeas \registers|registers[7][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\writeData[31]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][31] .is_wysiwyg = "true";
defparam \registers|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y20_N12
cyclonev_lcell_comb \registers|registers[4][31]~feeder (
// Equation(s):
// \registers|registers[4][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[4][31]~feeder .extended_lut = "off";
defparam \registers|registers[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y20_N14
dffeas \registers|registers[4][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[4][31] .is_wysiwyg = "true";
defparam \registers|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N12
cyclonev_lcell_comb \registers|registers[5][31]~feeder (
// Equation(s):
// \registers|registers[5][31]~feeder_combout  = ( \writeData[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][31]~feeder .extended_lut = "off";
defparam \registers|registers[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y18_N14
dffeas \registers|registers[5][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][31] .is_wysiwyg = "true";
defparam \registers|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N54
cyclonev_lcell_comb \registers|Mux0~8 (
// Equation(s):
// \registers|Mux0~8_combout  = ( \registers|registers[5][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[7][31]~q ) ) ) ) # ( 
// !\registers|registers[5][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[7][31]~q  & \instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \registers|registers[5][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[4][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\registers|registers[6][31]~q )) ) ) ) # ( !\registers|registers[5][31]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[4][31]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[6][31]~q )) ) ) )

	.dataa(!\registers|registers[6][31]~q ),
	.datab(!\registers|registers[7][31]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|registers[4][31]~q ),
	.datae(!\registers|registers[5][31]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~8 .extended_lut = "off";
defparam \registers|Mux0~8 .lut_mask = 64'h05F505F50303F3F3;
defparam \registers|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y21_N24
cyclonev_lcell_comb \registers|Mux0~5 (
// Equation(s):
// \registers|Mux0~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][31]~q  ) ) )

	.dataa(!\registers|registers[10][31]~q ),
	.datab(!\registers|registers[8][31]~q ),
	.datac(!\registers|registers[9][31]~q ),
	.datad(!\registers|registers[11][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~5 .extended_lut = "off";
defparam \registers|Mux0~5 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N12
cyclonev_lcell_comb \registers|Mux0~9 (
// Equation(s):
// \registers|Mux0~9_combout  = ( \registers|Mux0~8_combout  & ( \registers|Mux0~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (((\registers|Mux0~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|Mux0~7_combout )))) ) ) ) # ( !\registers|Mux0~8_combout  & ( \registers|Mux0~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux0~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((\registers|Mux0~7_combout )))) ) ) ) # ( \registers|Mux0~8_combout  & ( !\registers|Mux0~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (((\registers|Mux0~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux0~7_combout )))) 
// ) ) ) # ( !\registers|Mux0~8_combout  & ( !\registers|Mux0~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux0~6_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|Mux0~7_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|Mux0~6_combout ),
	.datad(!\registers|Mux0~7_combout ),
	.datae(!\registers|Mux0~8_combout ),
	.dataf(!\registers|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~9 .extended_lut = "off";
defparam \registers|Mux0~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \registers|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N21
cyclonev_lcell_comb \registers|Mux0~1 (
// Equation(s):
// \registers|Mux0~1_combout  = ( \registers|registers[29][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[25][31]~q ) ) ) ) # ( 
// !\registers|registers[29][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\registers|registers[25][31]~q  & !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \registers|registers[29][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[17][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[21][31]~q )) ) ) ) # ( !\registers|registers[29][31]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[17][31]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[21][31]~q )) ) ) )

	.dataa(!\registers|registers[25][31]~q ),
	.datab(!\registers|registers[21][31]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|registers[17][31]~q ),
	.datae(!\registers|registers[29][31]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~1 .extended_lut = "off";
defparam \registers|Mux0~1 .lut_mask = 64'h03F303F350505F5F;
defparam \registers|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N3
cyclonev_lcell_comb \registers|Mux0~0 (
// Equation(s):
// \registers|Mux0~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][31]~q  ) ) )

	.dataa(!\registers|registers[20][31]~q ),
	.datab(!\registers|registers[16][31]~q ),
	.datac(!\registers|registers[24][31]~q ),
	.datad(!\registers|registers[28][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~0 .extended_lut = "off";
defparam \registers|Mux0~0 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N9
cyclonev_lcell_comb \registers|Mux0~3 (
// Equation(s):
// \registers|Mux0~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[31][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[27][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[23][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[19][31]~q  ) ) )

	.dataa(!\registers|registers[27][31]~q ),
	.datab(!\registers|registers[23][31]~q ),
	.datac(!\registers|registers[19][31]~q ),
	.datad(!\registers|registers[31][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~3 .extended_lut = "off";
defparam \registers|Mux0~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N3
cyclonev_lcell_comb \registers|Mux0~2 (
// Equation(s):
// \registers|Mux0~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[30][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[22][31]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[26][31]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[18][31]~q  ) ) )

	.dataa(!\registers|registers[26][31]~q ),
	.datab(!\registers|registers[18][31]~q ),
	.datac(!\registers|registers[22][31]~q ),
	.datad(!\registers|registers[30][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~2 .extended_lut = "off";
defparam \registers|Mux0~2 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N51
cyclonev_lcell_comb \registers|Mux0~4 (
// Equation(s):
// \registers|Mux0~4_combout  = ( \registers|Mux0~3_combout  & ( \registers|Mux0~2_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux0~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|Mux0~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\registers|Mux0~3_combout  & ( \registers|Mux0~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((\registers|Mux0~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux0~1_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [22]))) 
// ) ) ) # ( \registers|Mux0~3_combout  & ( !\registers|Mux0~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|Mux0~0_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (((\instructions|altsyncram_component|auto_generated|q_a [22])) # (\registers|Mux0~1_combout ))) ) ) ) # ( !\registers|Mux0~3_combout  & ( !\registers|Mux0~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux0~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux0~1_combout )))) 
// ) ) )

	.dataa(!\registers|Mux0~1_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|Mux0~0_combout ),
	.datae(!\registers|Mux0~3_combout ),
	.dataf(!\registers|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~4 .extended_lut = "off";
defparam \registers|Mux0~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \registers|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N18
cyclonev_lcell_comb \registers|Mux0~10 (
// Equation(s):
// \registers|Mux0~10_combout  = (!\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux0~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux0~4_combout )))

	.dataa(gnd),
	.datab(!\registers|Mux0~9_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\registers|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux0~10 .extended_lut = "off";
defparam \registers|Mux0~10 .lut_mask = 64'h303F303F303F303F;
defparam \registers|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N33
cyclonev_lcell_comb \mainALU|Mux159~3 (
// Equation(s):
// \mainALU|Mux159~3_combout  = ( \ALUbaseInput[31]~17_combout  & ( \registers|Mux0~10_combout  & ( (\controller|ALUControl[0]~1_combout  & (!\ALUbaseInput[30]~32_combout  $ (\registers|Mux1~10_combout ))) ) ) ) # ( !\ALUbaseInput[31]~17_combout  & ( 
// !\registers|Mux0~10_combout  & ( (\controller|ALUControl[0]~1_combout  & (!\ALUbaseInput[30]~32_combout  $ (\registers|Mux1~10_combout ))) ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[30]~32_combout ),
	.datad(!\registers|Mux1~10_combout ),
	.datae(!\ALUbaseInput[31]~17_combout ),
	.dataf(!\registers|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~3 .extended_lut = "off";
defparam \mainALU|Mux159~3 .lut_mask = 64'h5005000000005005;
defparam \mainALU|Mux159~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N3
cyclonev_lcell_comb \mainALU|Mux159~4 (
// Equation(s):
// \mainALU|Mux159~4_combout  = ( \ALUbaseInput[29]~9_combout  & ( (\registers|Mux2~10_combout  & \mainALU|Mux159~3_combout ) ) ) # ( !\ALUbaseInput[29]~9_combout  & ( (!\registers|Mux2~10_combout  & \mainALU|Mux159~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux2~10_combout ),
	.datad(!\mainALU|Mux159~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~4 .extended_lut = "off";
defparam \mainALU|Mux159~4 .lut_mask = 64'h00F000F0000F000F;
defparam \mainALU|Mux159~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \mainALU|LessThan0~35 (
// Equation(s):
// \mainALU|LessThan0~35_combout  = ( \ALUbaseInput[26]~28_combout  & ( \registers|Mux3~10_combout  & ( (\ALUbaseInput[28]~24_combout  & ((!\registers|Mux4~10_combout  & ((!\registers|Mux5~10_combout ) # (\ALUbaseInput[27]~13_combout ))) # 
// (\registers|Mux4~10_combout  & (!\registers|Mux5~10_combout  & \ALUbaseInput[27]~13_combout )))) ) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( \registers|Mux3~10_combout  & ( (!\registers|Mux4~10_combout  & (\ALUbaseInput[28]~24_combout  & 
// \ALUbaseInput[27]~13_combout )) ) ) ) # ( \ALUbaseInput[26]~28_combout  & ( !\registers|Mux3~10_combout  & ( ((!\registers|Mux4~10_combout  & ((!\registers|Mux5~10_combout ) # (\ALUbaseInput[27]~13_combout ))) # (\registers|Mux4~10_combout  & 
// (!\registers|Mux5~10_combout  & \ALUbaseInput[27]~13_combout ))) # (\ALUbaseInput[28]~24_combout ) ) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( !\registers|Mux3~10_combout  & ( ((!\registers|Mux4~10_combout  & \ALUbaseInput[27]~13_combout )) # 
// (\ALUbaseInput[28]~24_combout ) ) ) )

	.dataa(!\registers|Mux4~10_combout ),
	.datab(!\registers|Mux5~10_combout ),
	.datac(!\ALUbaseInput[28]~24_combout ),
	.datad(!\ALUbaseInput[27]~13_combout ),
	.datae(!\ALUbaseInput[26]~28_combout ),
	.dataf(!\registers|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~35 .extended_lut = "off";
defparam \mainALU|LessThan0~35 .lut_mask = 64'h0FAF8FEF000A080E;
defparam \mainALU|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \mainALU|LessThan0~36 (
// Equation(s):
// \mainALU|LessThan0~36_combout  = ( \mainALU|LessThan0~29_combout  & ( !\mainALU|LessThan0~35_combout  & ( (!\registers|Mux6~10_combout  & (!\ALUbaseInput[25]~5_combout  & ((!\ALUbaseInput[24]~20_combout ) # (\registers|Mux7~10_combout )))) # 
// (\registers|Mux6~10_combout  & ((!\ALUbaseInput[24]~20_combout ) # ((!\ALUbaseInput[25]~5_combout ) # (\registers|Mux7~10_combout )))) ) ) ) # ( !\mainALU|LessThan0~29_combout  & ( !\mainALU|LessThan0~35_combout  ) )

	.dataa(!\ALUbaseInput[24]~20_combout ),
	.datab(!\registers|Mux6~10_combout ),
	.datac(!\ALUbaseInput[25]~5_combout ),
	.datad(!\registers|Mux7~10_combout ),
	.datae(!\mainALU|LessThan0~29_combout ),
	.dataf(!\mainALU|LessThan0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~36 .extended_lut = "off";
defparam \mainALU|LessThan0~36 .lut_mask = 64'hFFFFB2F300000000;
defparam \mainALU|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \mainALU|LessThan0~34 (
// Equation(s):
// \mainALU|LessThan0~34_combout  = ( !\mainALU|LessThan0~31_combout  & ( (!\mainALU|LessThan0~30_combout  & \mainALU|LessThan0~29_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainALU|LessThan0~30_combout ),
	.datad(!\mainALU|LessThan0~29_combout ),
	.datae(gnd),
	.dataf(!\mainALU|LessThan0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~34 .extended_lut = "off";
defparam \mainALU|LessThan0~34 .lut_mask = 64'h00F000F000000000;
defparam \mainALU|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \mainALU|LessThan0~37 (
// Equation(s):
// \mainALU|LessThan0~37_combout  = ( \mainALU|LessThan0~36_combout  & ( \mainALU|LessThan0~34_combout  & ( (!\registers|Mux8~10_combout  & (!\ALUbaseInput[23]~16_combout  & ((!\ALUbaseInput[22]~31_combout ) # (\registers|Mux9~10_combout )))) # 
// (\registers|Mux8~10_combout  & ((!\ALUbaseInput[22]~31_combout ) # ((!\ALUbaseInput[23]~16_combout ) # (\registers|Mux9~10_combout )))) ) ) ) # ( \mainALU|LessThan0~36_combout  & ( !\mainALU|LessThan0~34_combout  ) )

	.dataa(!\registers|Mux8~10_combout ),
	.datab(!\ALUbaseInput[22]~31_combout ),
	.datac(!\ALUbaseInput[23]~16_combout ),
	.datad(!\registers|Mux9~10_combout ),
	.datae(!\mainALU|LessThan0~36_combout ),
	.dataf(!\mainALU|LessThan0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~37 .extended_lut = "off";
defparam \mainALU|LessThan0~37 .lut_mask = 64'h0000FFFF0000D4F5;
defparam \mainALU|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N45
cyclonev_lcell_comb \mainALU|Mux159~5 (
// Equation(s):
// \mainALU|Mux159~5_combout  = ( \registers|Mux0~10_combout  & ( \ALUbaseInput[30]~32_combout  & ( (!\controller|ALUControl[3]~3_combout  & ((!\controller|ALUControl[0]~1_combout ) # ((\ALUbaseInput[31]~17_combout  & \registers|Mux1~10_combout )))) ) ) ) # 
// ( !\registers|Mux0~10_combout  & ( \ALUbaseInput[30]~32_combout  & ( (!\controller|ALUControl[3]~3_combout  & ((!\controller|ALUControl[0]~1_combout ) # ((\registers|Mux1~10_combout ) # (\ALUbaseInput[31]~17_combout )))) ) ) ) # ( 
// \registers|Mux0~10_combout  & ( !\ALUbaseInput[30]~32_combout  & ( (!\controller|ALUControl[3]~3_combout  & ((!\controller|ALUControl[0]~1_combout ) # (\ALUbaseInput[31]~17_combout ))) ) ) ) # ( !\registers|Mux0~10_combout  & ( 
// !\ALUbaseInput[30]~32_combout  & ( !\controller|ALUControl[3]~3_combout  ) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\ALUbaseInput[31]~17_combout ),
	.datad(!\registers|Mux1~10_combout ),
	.datae(!\registers|Mux0~10_combout ),
	.dataf(!\ALUbaseInput[30]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~5 .extended_lut = "off";
defparam \mainALU|Mux159~5 .lut_mask = 64'hAAAA8A8A8AAA888A;
defparam \mainALU|Mux159~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N24
cyclonev_lcell_comb \mainALU|Mux159~6 (
// Equation(s):
// \mainALU|Mux159~6_combout  = ( \controller|ALUControl[0]~1_combout  & ( \mainALU|Mux159~5_combout  & ( (!\mainALU|Mux159~3_combout ) # ((!\ALUbaseInput[29]~9_combout ) # (\registers|Mux2~10_combout )) ) ) ) # ( !\controller|ALUControl[0]~1_combout  & ( 
// \mainALU|Mux159~5_combout  & ( (!\mainALU|Add0~1_sumout  & ((!\mainALU|Mux159~3_combout ) # ((!\ALUbaseInput[29]~9_combout ) # (\registers|Mux2~10_combout )))) ) ) )

	.dataa(!\mainALU|Mux159~3_combout ),
	.datab(!\registers|Mux2~10_combout ),
	.datac(!\mainALU|Add0~1_sumout ),
	.datad(!\ALUbaseInput[29]~9_combout ),
	.datae(!\controller|ALUControl[0]~1_combout ),
	.dataf(!\mainALU|Mux159~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~6 .extended_lut = "off";
defparam \mainALU|Mux159~6 .lut_mask = 64'h00000000F0B0FFBB;
defparam \mainALU|Mux159~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N33
cyclonev_lcell_comb \mainALU|LessThan0~0 (
// Equation(s):
// \mainALU|LessThan0~0_combout  = ( \ALUbaseInput[7]~14_combout  & ( \registers|Mux25~8_combout  & ( (\registers|Mux24~8_combout  & \ALUbaseInput[6]~29_combout ) ) ) ) # ( !\ALUbaseInput[7]~14_combout  & ( \registers|Mux25~8_combout  & ( 
// (!\registers|Mux24~8_combout  & \ALUbaseInput[6]~29_combout ) ) ) ) # ( \ALUbaseInput[7]~14_combout  & ( !\registers|Mux25~8_combout  & ( (\registers|Mux24~8_combout  & !\ALUbaseInput[6]~29_combout ) ) ) ) # ( !\ALUbaseInput[7]~14_combout  & ( 
// !\registers|Mux25~8_combout  & ( (!\registers|Mux24~8_combout  & !\ALUbaseInput[6]~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux24~8_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(gnd),
	.datae(!\ALUbaseInput[7]~14_combout ),
	.dataf(!\registers|Mux25~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~0 .extended_lut = "off";
defparam \mainALU|LessThan0~0 .lut_mask = 64'hC0C030300C0C0303;
defparam \mainALU|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N3
cyclonev_lcell_comb \mainALU|LessThan0~8 (
// Equation(s):
// \mainALU|LessThan0~8_combout  = ( \ALUbaseInput[7]~14_combout  & ( \registers|Mux25~8_combout  & ( !\registers|Mux24~8_combout  ) ) ) # ( \ALUbaseInput[7]~14_combout  & ( !\registers|Mux25~8_combout  & ( (!\registers|Mux24~8_combout ) # 
// (\ALUbaseInput[6]~29_combout ) ) ) ) # ( !\ALUbaseInput[7]~14_combout  & ( !\registers|Mux25~8_combout  & ( (!\registers|Mux24~8_combout  & \ALUbaseInput[6]~29_combout ) ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux24~8_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(gnd),
	.datae(!\ALUbaseInput[7]~14_combout ),
	.dataf(!\registers|Mux25~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~8 .extended_lut = "off";
defparam \mainALU|LessThan0~8 .lut_mask = 64'h0C0CCFCF0000CCCC;
defparam \mainALU|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N15
cyclonev_lcell_comb \mainALU|LessThan0~7 (
// Equation(s):
// \mainALU|LessThan0~7_combout  = ( \ALUbaseInput[4]~21_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~7 .extended_lut = "off";
defparam \mainALU|LessThan0~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \mainALU|LessThan0~9 (
// Equation(s):
// \mainALU|LessThan0~9_combout  = ( \mainALU|LessThan0~7_combout  & ( (!\mainALU|LessThan0~8_combout  & ((!\mainALU|LessThan0~0_combout ) # ((!\ALUbaseInput[5]~6_combout  & \registers|Mux26~8_combout )))) ) ) # ( !\mainALU|LessThan0~7_combout  & ( 
// (!\mainALU|LessThan0~8_combout  & ((!\ALUbaseInput[5]~6_combout ) # ((!\mainALU|LessThan0~0_combout ) # (\registers|Mux26~8_combout )))) ) )

	.dataa(!\ALUbaseInput[5]~6_combout ),
	.datab(!\registers|Mux26~8_combout ),
	.datac(!\mainALU|LessThan0~0_combout ),
	.datad(!\mainALU|LessThan0~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~9 .extended_lut = "off";
defparam \mainALU|LessThan0~9 .lut_mask = 64'hFB00FB00F200F200;
defparam \mainALU|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N39
cyclonev_lcell_comb \mainALU|LessThan0~1 (
// Equation(s):
// \mainALU|LessThan0~1_combout  = ( \ALUbaseInput[5]~6_combout  & ( !\registers|Mux26~8_combout  ) ) # ( !\ALUbaseInput[5]~6_combout  & ( \registers|Mux26~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux26~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~1 .extended_lut = "off";
defparam \mainALU|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \mainALU|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N21
cyclonev_lcell_comb \mainALU|LessThan0~5 (
// Equation(s):
// \mainALU|LessThan0~5_combout  = ( !\registers|Mux28~8_combout  & ( \registers|Mux29~8_combout  & ( \ALUbaseInput[3]~10_combout  ) ) ) # ( \registers|Mux28~8_combout  & ( !\registers|Mux29~8_combout  & ( (\ALUbaseInput[3]~10_combout  & 
// \ALUbaseInput[2]~25_combout ) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\registers|Mux29~8_combout  & ( (\ALUbaseInput[2]~25_combout ) # (\ALUbaseInput[3]~10_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUbaseInput[3]~10_combout ),
	.datad(!\ALUbaseInput[2]~25_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\registers|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~5 .extended_lut = "off";
defparam \mainALU|LessThan0~5 .lut_mask = 64'h0FFF000F0F0F0000;
defparam \mainALU|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N51
cyclonev_lcell_comb \mainALU|LessThan0~4 (
// Equation(s):
// \mainALU|LessThan0~4_combout  = ( \registers|Mux29~8_combout  & ( (\ALUbaseInput[2]~25_combout  & (!\registers|Mux28~8_combout  $ (\ALUbaseInput[3]~10_combout ))) ) ) # ( !\registers|Mux29~8_combout  & ( (!\ALUbaseInput[2]~25_combout  & 
// (!\registers|Mux28~8_combout  $ (\ALUbaseInput[3]~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\registers|Mux28~8_combout ),
	.datac(!\ALUbaseInput[3]~10_combout ),
	.datad(!\ALUbaseInput[2]~25_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~4 .extended_lut = "off";
defparam \mainALU|LessThan0~4 .lut_mask = 64'hC300C30000C300C3;
defparam \mainALU|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N27
cyclonev_lcell_comb \mainALU|LessThan0~3 (
// Equation(s):
// \mainALU|LessThan0~3_combout  = ( \registers|Mux30~8_combout  & ( (!\registers|Mux31~8_combout  & (\ALUbaseInput[1]~1_combout  & \ALUbaseInput[0]~0_combout )) ) ) # ( !\registers|Mux30~8_combout  & ( ((!\registers|Mux31~8_combout  & 
// \ALUbaseInput[0]~0_combout )) # (\ALUbaseInput[1]~1_combout ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[1]~1_combout ),
	.datad(!\ALUbaseInput[0]~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux30~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~3 .extended_lut = "off";
defparam \mainALU|LessThan0~3 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \mainALU|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \mainALU|LessThan0~2 (
// Equation(s):
// \mainALU|LessThan0~2_combout  = ( \ALUbaseInput[4]~21_combout  & ( !\registers|Mux27~8_combout  ) ) # ( !\ALUbaseInput[4]~21_combout  & ( \registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(!\registers|Mux27~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~2 .extended_lut = "off";
defparam \mainALU|LessThan0~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \mainALU|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \mainALU|LessThan0~6 (
// Equation(s):
// \mainALU|LessThan0~6_combout  = ( \mainALU|LessThan0~3_combout  & ( !\mainALU|LessThan0~2_combout  & ( (!\mainALU|LessThan0~1_combout  & (\mainALU|LessThan0~0_combout  & ((\mainALU|LessThan0~4_combout ) # (\mainALU|LessThan0~5_combout )))) ) ) ) # ( 
// !\mainALU|LessThan0~3_combout  & ( !\mainALU|LessThan0~2_combout  & ( (!\mainALU|LessThan0~1_combout  & (\mainALU|LessThan0~5_combout  & \mainALU|LessThan0~0_combout )) ) ) )

	.dataa(!\mainALU|LessThan0~1_combout ),
	.datab(!\mainALU|LessThan0~5_combout ),
	.datac(!\mainALU|LessThan0~0_combout ),
	.datad(!\mainALU|LessThan0~4_combout ),
	.datae(!\mainALU|LessThan0~3_combout ),
	.dataf(!\mainALU|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~6 .extended_lut = "off";
defparam \mainALU|LessThan0~6 .lut_mask = 64'h0202020A00000000;
defparam \mainALU|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N6
cyclonev_lcell_comb \mainALU|LessThan0~15 (
// Equation(s):
// \mainALU|LessThan0~15_combout  = ( \ALUbaseInput[12]~22_combout  & ( \registers|Mux18~8_combout  & ( (!\registers|Mux17~8_combout  & (((\ALUbaseInput[13]~7_combout  & !\registers|Mux19~8_combout )) # (\ALUbaseInput[14]~30_combout ))) # 
// (\registers|Mux17~8_combout  & (\ALUbaseInput[13]~7_combout  & (\ALUbaseInput[14]~30_combout  & !\registers|Mux19~8_combout ))) ) ) ) # ( !\ALUbaseInput[12]~22_combout  & ( \registers|Mux18~8_combout  & ( (!\registers|Mux17~8_combout  & 
// \ALUbaseInput[14]~30_combout ) ) ) ) # ( \ALUbaseInput[12]~22_combout  & ( !\registers|Mux18~8_combout  & ( (!\registers|Mux17~8_combout  & (((!\registers|Mux19~8_combout ) # (\ALUbaseInput[14]~30_combout )) # (\ALUbaseInput[13]~7_combout ))) # 
// (\registers|Mux17~8_combout  & (\ALUbaseInput[14]~30_combout  & ((!\registers|Mux19~8_combout ) # (\ALUbaseInput[13]~7_combout )))) ) ) ) # ( !\ALUbaseInput[12]~22_combout  & ( !\registers|Mux18~8_combout  & ( (!\ALUbaseInput[13]~7_combout  & 
// (!\registers|Mux17~8_combout  & \ALUbaseInput[14]~30_combout )) # (\ALUbaseInput[13]~7_combout  & ((!\registers|Mux17~8_combout ) # (\ALUbaseInput[14]~30_combout ))) ) ) )

	.dataa(!\ALUbaseInput[13]~7_combout ),
	.datab(!\registers|Mux17~8_combout ),
	.datac(!\ALUbaseInput[14]~30_combout ),
	.datad(!\registers|Mux19~8_combout ),
	.datae(!\ALUbaseInput[12]~22_combout ),
	.dataf(!\registers|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~15 .extended_lut = "off";
defparam \mainALU|LessThan0~15 .lut_mask = 64'h4D4DCF4D0C0C4D0C;
defparam \mainALU|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N0
cyclonev_lcell_comb \mainALU|LessThan0~10 (
// Equation(s):
// \mainALU|LessThan0~10_combout  = ( \ALUbaseInput[14]~30_combout  & ( \registers|Mux18~8_combout  & ( (\ALUbaseInput[13]~7_combout  & (\registers|Mux17~8_combout  & (!\ALUbaseInput[12]~22_combout  $ (\registers|Mux19~8_combout )))) ) ) ) # ( 
// !\ALUbaseInput[14]~30_combout  & ( \registers|Mux18~8_combout  & ( (\ALUbaseInput[13]~7_combout  & (!\registers|Mux17~8_combout  & (!\ALUbaseInput[12]~22_combout  $ (\registers|Mux19~8_combout )))) ) ) ) # ( \ALUbaseInput[14]~30_combout  & ( 
// !\registers|Mux18~8_combout  & ( (!\ALUbaseInput[13]~7_combout  & (\registers|Mux17~8_combout  & (!\ALUbaseInput[12]~22_combout  $ (\registers|Mux19~8_combout )))) ) ) ) # ( !\ALUbaseInput[14]~30_combout  & ( !\registers|Mux18~8_combout  & ( 
// (!\ALUbaseInput[13]~7_combout  & (!\registers|Mux17~8_combout  & (!\ALUbaseInput[12]~22_combout  $ (\registers|Mux19~8_combout )))) ) ) )

	.dataa(!\ALUbaseInput[12]~22_combout ),
	.datab(!\registers|Mux19~8_combout ),
	.datac(!\ALUbaseInput[13]~7_combout ),
	.datad(!\registers|Mux17~8_combout ),
	.datae(!\ALUbaseInput[14]~30_combout ),
	.dataf(!\registers|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~10 .extended_lut = "off";
defparam \mainALU|LessThan0~10 .lut_mask = 64'h9000009009000009;
defparam \mainALU|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \mainALU|LessThan0~16 (
// Equation(s):
// \mainALU|LessThan0~16_combout  = ( !\mainALU|LessThan0~15_combout  & ( \mainALU|LessThan0~10_combout  & ( (!\ALUbaseInput[11]~11_combout  & ((!\ALUbaseInput[10]~34_combout ) # ((\registers|Mux20~8_combout ) # (\registers|Mux21~8_combout )))) # 
// (\ALUbaseInput[11]~11_combout  & (\registers|Mux20~8_combout  & ((!\ALUbaseInput[10]~34_combout ) # (\registers|Mux21~8_combout )))) ) ) ) # ( !\mainALU|LessThan0~15_combout  & ( !\mainALU|LessThan0~10_combout  ) )

	.dataa(!\ALUbaseInput[10]~34_combout ),
	.datab(!\ALUbaseInput[11]~11_combout ),
	.datac(!\registers|Mux21~8_combout ),
	.datad(!\registers|Mux20~8_combout ),
	.datae(!\mainALU|LessThan0~15_combout ),
	.dataf(!\mainALU|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~16 .extended_lut = "off";
defparam \mainALU|LessThan0~16 .lut_mask = 64'hFFFF00008CEF0000;
defparam \mainALU|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N39
cyclonev_lcell_comb \mainALU|LessThan0~22 (
// Equation(s):
// \mainALU|LessThan0~22_combout  = ( \registers|Mux16~10_combout  & ( !\ALUbaseInput[15]~15_combout  ) ) # ( !\registers|Mux16~10_combout  & ( \ALUbaseInput[15]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[15]~15_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~22 .extended_lut = "off";
defparam \mainALU|LessThan0~22 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \mainALU|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N30
cyclonev_lcell_comb \mainALU|LessThan0~23 (
// Equation(s):
// \mainALU|LessThan0~23_combout  = ( !\mainALU|LessThan0~20_combout  & ( \mainALU|LessThan0~19_combout  & ( (!\mainALU|LessThan0~22_combout  & (!\mainALU|LessThan0~21_combout  & (!\ALUbaseInput[16]~19_combout  $ (\registers|Mux15~10_combout )))) ) ) )

	.dataa(!\ALUbaseInput[16]~19_combout ),
	.datab(!\mainALU|LessThan0~22_combout ),
	.datac(!\registers|Mux15~10_combout ),
	.datad(!\mainALU|LessThan0~21_combout ),
	.datae(!\mainALU|LessThan0~20_combout ),
	.dataf(!\mainALU|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~23 .extended_lut = "off";
defparam \mainALU|LessThan0~23 .lut_mask = 64'h0000000084000000;
defparam \mainALU|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N6
cyclonev_lcell_comb \mainALU|LessThan0~11 (
// Equation(s):
// \mainALU|LessThan0~11_combout  = ( \ALUbaseInput[11]~11_combout  & ( !\registers|Mux20~8_combout  ) ) # ( !\ALUbaseInput[11]~11_combout  & ( \registers|Mux20~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux20~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~11 .extended_lut = "off";
defparam \mainALU|LessThan0~11 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \mainALU|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N15
cyclonev_lcell_comb \mainALU|LessThan0~13 (
// Equation(s):
// \mainALU|LessThan0~13_combout  = ( \registers|Mux22~10_combout  & ( !\ALUbaseInput[9]~33_combout  ) ) # ( !\registers|Mux22~10_combout  & ( \ALUbaseInput[9]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[9]~33_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~13 .extended_lut = "off";
defparam \mainALU|LessThan0~13 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \mainALU|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N12
cyclonev_lcell_comb \mainALU|LessThan0~12 (
// Equation(s):
// \mainALU|LessThan0~12_combout  = ( \ALUbaseInput[10]~34_combout  & ( !\registers|Mux21~8_combout  ) ) # ( !\ALUbaseInput[10]~34_combout  & ( \registers|Mux21~8_combout  ) )

	.dataa(gnd),
	.datab(!\registers|Mux21~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~12 .extended_lut = "off";
defparam \mainALU|LessThan0~12 .lut_mask = 64'h33333333CCCCCCCC;
defparam \mainALU|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N21
cyclonev_lcell_comb \mainALU|LessThan0~14 (
// Equation(s):
// \mainALU|LessThan0~14_combout  = ( \mainALU|LessThan0~10_combout  & ( !\mainALU|LessThan0~12_combout  & ( (!\mainALU|LessThan0~11_combout  & (!\mainALU|LessThan0~13_combout  & (!\registers|Mux23~8_combout  $ (\ALUbaseInput[8]~18_combout )))) ) ) )

	.dataa(!\registers|Mux23~8_combout ),
	.datab(!\mainALU|LessThan0~11_combout ),
	.datac(!\mainALU|LessThan0~13_combout ),
	.datad(!\ALUbaseInput[8]~18_combout ),
	.datae(!\mainALU|LessThan0~10_combout ),
	.dataf(!\mainALU|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~14 .extended_lut = "off";
defparam \mainALU|LessThan0~14 .lut_mask = 64'h0000804000000000;
defparam \mainALU|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N39
cyclonev_lcell_comb \mainALU|LessThan0~17 (
// Equation(s):
// \mainALU|LessThan0~17_combout  = ( \ALUbaseInput[8]~18_combout  & ( !\registers|Mux23~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux23~8_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~17 .extended_lut = "off";
defparam \mainALU|LessThan0~17 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N48
cyclonev_lcell_comb \mainALU|LessThan0~18 (
// Equation(s):
// \mainALU|LessThan0~18_combout  = ( !\mainALU|LessThan0~11_combout  & ( \mainALU|LessThan0~10_combout  & ( (!\mainALU|LessThan0~12_combout  & ((!\registers|Mux22~10_combout  & ((\ALUbaseInput[9]~33_combout ) # (\mainALU|LessThan0~17_combout ))) # 
// (\registers|Mux22~10_combout  & (\mainALU|LessThan0~17_combout  & \ALUbaseInput[9]~33_combout )))) ) ) )

	.dataa(!\registers|Mux22~10_combout ),
	.datab(!\mainALU|LessThan0~17_combout ),
	.datac(!\ALUbaseInput[9]~33_combout ),
	.datad(!\mainALU|LessThan0~12_combout ),
	.datae(!\mainALU|LessThan0~11_combout ),
	.dataf(!\mainALU|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~18 .extended_lut = "off";
defparam \mainALU|LessThan0~18 .lut_mask = 64'h000000002B000000;
defparam \mainALU|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N48
cyclonev_lcell_comb \mainALU|LessThan0~24 (
// Equation(s):
// \mainALU|LessThan0~24_combout  = ( \mainALU|LessThan0~14_combout  & ( \mainALU|LessThan0~18_combout  & ( \mainALU|LessThan0~23_combout  ) ) ) # ( !\mainALU|LessThan0~14_combout  & ( \mainALU|LessThan0~18_combout  & ( \mainALU|LessThan0~23_combout  ) ) ) # 
// ( \mainALU|LessThan0~14_combout  & ( !\mainALU|LessThan0~18_combout  & ( (\mainALU|LessThan0~23_combout  & ((!\mainALU|LessThan0~9_combout ) # ((!\mainALU|LessThan0~16_combout ) # (\mainALU|LessThan0~6_combout )))) ) ) ) # ( !\mainALU|LessThan0~14_combout 
//  & ( !\mainALU|LessThan0~18_combout  & ( (!\mainALU|LessThan0~16_combout  & \mainALU|LessThan0~23_combout ) ) ) )

	.dataa(!\mainALU|LessThan0~9_combout ),
	.datab(!\mainALU|LessThan0~6_combout ),
	.datac(!\mainALU|LessThan0~16_combout ),
	.datad(!\mainALU|LessThan0~23_combout ),
	.datae(!\mainALU|LessThan0~14_combout ),
	.dataf(!\mainALU|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|LessThan0~24 .extended_lut = "off";
defparam \mainALU|LessThan0~24 .lut_mask = 64'h00F000FB00FF00FF;
defparam \mainALU|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N18
cyclonev_lcell_comb \mainALU|Mux159~7 (
// Equation(s):
// \mainALU|Mux159~7_combout  = ( \mainALU|Mux159~6_combout  & ( \mainALU|LessThan0~24_combout  & ( (!\mainALU|Mux159~4_combout ) # ((!\mainALU|LessThan0~33_combout  & \mainALU|LessThan0~37_combout )) ) ) ) # ( \mainALU|Mux159~6_combout  & ( 
// !\mainALU|LessThan0~24_combout  & ( (!\mainALU|Mux159~4_combout ) # ((\mainALU|LessThan0~37_combout  & ((!\mainALU|LessThan0~33_combout ) # (\mainALU|LessThan0~28_combout )))) ) ) )

	.dataa(!\mainALU|LessThan0~28_combout ),
	.datab(!\mainALU|LessThan0~33_combout ),
	.datac(!\mainALU|Mux159~4_combout ),
	.datad(!\mainALU|LessThan0~37_combout ),
	.datae(!\mainALU|Mux159~6_combout ),
	.dataf(!\mainALU|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~7 .extended_lut = "off";
defparam \mainALU|Mux159~7 .lut_mask = 64'h0000F0FD0000F0FC;
defparam \mainALU|Mux159~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \mainALU|Mux159~8 (
// Equation(s):
// \mainALU|Mux159~8_combout  = ( \mainALU|Mux159~9_combout  & ( \mainALU|Mux159~7_combout  & ( (!\controller|ALUControl[1]~6_combout  & ((!\controller|ALUControl[2]~7_combout  & (\mainALU|Mux159~13_combout )) # (\controller|ALUControl[2]~7_combout  & 
// ((!\mainALU|Mux159~2_combout ))))) # (\controller|ALUControl[1]~6_combout  & (!\controller|ALUControl[2]~7_combout )) ) ) ) # ( !\mainALU|Mux159~9_combout  & ( \mainALU|Mux159~7_combout  & ( (!\controller|ALUControl[1]~6_combout  & 
// ((!\controller|ALUControl[2]~7_combout  & (\mainALU|Mux159~13_combout )) # (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux159~2_combout ))))) ) ) ) # ( \mainALU|Mux159~9_combout  & ( !\mainALU|Mux159~7_combout  & ( 
// ((!\controller|ALUControl[2]~7_combout  & (\mainALU|Mux159~13_combout )) # (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux159~2_combout )))) # (\controller|ALUControl[1]~6_combout ) ) ) ) # ( !\mainALU|Mux159~9_combout  & ( 
// !\mainALU|Mux159~7_combout  & ( (!\controller|ALUControl[1]~6_combout  & ((!\controller|ALUControl[2]~7_combout  & (\mainALU|Mux159~13_combout )) # (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux159~2_combout ))))) # 
// (\controller|ALUControl[1]~6_combout  & (\controller|ALUControl[2]~7_combout )) ) ) )

	.dataa(!\controller|ALUControl[1]~6_combout ),
	.datab(!\controller|ALUControl[2]~7_combout ),
	.datac(!\mainALU|Mux159~13_combout ),
	.datad(!\mainALU|Mux159~2_combout ),
	.datae(!\mainALU|Mux159~9_combout ),
	.dataf(!\mainALU|Mux159~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux159~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux159~8 .extended_lut = "off";
defparam \mainALU|Mux159~8 .lut_mask = 64'h3B197F5D2A086E4C;
defparam \mainALU|Mux159~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \mainALU|Equal0~0 (
// Equation(s):
// \mainALU|Equal0~0_combout  = ( !\mainALU|Mux130~2_combout  & ( !\mainALU|Mux159~8_combout  & ( (\mainALU|Mux158~3_combout  & (!\mainALU|Mux157~2_combout  & (\mainALU|Mux151~5_combout  & !\mainALU|Mux155~14_combout ))) ) ) )

	.dataa(!\mainALU|Mux158~3_combout ),
	.datab(!\mainALU|Mux157~2_combout ),
	.datac(!\mainALU|Mux151~5_combout ),
	.datad(!\mainALU|Mux155~14_combout ),
	.datae(!\mainALU|Mux130~2_combout ),
	.dataf(!\mainALU|Mux159~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~0 .extended_lut = "off";
defparam \mainALU|Equal0~0 .lut_mask = 64'h0400000000000000;
defparam \mainALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \mainALU|Equal0~2 (
// Equation(s):
// \mainALU|Equal0~2_combout  = ( \mainALU|Mux132~8_combout  & ( \mainALU|Equal0~0_combout  & ( (!\mainALU|Mux137~5_combout  & (\mainALU|Equal0~1_combout  & (!\mainALU|Mux135~5_combout  & \mainALU|Mux131~8_combout ))) ) ) )

	.dataa(!\mainALU|Mux137~5_combout ),
	.datab(!\mainALU|Equal0~1_combout ),
	.datac(!\mainALU|Mux135~5_combout ),
	.datad(!\mainALU|Mux131~8_combout ),
	.datae(!\mainALU|Mux132~8_combout ),
	.dataf(!\mainALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~2 .extended_lut = "off";
defparam \mainALU|Equal0~2 .lut_mask = 64'h0000000000000020;
defparam \mainALU|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \mainALU|Mux63~55 (
// Equation(s):
// \mainALU|Mux63~55_combout  = ( \mainALU|Mux63~36_combout  & ( \mainALU|Mux63~54_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~29_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\mainALU|Mux63~46_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\mainALU|Mux63~36_combout  & ( \mainALU|Mux63~54_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~29_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~46_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) 
// ) ) # ( \mainALU|Mux63~36_combout  & ( !\mainALU|Mux63~54_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~29_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~46_combout ))) ) ) ) # ( !\mainALU|Mux63~36_combout  & ( !\mainALU|Mux63~54_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~29_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~46_combout )))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux63~46_combout ),
	.datad(!\mainALU|Mux63~29_combout ),
	.datae(!\mainALU|Mux63~36_combout ),
	.dataf(!\mainALU|Mux63~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~55 .extended_lut = "off";
defparam \mainALU|Mux63~55 .lut_mask = 64'h048C26AE159D37BF;
defparam \mainALU|Mux63~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \mainALU|Mux63~58 (
// Equation(s):
// \mainALU|Mux63~58_combout  = ( \mainALU|Mux63~31_combout  & ( \mainALU|Mux63~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~51_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~57_combout )))) ) ) ) # ( !\mainALU|Mux63~31_combout  & ( \mainALU|Mux63~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~51_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~57_combout )))) ) ) 
// ) # ( \mainALU|Mux63~31_combout  & ( !\mainALU|Mux63~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~51_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~57_combout )))) ) ) ) # ( !\mainALU|Mux63~31_combout  & ( !\mainALU|Mux63~41_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~51_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~57_combout ))))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~51_combout ),
	.datad(!\mainALU|Mux63~57_combout ),
	.datae(!\mainALU|Mux63~31_combout ),
	.dataf(!\mainALU|Mux63~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~58 .extended_lut = "off";
defparam \mainALU|Mux63~58 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux63~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N9
cyclonev_lcell_comb \mainALU|Mux63~39 (
// Equation(s):
// \mainALU|Mux63~39_combout  = ( \ALUbaseInput[5]~6_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~39 .extended_lut = "off";
defparam \mainALU|Mux63~39 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mainALU|Mux63~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \mainALU|Mux0~13 (
// Equation(s):
// \mainALU|Mux0~13_combout  = ( \mainALU|Mux63~40_combout  & ( \mainALU|Mux63~56_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~38_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~39_combout )))) ) ) ) # ( !\mainALU|Mux63~40_combout  & ( \mainALU|Mux63~56_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~38_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~39_combout )))) ) 
// ) ) # ( \mainALU|Mux63~40_combout  & ( !\mainALU|Mux63~56_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~38_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~39_combout )))) ) ) ) # ( !\mainALU|Mux63~40_combout  & ( !\mainALU|Mux63~56_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~38_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~39_combout ))))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~38_combout ),
	.datad(!\mainALU|Mux63~39_combout ),
	.datae(!\mainALU|Mux63~40_combout ),
	.dataf(!\mainALU|Mux63~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~13 .extended_lut = "off";
defparam \mainALU|Mux0~13 .lut_mask = 64'h021346578A9BCEDF;
defparam \mainALU|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \mainALU|Mux63~34 (
// Equation(s):
// \mainALU|Mux63~34_combout  = ( \ALUbaseInput[4]~21_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~34 .extended_lut = "off";
defparam \mainALU|Mux63~34 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mainALU|Mux63~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \mainALU|Mux0~12 (
// Equation(s):
// \mainALU|Mux0~12_combout  = ( \mainALU|Mux63~53_combout  & ( \mainALU|Mux63~35_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~33_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~34_combout )))) ) ) ) # ( !\mainALU|Mux63~53_combout  & ( \mainALU|Mux63~35_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~33_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~34_combout )))) ) ) 
// ) # ( \mainALU|Mux63~53_combout  & ( !\mainALU|Mux63~35_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~33_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~34_combout )))) ) ) ) # ( !\mainALU|Mux63~53_combout  & ( !\mainALU|Mux63~35_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~33_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~34_combout ))))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~33_combout ),
	.datad(!\mainALU|Mux63~34_combout ),
	.datae(!\mainALU|Mux63~53_combout ),
	.dataf(!\mainALU|Mux63~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~12 .extended_lut = "off";
defparam \mainALU|Mux0~12 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \mainALU|Mux142~5 (
// Equation(s):
// \mainALU|Mux142~5_combout  = ( \mainALU|Mux0~13_combout  & ( \mainALU|Mux0~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~37_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~41_combout )))) ) ) ) # ( !\mainALU|Mux0~13_combout  & ( \mainALU|Mux0~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~37_combout  & 
// ((\instructions|altsyncram_component|auto_generated|q_a [7])))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a [7]) # (\mainALU|Mux0~41_combout )))) ) ) ) # ( 
// \mainALU|Mux0~13_combout  & ( !\mainALU|Mux0~12_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a [7])) # (\mainALU|Mux0~37_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~41_combout  & \instructions|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\mainALU|Mux0~13_combout  & ( !\mainALU|Mux0~12_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~37_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~41_combout ))))) ) ) )

	.dataa(!\mainALU|Mux0~37_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~41_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\mainALU|Mux0~13_combout ),
	.dataf(!\mainALU|Mux0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~5 .extended_lut = "off";
defparam \mainALU|Mux142~5 .lut_mask = 64'h0047CC473347FF47;
defparam \mainALU|Mux142~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N57
cyclonev_lcell_comb \mainALU|Mux127~37 (
// Equation(s):
// \mainALU|Mux127~37_combout  = ( \ALUbaseInput[5]~6_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~37 .extended_lut = "off";
defparam \mainALU|Mux127~37 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|Mux127~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \mainALU|Mux64~14 (
// Equation(s):
// \mainALU|Mux64~14_combout  = ( \mainALU|Mux127~37_combout  & ( \mainALU|Mux127~54_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux28~8_combout )) # (\mainALU|Mux127~38_combout ))) # (\registers|Mux29~8_combout  & 
// (((\mainALU|Mux127~36_combout ) # (\registers|Mux28~8_combout )))) ) ) ) # ( !\mainALU|Mux127~37_combout  & ( \mainALU|Mux127~54_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux28~8_combout )) # (\mainALU|Mux127~38_combout ))) # 
// (\registers|Mux29~8_combout  & (((!\registers|Mux28~8_combout  & \mainALU|Mux127~36_combout )))) ) ) ) # ( \mainALU|Mux127~37_combout  & ( !\mainALU|Mux127~54_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~38_combout  & 
// (\registers|Mux28~8_combout ))) # (\registers|Mux29~8_combout  & (((\mainALU|Mux127~36_combout ) # (\registers|Mux28~8_combout )))) ) ) ) # ( !\mainALU|Mux127~37_combout  & ( !\mainALU|Mux127~54_combout  & ( (!\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~38_combout  & (\registers|Mux28~8_combout ))) # (\registers|Mux29~8_combout  & (((!\registers|Mux28~8_combout  & \mainALU|Mux127~36_combout )))) ) ) )

	.dataa(!\mainALU|Mux127~38_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\registers|Mux28~8_combout ),
	.datad(!\mainALU|Mux127~36_combout ),
	.datae(!\mainALU|Mux127~37_combout ),
	.dataf(!\mainALU|Mux127~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~14 .extended_lut = "off";
defparam \mainALU|Mux64~14 .lut_mask = 64'h04340737C4F4C7F7;
defparam \mainALU|Mux64~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \mainALU|Mux64~13 (
// Equation(s):
// \mainALU|Mux64~13_combout  = ( \mainALU|Mux127~33_combout  & ( \mainALU|LessThan0~7_combout  & ( ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~51_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~32_combout )))) # 
// (\registers|Mux28~8_combout ) ) ) ) # ( !\mainALU|Mux127~33_combout  & ( \mainALU|LessThan0~7_combout  & ( (!\registers|Mux28~8_combout  & ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~51_combout )) # (\registers|Mux29~8_combout  & 
// ((\mainALU|Mux127~32_combout ))))) # (\registers|Mux28~8_combout  & (((\registers|Mux29~8_combout )))) ) ) ) # ( \mainALU|Mux127~33_combout  & ( !\mainALU|LessThan0~7_combout  & ( (!\registers|Mux28~8_combout  & ((!\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~51_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~32_combout ))))) # (\registers|Mux28~8_combout  & (((!\registers|Mux29~8_combout )))) ) ) ) # ( !\mainALU|Mux127~33_combout  & ( !\mainALU|LessThan0~7_combout  & ( 
// (!\registers|Mux28~8_combout  & ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~51_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~32_combout ))))) ) ) )

	.dataa(!\registers|Mux28~8_combout ),
	.datab(!\mainALU|Mux127~51_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\mainALU|Mux127~32_combout ),
	.datae(!\mainALU|Mux127~33_combout ),
	.dataf(!\mainALU|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~13 .extended_lut = "off";
defparam \mainALU|Mux64~13 .lut_mask = 64'h202A707A252F757F;
defparam \mainALU|Mux64~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \mainALU|Mux142~3 (
// Equation(s):
// \mainALU|Mux142~3_combout  = ( \mainALU|Mux64~38_combout  & ( \mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~14_combout )) # (\registers|Mux30~8_combout ))) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) 
// # ((\mainALU|Mux64~42_combout )))) ) ) ) # ( !\mainALU|Mux64~38_combout  & ( \mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout ))) # (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux64~42_combout )))) ) ) ) # ( \mainALU|Mux64~38_combout  & ( !\mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~14_combout )) # (\registers|Mux30~8_combout ))) # 
// (\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & ((\mainALU|Mux64~42_combout )))) ) ) ) # ( !\mainALU|Mux64~38_combout  & ( !\mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout  & 
// (\mainALU|Mux64~14_combout ))) # (\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & ((\mainALU|Mux64~42_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~14_combout ),
	.datad(!\mainALU|Mux64~42_combout ),
	.datae(!\mainALU|Mux64~38_combout ),
	.dataf(!\mainALU|Mux64~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~3 .extended_lut = "off";
defparam \mainALU|Mux142~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \mainALU|Mux142~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \mainALU|Mux127~53 (
// Equation(s):
// \mainALU|Mux127~53_combout  = ( \registers|Mux30~8_combout  & ( \mainALU|Mux127~28_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~34_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~52_combout ))) ) ) ) # ( 
// !\registers|Mux30~8_combout  & ( \mainALU|Mux127~28_combout  & ( (!\registers|Mux29~8_combout ) # (\mainALU|Mux127~44_combout ) ) ) ) # ( \registers|Mux30~8_combout  & ( !\mainALU|Mux127~28_combout  & ( (!\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~34_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~52_combout ))) ) ) ) # ( !\registers|Mux30~8_combout  & ( !\mainALU|Mux127~28_combout  & ( (\registers|Mux29~8_combout  & \mainALU|Mux127~44_combout ) ) ) )

	.dataa(!\mainALU|Mux127~34_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~44_combout ),
	.datad(!\mainALU|Mux127~52_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\mainALU|Mux127~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~53 .extended_lut = "off";
defparam \mainALU|Mux127~53 .lut_mask = 64'h03034477CFCF4477;
defparam \mainALU|Mux127~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N39
cyclonev_lcell_comb \mainALU|Mux127~56 (
// Equation(s):
// \mainALU|Mux127~56_combout  = ( \mainALU|Mux127~30_combout  & ( \mainALU|Mux127~39_combout  & ( (!\registers|Mux29~8_combout ) # ((!\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux127~55_combout 
// )))) ) ) ) # ( !\mainALU|Mux127~30_combout  & ( \mainALU|Mux127~39_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & (\mainALU|Mux127~49_combout ))) # (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # 
// ((\mainALU|Mux127~55_combout )))) ) ) ) # ( \mainALU|Mux127~30_combout  & ( !\mainALU|Mux127~39_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~49_combout )))) # (\registers|Mux30~8_combout  & 
// (\registers|Mux29~8_combout  & ((\mainALU|Mux127~55_combout )))) ) ) ) # ( !\mainALU|Mux127~30_combout  & ( !\mainALU|Mux127~39_combout  & ( (\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout )) # 
// (\registers|Mux30~8_combout  & ((\mainALU|Mux127~55_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~49_combout ),
	.datad(!\mainALU|Mux127~55_combout ),
	.datae(!\mainALU|Mux127~30_combout ),
	.dataf(!\mainALU|Mux127~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~56 .extended_lut = "off";
defparam \mainALU|Mux127~56 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux127~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \mainALU|Mux142~4 (
// Equation(s):
// \mainALU|Mux142~4_combout  = ( \mainALU|Mux127~56_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux142~3_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~53_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~56_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux142~3_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & ((\mainALU|Mux127~53_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux142~3_combout ),
	.datad(!\mainALU|Mux127~53_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~4 .extended_lut = "off";
defparam \mainALU|Mux142~4 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \mainALU|Mux142~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \mainALU|Mux142~6 (
// Equation(s):
// \mainALU|Mux142~6_combout  = ( \mainALU|Mux142~5_combout  & ( \mainALU|Mux142~4_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~55_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~58_combout )))) ) ) 
// ) # ( !\mainALU|Mux142~5_combout  & ( \mainALU|Mux142~4_combout  & ( (!\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~55_combout )))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & ((\mainALU|Mux63~58_combout 
// )))) ) ) ) # ( \mainALU|Mux142~5_combout  & ( !\mainALU|Mux142~4_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~55_combout ))) # (\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # 
// ((\mainALU|Mux63~58_combout )))) ) ) ) # ( !\mainALU|Mux142~5_combout  & ( !\mainALU|Mux142~4_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~55_combout )) # (\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~58_combout ))))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~55_combout ),
	.datad(!\mainALU|Mux63~58_combout ),
	.datae(!\mainALU|Mux142~5_combout ),
	.dataf(!\mainALU|Mux142~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~6 .extended_lut = "off";
defparam \mainALU|Mux142~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \mainALU|Mux142~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N3
cyclonev_lcell_comb \mainALU|Mux142~2 (
// Equation(s):
// \mainALU|Mux142~2_combout  = ( \mainALU|Mux142~0_combout  & ( \mainALU|Add0~69_sumout  & ( ((\ALUbaseInput[17]~4_combout ) # (\mainALU|Mux142~1_combout )) # (\registers|Mux14~10_combout ) ) ) ) # ( !\mainALU|Mux142~0_combout  & ( \mainALU|Add0~69_sumout  
// & ( (\registers|Mux14~10_combout  & (\mainALU|Mux142~1_combout  & \ALUbaseInput[17]~4_combout )) ) ) ) # ( \mainALU|Mux142~0_combout  & ( !\mainALU|Add0~69_sumout  & ( (!\mainALU|Mux142~1_combout  & ((\ALUbaseInput[17]~4_combout ) # 
// (\registers|Mux14~10_combout ))) ) ) ) # ( !\mainALU|Mux142~0_combout  & ( !\mainALU|Add0~69_sumout  & ( (\registers|Mux14~10_combout  & (\mainALU|Mux142~1_combout  & \ALUbaseInput[17]~4_combout )) ) ) )

	.dataa(!\registers|Mux14~10_combout ),
	.datab(gnd),
	.datac(!\mainALU|Mux142~1_combout ),
	.datad(!\ALUbaseInput[17]~4_combout ),
	.datae(!\mainALU|Mux142~0_combout ),
	.dataf(!\mainALU|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~2 .extended_lut = "off";
defparam \mainALU|Mux142~2 .lut_mask = 64'h000550F000055FFF;
defparam \mainALU|Mux142~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \mainALU|Mux142~9 (
// Equation(s):
// \mainALU|Mux142~9_combout  = ( !\mainALU|Mux142~8_combout  & ( ((!\mainALU|Mux142~7_combout  & (\mainALU|Mux142~2_combout )) # (\mainALU|Mux142~7_combout  & (((\mainALU|Mux142~6_combout ))))) ) ) # ( \mainALU|Mux142~8_combout  & ( 
// (!\mainALU|Mux142~7_combout  & (!\ALUbaseInput[17]~4_combout  & (!\registers|Mux14~10_combout ))) # (\mainALU|Mux142~7_combout  & ((((\ALUbaseInput[1]~1_combout ))))) ) )

	.dataa(!\ALUbaseInput[17]~4_combout ),
	.datab(!\mainALU|Mux142~7_combout ),
	.datac(!\registers|Mux14~10_combout ),
	.datad(!\ALUbaseInput[1]~1_combout ),
	.datae(!\mainALU|Mux142~8_combout ),
	.dataf(!\mainALU|Mux142~6_combout ),
	.datag(!\mainALU|Mux142~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux142~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux142~9 .extended_lut = "on";
defparam \mainALU|Mux142~9 .lut_mask = 64'h0C0C80B33F3F80B3;
defparam \mainALU|Mux142~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N45
cyclonev_lcell_comb \mainALU|Mux156~8 (
// Equation(s):
// \mainALU|Mux156~8_combout  = ( \registers|Mux28~8_combout  & ( \mainALU|Add0~13_sumout  & ( \mainALU|Mux155~5_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( \mainALU|Add0~13_sumout  & ( ((!\ALUbaseInput[3]~10_combout  & \mainALU|Mux156~7_combout )) # 
// (\mainALU|Mux155~5_combout ) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\mainALU|Add0~13_sumout  & ( (!\ALUbaseInput[3]~10_combout  & \mainALU|Mux156~7_combout ) ) ) )

	.dataa(!\ALUbaseInput[3]~10_combout ),
	.datab(gnd),
	.datac(!\mainALU|Mux156~7_combout ),
	.datad(!\mainALU|Mux155~5_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\mainALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~8 .extended_lut = "off";
defparam \mainALU|Mux156~8 .lut_mask = 64'h0A0A00000AFF00FF;
defparam \mainALU|Mux156~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \mainALU|Mux63~20 (
// Equation(s):
// \mainALU|Mux63~20_combout  = ( \mainALU|Mux63~11_combout  & ( \mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~15_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~19_combout ))) ) ) ) # ( !\mainALU|Mux63~11_combout  & ( \mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux63~15_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~19_combout  & (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) 
// ) # ( \mainALU|Mux63~11_combout  & ( !\mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux63~15_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux63~19_combout ))) ) ) ) # ( !\mainALU|Mux63~11_combout  & ( !\mainALU|Mux63~8_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~15_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~19_combout )))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~19_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\mainALU|Mux63~15_combout ),
	.datae(!\mainALU|Mux63~11_combout ),
	.dataf(!\mainALU|Mux63~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~20 .extended_lut = "off";
defparam \mainALU|Mux63~20 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \mainALU|Mux63~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N30
cyclonev_lcell_comb \mainALU|Mux0~0 (
// Equation(s):
// \mainALU|Mux0~0_combout  = ( \ALUbaseInput[2]~25_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & !\instructions|altsyncram_component|auto_generated|q_a [10])) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~0 .extended_lut = "off";
defparam \mainALU|Mux0~0 .lut_mask = 64'h00000000C000C000;
defparam \mainALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N51
cyclonev_lcell_comb \mainALU|Mux0~3 (
// Equation(s):
// \mainALU|Mux0~3_combout  = ( \ALUbaseInput[3]~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [9] & !\instructions|altsyncram_component|auto_generated|q_a [10])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~3 .extended_lut = "off";
defparam \mainALU|Mux0~3 .lut_mask = 64'h00000000A000A000;
defparam \mainALU|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N48
cyclonev_lcell_comb \mainALU|Mux0~4 (
// Equation(s):
// \mainALU|Mux0~4_combout  = ( \ALUbaseInput[4]~21_combout  & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[0]~0_combout ))) ) ) # ( !\ALUbaseInput[4]~21_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux31~2_combout  & \ALUbaseInput[0]~0_combout )) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\mainALU|Mux31~2_combout ),
	.datac(gnd),
	.datad(!\ALUbaseInput[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~4 .extended_lut = "off";
defparam \mainALU|Mux0~4 .lut_mask = 64'h0011001122332233;
defparam \mainALU|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N57
cyclonev_lcell_comb \mainALU|Mux154~2 (
// Equation(s):
// \mainALU|Mux154~2_combout  = ( \mainALU|Mux0~5_combout  & ( \mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~3_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~0_combout ))) ) ) ) # ( !\mainALU|Mux0~5_combout  & ( \mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [7] & \mainALU|Mux0~3_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a [7])) # (\mainALU|Mux0~0_combout ))) ) ) ) 
// # ( \mainALU|Mux0~5_combout  & ( !\mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a [7]) # (\mainALU|Mux0~3_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\mainALU|Mux0~5_combout  & ( !\mainALU|Mux0~4_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~3_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~0_combout )))) ) ) )

	.dataa(!\mainALU|Mux0~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\mainALU|Mux0~3_combout ),
	.datae(!\mainALU|Mux0~5_combout ),
	.dataf(!\mainALU|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~2 .extended_lut = "off";
defparam \mainALU|Mux154~2 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \mainALU|Mux154~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \mainALU|Mux127~17 (
// Equation(s):
// \mainALU|Mux127~17_combout  = ( \registers|Mux30~8_combout  & ( \mainALU|Mux127~16_combout  & ( (\mainALU|Mux127~3_combout ) # (\registers|Mux29~8_combout ) ) ) ) # ( !\registers|Mux30~8_combout  & ( \mainALU|Mux127~16_combout  & ( 
// (!\registers|Mux29~8_combout  & (\mainALU|Mux127~1_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~12_combout ))) ) ) ) # ( \registers|Mux30~8_combout  & ( !\mainALU|Mux127~16_combout  & ( (!\registers|Mux29~8_combout  & 
// \mainALU|Mux127~3_combout ) ) ) ) # ( !\registers|Mux30~8_combout  & ( !\mainALU|Mux127~16_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~1_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~12_combout ))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~3_combout ),
	.datac(!\mainALU|Mux127~1_combout ),
	.datad(!\mainALU|Mux127~12_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\mainALU|Mux127~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~17 .extended_lut = "off";
defparam \mainALU|Mux127~17 .lut_mask = 64'h0A5F22220A5F7777;
defparam \mainALU|Mux127~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \mainALU|Mux64~1 (
// Equation(s):
// \mainALU|Mux64~1_combout  = ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[2]~25_combout  & !\registers|Mux29~8_combout )) ) )

	.dataa(gnd),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~1 .extended_lut = "off";
defparam \mainALU|Mux64~1 .lut_mask = 64'h0C000C0000000000;
defparam \mainALU|Mux64~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \mainALU|Mux64~4 (
// Equation(s):
// \mainALU|Mux64~4_combout  = ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (!\registers|Mux29~8_combout  & \ALUbaseInput[3]~10_combout )) ) )

	.dataa(gnd),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\registers|Mux29~8_combout ),
	.datad(!\ALUbaseInput[3]~10_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~4 .extended_lut = "off";
defparam \mainALU|Mux64~4 .lut_mask = 64'h00C000C000000000;
defparam \mainALU|Mux64~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N33
cyclonev_lcell_comb \mainALU|Mux64~5 (
// Equation(s):
// \mainALU|Mux64~5_combout  = ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & ((!\registers|Mux29~8_combout  & (\ALUbaseInput[4]~21_combout )) # (\registers|Mux29~8_combout  & ((\ALUbaseInput[0]~0_combout ))))) ) )

	.dataa(!\ALUbaseInput[4]~21_combout ),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[0]~0_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~5 .extended_lut = "off";
defparam \mainALU|Mux64~5 .lut_mask = 64'h440C440C00000000;
defparam \mainALU|Mux64~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \mainALU|Mux154~0 (
// Equation(s):
// \mainALU|Mux154~0_combout  = ( \mainALU|Mux64~6_combout  & ( \mainALU|Mux64~5_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~4_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~1_combout ))) ) ) 
// ) # ( !\mainALU|Mux64~6_combout  & ( \mainALU|Mux64~5_combout  & ( (!\registers|Mux30~8_combout  & (((\registers|Mux31~8_combout )))) # (\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~4_combout ))) # 
// (\registers|Mux31~8_combout  & (\mainALU|Mux64~1_combout )))) ) ) ) # ( \mainALU|Mux64~6_combout  & ( !\mainALU|Mux64~5_combout  & ( (!\registers|Mux30~8_combout  & (((!\registers|Mux31~8_combout )))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~4_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~1_combout )))) ) ) ) # ( !\mainALU|Mux64~6_combout  & ( !\mainALU|Mux64~5_combout  & ( (\registers|Mux30~8_combout  & 
// ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~4_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~1_combout )))) ) ) )

	.dataa(!\mainALU|Mux64~1_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~4_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(!\mainALU|Mux64~6_combout ),
	.dataf(!\mainALU|Mux64~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~0 .extended_lut = "off";
defparam \mainALU|Mux154~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \mainALU|Mux154~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N12
cyclonev_lcell_comb \mainALU|Mux127~19 (
// Equation(s):
// \mainALU|Mux127~19_combout  = ( \mainALU|Mux127~14_combout  & ( \mainALU|Mux127~8_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~10_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~18_combout 
// ))) ) ) ) # ( !\mainALU|Mux127~14_combout  & ( \mainALU|Mux127~8_combout  & ( (!\registers|Mux30~8_combout  & (((!\registers|Mux29~8_combout )))) # (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~10_combout ))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux127~18_combout )))) ) ) ) # ( \mainALU|Mux127~14_combout  & ( !\mainALU|Mux127~8_combout  & ( (!\registers|Mux30~8_combout  & (((\registers|Mux29~8_combout )))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~10_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~18_combout )))) ) ) ) # ( !\mainALU|Mux127~14_combout  & ( !\mainALU|Mux127~8_combout  & ( (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux127~10_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~18_combout )))) ) ) )

	.dataa(!\mainALU|Mux127~18_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux127~10_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(!\mainALU|Mux127~14_combout ),
	.dataf(!\mainALU|Mux127~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~19 .extended_lut = "off";
defparam \mainALU|Mux127~19 .lut_mask = 64'h031103DDCF11CFDD;
defparam \mainALU|Mux127~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \mainALU|Mux154~1 (
// Equation(s):
// \mainALU|Mux154~1_combout  = ( \mainALU|Mux127~19_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux154~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~17_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~19_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux154~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux127~17_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux127~17_combout ),
	.datad(!\mainALU|Mux154~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~1 .extended_lut = "off";
defparam \mainALU|Mux154~1 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \mainALU|Mux154~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N48
cyclonev_lcell_comb \mainALU|Mux63~18 (
// Equation(s):
// \mainALU|Mux63~18_combout  = ( \mainALU|Mux63~13_combout  & ( \mainALU|Mux63~17_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((\mainALU|Mux63~3_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux63~13_combout  & ( \mainALU|Mux63~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~3_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \mainALU|Mux63~13_combout  & ( !\mainALU|Mux63~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [7] & (\mainALU|Mux63~1_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~3_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [7])) 
// ) ) ) # ( !\mainALU|Mux63~13_combout  & ( !\mainALU|Mux63~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~3_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux63~1_combout ),
	.datad(!\mainALU|Mux63~3_combout ),
	.datae(!\mainALU|Mux63~13_combout ),
	.dataf(!\mainALU|Mux63~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~18 .extended_lut = "off";
defparam \mainALU|Mux63~18 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \mainALU|Mux63~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \mainALU|Mux154~3 (
// Equation(s):
// \mainALU|Mux154~3_combout  = ( \mainALU|Mux155~4_combout  & ( \mainALU|Mux63~18_combout  & ( (!\mainALU|Mux155~3_combout ) # (\mainALU|Mux63~20_combout ) ) ) ) # ( !\mainALU|Mux155~4_combout  & ( \mainALU|Mux63~18_combout  & ( (!\mainALU|Mux155~3_combout  
// & ((\mainALU|Mux154~1_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux154~2_combout )) ) ) ) # ( \mainALU|Mux155~4_combout  & ( !\mainALU|Mux63~18_combout  & ( (\mainALU|Mux63~20_combout  & \mainALU|Mux155~3_combout ) ) ) ) # ( 
// !\mainALU|Mux155~4_combout  & ( !\mainALU|Mux63~18_combout  & ( (!\mainALU|Mux155~3_combout  & ((\mainALU|Mux154~1_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux154~2_combout )) ) ) )

	.dataa(!\mainALU|Mux63~20_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux154~2_combout ),
	.datad(!\mainALU|Mux154~1_combout ),
	.datae(!\mainALU|Mux155~4_combout ),
	.dataf(!\mainALU|Mux63~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~3 .extended_lut = "off";
defparam \mainALU|Mux154~3 .lut_mask = 64'h03CF111103CFDDDD;
defparam \mainALU|Mux154~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \mainALU|Mux154~4 (
// Equation(s):
// \mainALU|Mux154~4_combout  = ( \mainALU|Mux156~0_combout  & ( \mainALU|Mux154~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\registers|Mux26~8_combout  & (\mainALU|Mux155~1_combout  & \ALUbaseInput[5]~6_combout ))) # (\mainALU|Mux155~2_combout  & 
// (((\ALUbaseInput[5]~6_combout ) # (\mainALU|Mux155~1_combout )) # (\registers|Mux26~8_combout ))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( \mainALU|Mux154~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # 
// ((\registers|Mux26~8_combout  & \ALUbaseInput[5]~6_combout )))) # (\mainALU|Mux155~2_combout  & (((\ALUbaseInput[5]~6_combout ) # (\mainALU|Mux155~1_combout )) # (\registers|Mux26~8_combout ))) ) ) ) # ( \mainALU|Mux156~0_combout  & ( 
// !\mainALU|Mux154~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\registers|Mux26~8_combout  & (\mainALU|Mux155~1_combout  & \ALUbaseInput[5]~6_combout ))) # (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\ALUbaseInput[5]~6_combout ) # 
// (\registers|Mux26~8_combout )))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( !\mainALU|Mux154~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # ((\registers|Mux26~8_combout  & \ALUbaseInput[5]~6_combout )))) # 
// (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\ALUbaseInput[5]~6_combout ) # (\registers|Mux26~8_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~2_combout ),
	.datab(!\registers|Mux26~8_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\ALUbaseInput[5]~6_combout ),
	.datae(!\mainALU|Mux156~0_combout ),
	.dataf(!\mainALU|Mux154~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~4 .extended_lut = "off";
defparam \mainALU|Mux154~4 .lut_mask = 64'hB0F21052B5F71557;
defparam \mainALU|Mux154~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \mainALU|Equal0~7 (
// Equation(s):
// \mainALU|Equal0~7_combout  = ( \mainALU|Mux154~4_combout  & ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux154~5_combout  & !\mainALU|Mux156~8_combout )) ) ) # ( !\mainALU|Mux154~4_combout  & ( (!\mainALU|Mux154~5_combout  & (!\mainALU|Mux156~8_combout  & 
// ((!\mainALU|Mux156~6_combout ) # (!\mainALU|Mux156~5_combout )))) ) )

	.dataa(!\mainALU|Mux156~6_combout ),
	.datab(!\mainALU|Mux154~5_combout ),
	.datac(!\mainALU|Mux156~8_combout ),
	.datad(!\mainALU|Mux156~5_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux154~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~7 .extended_lut = "off";
defparam \mainALU|Equal0~7 .lut_mask = 64'hC080C08080808080;
defparam \mainALU|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \mainALU|Mux150~5 (
// Equation(s):
// \mainALU|Mux150~5_combout  = ( \registers|Mux22~10_combout  & ( \mainALU|Add0~37_sumout  & ( \mainALU|Mux155~5_combout  ) ) ) # ( !\registers|Mux22~10_combout  & ( \mainALU|Add0~37_sumout  & ( ((!\ALUbaseInput[9]~33_combout  & \mainALU|Mux156~7_combout )) 
// # (\mainALU|Mux155~5_combout ) ) ) ) # ( !\registers|Mux22~10_combout  & ( !\mainALU|Add0~37_sumout  & ( (!\ALUbaseInput[9]~33_combout  & \mainALU|Mux156~7_combout ) ) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\ALUbaseInput[9]~33_combout ),
	.datac(!\mainALU|Mux156~7_combout ),
	.datad(gnd),
	.datae(!\registers|Mux22~10_combout ),
	.dataf(!\mainALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux150~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux150~5 .extended_lut = "off";
defparam \mainALU|Mux150~5 .lut_mask = 64'h0C0C00005D5D5555;
defparam \mainALU|Mux150~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \mainALU|Mux150~2 (
// Equation(s):
// \mainALU|Mux150~2_combout  = ( \mainALU|Mux0~8_combout  & ( \mainALU|Mux0~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((\instructions|altsyncram_component|auto_generated|q_a [7])) # (\mainALU|Mux0~9_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a [7]) # (\mainALU|Mux0~6_combout )))) ) ) ) # ( !\mainALU|Mux0~8_combout  & ( \mainALU|Mux0~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((\instructions|altsyncram_component|auto_generated|q_a [7])) # (\mainALU|Mux0~9_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [7] & \mainALU|Mux0~6_combout )))) ) ) ) # ( \mainALU|Mux0~8_combout  & ( !\mainALU|Mux0~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~9_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7]))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a [7]) # (\mainALU|Mux0~6_combout )))) ) ) ) # ( !\mainALU|Mux0~8_combout 
//  & ( !\mainALU|Mux0~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~9_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [7]))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [7] & \mainALU|Mux0~6_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\mainALU|Mux0~9_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\mainALU|Mux0~6_combout ),
	.datae(!\mainALU|Mux0~8_combout ),
	.dataf(!\mainALU|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux150~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux150~2 .extended_lut = "off";
defparam \mainALU|Mux150~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \mainALU|Mux150~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \mainALU|Mux127~27 (
// Equation(s):
// \mainALU|Mux127~27_combout  = ( \mainALU|Mux127~22_combout  & ( \mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux127~14_combout )) # (\registers|Mux29~8_combout ))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~26_combout )))) ) ) ) # ( !\mainALU|Mux127~22_combout  & ( \mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout  & (!\registers|Mux29~8_combout  & (\mainALU|Mux127~14_combout ))) # 
// (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~26_combout )))) ) ) ) # ( \mainALU|Mux127~22_combout  & ( !\mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux127~14_combout )) # 
// (\registers|Mux29~8_combout ))) # (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & ((\mainALU|Mux127~26_combout )))) ) ) ) # ( !\mainALU|Mux127~22_combout  & ( !\mainALU|Mux127~18_combout  & ( (!\registers|Mux30~8_combout  & 
// (!\registers|Mux29~8_combout  & (\mainALU|Mux127~14_combout ))) # (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & ((\mainALU|Mux127~26_combout )))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~14_combout ),
	.datad(!\mainALU|Mux127~26_combout ),
	.datae(!\mainALU|Mux127~22_combout ),
	.dataf(!\mainALU|Mux127~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~27 .extended_lut = "off";
defparam \mainALU|Mux127~27 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \mainALU|Mux127~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \mainALU|Mux150~0 (
// Equation(s):
// \mainALU|Mux150~0_combout  = ( \mainALU|Mux64~9_combout  & ( \mainALU|Mux64~10_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~8_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~7_combout )))) ) ) 
// ) # ( !\mainALU|Mux64~9_combout  & ( \mainALU|Mux64~10_combout  & ( (!\registers|Mux30~8_combout  & (!\registers|Mux31~8_combout )) # (\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~8_combout )) # 
// (\registers|Mux31~8_combout  & ((\mainALU|Mux64~7_combout ))))) ) ) ) # ( \mainALU|Mux64~9_combout  & ( !\mainALU|Mux64~10_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux31~8_combout )) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~8_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~7_combout ))))) ) ) ) # ( !\mainALU|Mux64~9_combout  & ( !\mainALU|Mux64~10_combout  & ( (\registers|Mux30~8_combout  & 
// ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~8_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~7_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux64~8_combout ),
	.datad(!\mainALU|Mux64~7_combout ),
	.datae(!\mainALU|Mux64~9_combout ),
	.dataf(!\mainALU|Mux64~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux150~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux150~0 .extended_lut = "off";
defparam \mainALU|Mux150~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \mainALU|Mux150~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \mainALU|Mux150~1 (
// Equation(s):
// \mainALU|Mux150~1_combout  = ( \mainALU|Mux150~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~25_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~27_combout ))) ) ) # ( 
// !\mainALU|Mux150~0_combout  & ( (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~25_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~27_combout )))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux127~27_combout ),
	.datad(!\mainALU|Mux127~25_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux150~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux150~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux150~1 .extended_lut = "off";
defparam \mainALU|Mux150~1 .lut_mask = 64'h01450145ABEFABEF;
defparam \mainALU|Mux150~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \mainALU|Mux150~3 (
// Equation(s):
// \mainALU|Mux150~3_combout  = ( \mainALU|Mux150~2_combout  & ( \mainALU|Mux150~1_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~26_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~28_combout )))) ) ) 
// ) # ( !\mainALU|Mux150~2_combout  & ( \mainALU|Mux150~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~26_combout )) # 
// (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~28_combout ))))) ) ) ) # ( \mainALU|Mux150~2_combout  & ( !\mainALU|Mux150~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~26_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~28_combout ))))) ) ) ) # ( !\mainALU|Mux150~2_combout  & ( !\mainALU|Mux150~1_combout  & ( (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~26_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~28_combout ))))) ) ) )

	.dataa(!\mainALU|Mux63~26_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~28_combout ),
	.datad(!\mainALU|Mux155~3_combout ),
	.datae(!\mainALU|Mux150~2_combout ),
	.dataf(!\mainALU|Mux150~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux150~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux150~3 .extended_lut = "off";
defparam \mainALU|Mux150~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \mainALU|Mux150~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \mainALU|Mux150~4 (
// Equation(s):
// \mainALU|Mux150~4_combout  = ( \mainALU|Mux156~0_combout  & ( \mainALU|Mux150~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\ALUbaseInput[9]~33_combout  & (\mainALU|Mux155~1_combout  & \registers|Mux22~10_combout ))) # (\mainALU|Mux155~2_combout  & 
// (((\registers|Mux22~10_combout ) # (\mainALU|Mux155~1_combout )) # (\ALUbaseInput[9]~33_combout ))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( \mainALU|Mux150~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # 
// ((\ALUbaseInput[9]~33_combout  & \registers|Mux22~10_combout )))) # (\mainALU|Mux155~2_combout  & (((\registers|Mux22~10_combout ) # (\mainALU|Mux155~1_combout )) # (\ALUbaseInput[9]~33_combout ))) ) ) ) # ( \mainALU|Mux156~0_combout  & ( 
// !\mainALU|Mux150~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\ALUbaseInput[9]~33_combout  & (\mainALU|Mux155~1_combout  & \registers|Mux22~10_combout ))) # (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\registers|Mux22~10_combout ) # 
// (\ALUbaseInput[9]~33_combout )))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( !\mainALU|Mux150~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # ((\ALUbaseInput[9]~33_combout  & \registers|Mux22~10_combout )))) # 
// (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\registers|Mux22~10_combout ) # (\ALUbaseInput[9]~33_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~2_combout ),
	.datab(!\ALUbaseInput[9]~33_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\registers|Mux22~10_combout ),
	.datae(!\mainALU|Mux156~0_combout ),
	.dataf(!\mainALU|Mux150~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux150~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux150~4 .extended_lut = "off";
defparam \mainALU|Mux150~4 .lut_mask = 64'hB0F21052B5F71557;
defparam \mainALU|Mux150~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \mainALU|Equal0~5 (
// Equation(s):
// \mainALU|Equal0~5_combout  = ( \mainALU|Mux150~4_combout  & ( (!\mainALU|Mux149~5_combout  & (!\mainALU|Mux156~6_combout  & !\mainALU|Mux150~5_combout )) ) ) # ( !\mainALU|Mux150~4_combout  & ( (!\mainALU|Mux149~5_combout  & (!\mainALU|Mux150~5_combout  & 
// ((!\mainALU|Mux156~6_combout ) # (!\mainALU|Mux149~4_combout )))) ) )

	.dataa(!\mainALU|Mux149~5_combout ),
	.datab(!\mainALU|Mux156~6_combout ),
	.datac(!\mainALU|Mux150~5_combout ),
	.datad(!\mainALU|Mux149~4_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux150~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~5 .extended_lut = "off";
defparam \mainALU|Equal0~5 .lut_mask = 64'hA080A08080808080;
defparam \mainALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N0
cyclonev_lcell_comb \mainALU|Mux153~2 (
// Equation(s):
// \mainALU|Mux153~2_combout  = ( \mainALU|Mux0~5_combout  & ( \mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~3_combout )))) ) ) ) # ( !\mainALU|Mux0~5_combout  & ( \mainALU|Mux0~4_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~3_combout ))) ) ) ) # ( \mainALU|Mux0~5_combout  & ( !\mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~6_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~3_combout )))) ) ) 
// ) # ( !\mainALU|Mux0~5_combout  & ( !\mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~6_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~3_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~3_combout ),
	.datad(!\mainALU|Mux0~6_combout ),
	.datae(!\mainALU|Mux0~5_combout ),
	.dataf(!\mainALU|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~2 .extended_lut = "off";
defparam \mainALU|Mux153~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \mainALU|Mux153~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N18
cyclonev_lcell_comb \mainALU|Mux63~22 (
// Equation(s):
// \mainALU|Mux63~22_combout  = ( \mainALU|Mux63~3_combout  & ( \mainALU|Mux63~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~13_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~21_combout ))) ) ) ) # ( !\mainALU|Mux63~3_combout  & ( \mainALU|Mux63~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\instructions|altsyncram_component|auto_generated|q_a [8])) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~13_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~21_combout )))) ) ) ) # ( \mainALU|Mux63~3_combout  & ( !\mainALU|Mux63~17_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~13_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~21_combout )))) ) ) ) # ( !\mainALU|Mux63~3_combout  & ( !\mainALU|Mux63~17_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~13_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~21_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~21_combout ),
	.datad(!\mainALU|Mux63~13_combout ),
	.datae(!\mainALU|Mux63~3_combout ),
	.dataf(!\mainALU|Mux63~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~22 .extended_lut = "off";
defparam \mainALU|Mux63~22 .lut_mask = 64'h014589CD2367ABEF;
defparam \mainALU|Mux63~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N18
cyclonev_lcell_comb \mainALU|Mux153~0 (
// Equation(s):
// \mainALU|Mux153~0_combout  = ( \registers|Mux31~8_combout  & ( \mainALU|Mux64~5_combout  & ( (!\registers|Mux30~8_combout  & ((\mainALU|Mux64~6_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~4_combout )) ) ) ) # ( !\registers|Mux31~8_combout 
//  & ( \mainALU|Mux64~5_combout  & ( (\registers|Mux30~8_combout ) # (\mainALU|Mux64~7_combout ) ) ) ) # ( \registers|Mux31~8_combout  & ( !\mainALU|Mux64~5_combout  & ( (!\registers|Mux30~8_combout  & ((\mainALU|Mux64~6_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux64~4_combout )) ) ) ) # ( !\registers|Mux31~8_combout  & ( !\mainALU|Mux64~5_combout  & ( (\mainALU|Mux64~7_combout  & !\registers|Mux30~8_combout ) ) ) )

	.dataa(!\mainALU|Mux64~4_combout ),
	.datab(!\mainALU|Mux64~7_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux64~6_combout ),
	.datae(!\registers|Mux31~8_combout ),
	.dataf(!\mainALU|Mux64~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~0 .extended_lut = "off";
defparam \mainALU|Mux153~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \mainALU|Mux153~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N0
cyclonev_lcell_comb \mainALU|Mux127~21 (
// Equation(s):
// \mainALU|Mux127~21_combout  = ( \mainALU|Mux127~12_combout  & ( \mainALU|Mux127~16_combout  & ( (!\registers|Mux29~8_combout  & (((\mainALU|Mux127~3_combout )) # (\registers|Mux30~8_combout ))) # (\registers|Mux29~8_combout  & 
// ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux127~20_combout )))) ) ) ) # ( !\mainALU|Mux127~12_combout  & ( \mainALU|Mux127~16_combout  & ( (!\registers|Mux29~8_combout  & (!\registers|Mux30~8_combout  & ((\mainALU|Mux127~3_combout )))) # 
// (\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux127~20_combout )))) ) ) ) # ( \mainALU|Mux127~12_combout  & ( !\mainALU|Mux127~16_combout  & ( (!\registers|Mux29~8_combout  & (((\mainALU|Mux127~3_combout )) # 
// (\registers|Mux30~8_combout ))) # (\registers|Mux29~8_combout  & (\registers|Mux30~8_combout  & (\mainALU|Mux127~20_combout ))) ) ) ) # ( !\mainALU|Mux127~12_combout  & ( !\mainALU|Mux127~16_combout  & ( (!\registers|Mux29~8_combout  & 
// (!\registers|Mux30~8_combout  & ((\mainALU|Mux127~3_combout )))) # (\registers|Mux29~8_combout  & (\registers|Mux30~8_combout  & (\mainALU|Mux127~20_combout ))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux127~20_combout ),
	.datad(!\mainALU|Mux127~3_combout ),
	.datae(!\mainALU|Mux127~12_combout ),
	.dataf(!\mainALU|Mux127~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~21 .extended_lut = "off";
defparam \mainALU|Mux127~21 .lut_mask = 64'h018923AB45CD67EF;
defparam \mainALU|Mux127~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N24
cyclonev_lcell_comb \mainALU|Mux153~1 (
// Equation(s):
// \mainALU|Mux153~1_combout  = ( \mainALU|Mux127~21_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux153~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~19_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~21_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux153~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux127~19_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux127~19_combout ),
	.datac(!\mainALU|Mux153~0_combout ),
	.datad(!\controller|ALUControl[0]~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~1 .extended_lut = "off";
defparam \mainALU|Mux153~1 .lut_mask = 64'h0F220F220F770F77;
defparam \mainALU|Mux153~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N36
cyclonev_lcell_comb \mainALU|Mux153~3 (
// Equation(s):
// \mainALU|Mux153~3_combout  = ( \mainALU|Mux63~22_combout  & ( \mainALU|Mux153~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )) # (\mainALU|Mux153~2_combout ))) # (\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout ) # 
// (\mainALU|Mux63~20_combout )))) ) ) ) # ( !\mainALU|Mux63~22_combout  & ( \mainALU|Mux153~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )) # (\mainALU|Mux153~2_combout ))) # (\mainALU|Mux155~4_combout  & 
// (((\mainALU|Mux63~20_combout  & !\mainALU|Mux155~3_combout )))) ) ) ) # ( \mainALU|Mux63~22_combout  & ( !\mainALU|Mux153~1_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux153~2_combout  & ((\mainALU|Mux155~3_combout )))) # 
// (\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout ) # (\mainALU|Mux63~20_combout )))) ) ) ) # ( !\mainALU|Mux63~22_combout  & ( !\mainALU|Mux153~1_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux153~2_combout  & 
// ((\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & (((\mainALU|Mux63~20_combout  & !\mainALU|Mux155~3_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~4_combout ),
	.datab(!\mainALU|Mux153~2_combout ),
	.datac(!\mainALU|Mux63~20_combout ),
	.datad(!\mainALU|Mux155~3_combout ),
	.datae(!\mainALU|Mux63~22_combout ),
	.dataf(!\mainALU|Mux153~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~3 .extended_lut = "off";
defparam \mainALU|Mux153~3 .lut_mask = 64'h05220577AF22AF77;
defparam \mainALU|Mux153~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N12
cyclonev_lcell_comb \mainALU|Mux153~4 (
// Equation(s):
// \mainALU|Mux153~4_combout  = ( \ALUbaseInput[6]~29_combout  & ( \mainALU|Mux153~3_combout  & ( ((!\mainALU|Mux155~1_combout  & (!\mainALU|Mux156~0_combout )) # (\mainALU|Mux155~1_combout  & ((\registers|Mux25~8_combout )))) # (\mainALU|Mux155~2_combout ) 
// ) ) ) # ( !\ALUbaseInput[6]~29_combout  & ( \mainALU|Mux153~3_combout  & ( (!\mainALU|Mux155~2_combout  & (!\mainALU|Mux156~0_combout  & (!\mainALU|Mux155~1_combout ))) # (\mainALU|Mux155~2_combout  & (((\registers|Mux25~8_combout ) # 
// (\mainALU|Mux155~1_combout )))) ) ) ) # ( \ALUbaseInput[6]~29_combout  & ( !\mainALU|Mux153~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout  & (!\mainALU|Mux156~0_combout )) # (\mainALU|Mux155~1_combout  & 
// ((\registers|Mux25~8_combout ))))) # (\mainALU|Mux155~2_combout  & (((!\mainALU|Mux155~1_combout )))) ) ) ) # ( !\ALUbaseInput[6]~29_combout  & ( !\mainALU|Mux153~3_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & 
// (!\mainALU|Mux156~0_combout )) # (\mainALU|Mux155~2_combout  & ((\registers|Mux25~8_combout ))))) ) ) )

	.dataa(!\mainALU|Mux155~2_combout ),
	.datab(!\mainALU|Mux156~0_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\registers|Mux25~8_combout ),
	.datae(!\ALUbaseInput[6]~29_combout ),
	.dataf(!\mainALU|Mux153~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~4 .extended_lut = "off";
defparam \mainALU|Mux153~4 .lut_mask = 64'h80D0D0DA85D5D5DF;
defparam \mainALU|Mux153~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N9
cyclonev_lcell_comb \mainALU|Equal0~6 (
// Equation(s):
// \mainALU|Equal0~6_combout  = ( \mainALU|Mux153~4_combout  & ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux152~5_combout  & !\mainALU|Mux153~5_combout )) ) ) # ( !\mainALU|Mux153~4_combout  & ( (!\mainALU|Mux152~5_combout  & (!\mainALU|Mux153~5_combout  & 
// ((!\mainALU|Mux156~6_combout ) # (!\mainALU|Mux152~4_combout )))) ) )

	.dataa(!\mainALU|Mux156~6_combout ),
	.datab(!\mainALU|Mux152~5_combout ),
	.datac(!\mainALU|Mux152~4_combout ),
	.datad(!\mainALU|Mux153~5_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux153~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~6 .extended_lut = "off";
defparam \mainALU|Equal0~6 .lut_mask = 64'hC800C80088008800;
defparam \mainALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \mainALU|Mux143~5 (
// Equation(s):
// \mainALU|Mux143~5_combout  = ( \ALUbaseInput[16]~19_combout  & ( \registers|Mux15~10_combout  & ( !\controller|ALUControl[3]~3_combout  ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( \registers|Mux15~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & 
// ((\controller|ALUControl[1]~6_combout ) # (\controller|ALUControl[0]~1_combout ))) ) ) ) # ( \ALUbaseInput[16]~19_combout  & ( !\registers|Mux15~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & ((\controller|ALUControl[1]~6_combout ) # 
// (\controller|ALUControl[0]~1_combout ))) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( !\registers|Mux15~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & \controller|ALUControl[1]~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(!\ALUbaseInput[16]~19_combout ),
	.dataf(!\registers|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~5 .extended_lut = "off";
defparam \mainALU|Mux143~5 .lut_mask = 64'h00F030F030F0F0F0;
defparam \mainALU|Mux143~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \mainALU|Mux143~6 (
// Equation(s):
// \mainALU|Mux143~6_combout  = ( \ALUbaseInput[0]~0_combout  & ( (\controller|ALUControl[2]~7_combout  & ((!\controller|ALUControl[1]~6_combout  & ((!\controller|ALUControl[3]~3_combout ) # (\controller|ALUControl[0]~1_combout ))) # 
// (\controller|ALUControl[1]~6_combout  & ((\controller|ALUControl[3]~3_combout ))))) ) ) # ( !\ALUbaseInput[0]~0_combout  & ( (\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[1]~6_combout  $ (\controller|ALUControl[3]~3_combout ))) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[1]~6_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~6 .extended_lut = "off";
defparam \mainALU|Mux143~6 .lut_mask = 64'h5005500550155015;
defparam \mainALU|Mux143~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N45
cyclonev_lcell_comb \mainALU|Mux143~7 (
// Equation(s):
// \mainALU|Mux143~7_combout  = ( \ALUbaseInput[16]~19_combout  & ( \mainALU|Add0~65_sumout  & ( (!\mainALU|Mux155~5_combout  & !\mainALU|Mux143~6_combout ) ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( \mainALU|Add0~65_sumout  & ( (!\mainALU|Mux155~5_combout 
//  & (!\mainALU|Mux143~6_combout  & ((!\mainALU|Mux156~7_combout ) # (\registers|Mux15~10_combout )))) ) ) ) # ( \ALUbaseInput[16]~19_combout  & ( !\mainALU|Add0~65_sumout  & ( !\mainALU|Mux143~6_combout  ) ) ) # ( !\ALUbaseInput[16]~19_combout  & ( 
// !\mainALU|Add0~65_sumout  & ( (!\mainALU|Mux143~6_combout  & ((!\mainALU|Mux156~7_combout ) # (\registers|Mux15~10_combout ))) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(!\mainALU|Mux155~5_combout ),
	.datac(!\registers|Mux15~10_combout ),
	.datad(!\mainALU|Mux143~6_combout ),
	.datae(!\ALUbaseInput[16]~19_combout ),
	.dataf(!\mainALU|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~7 .extended_lut = "off";
defparam \mainALU|Mux143~7 .lut_mask = 64'hAF00FF008C00CC00;
defparam \mainALU|Mux143~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \mainALU|Mux143~2 (
// Equation(s):
// \mainALU|Mux143~2_combout  = ( \mainALU|Mux0~12_combout  & ( \mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~45_combout )))) ) ) ) # ( !\mainALU|Mux0~12_combout  & ( \mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [7])))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~45_combout ))))) ) ) ) # ( \mainALU|Mux0~12_combout  & ( !\mainALU|Mux0~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [7])))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~45_combout ))))) ) ) ) # ( !\mainALU|Mux0~12_combout  & ( !\mainALU|Mux0~41_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~45_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\mainALU|Mux0~37_combout ),
	.datac(!\mainALU|Mux0~45_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\mainALU|Mux0~12_combout ),
	.dataf(!\mainALU|Mux0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~2 .extended_lut = "off";
defparam \mainALU|Mux143~2 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \mainALU|Mux143~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \mainALU|Mux143~0 (
// Equation(s):
// \mainALU|Mux143~0_combout  = ( \mainALU|Mux64~13_combout  & ( \mainALU|Mux64~42_combout  & ( (!\registers|Mux31~8_combout ) # ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~38_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux64~46_combout )))) 
// ) ) ) # ( !\mainALU|Mux64~13_combout  & ( \mainALU|Mux64~42_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux31~8_combout  & (\mainALU|Mux64~38_combout ))) # (\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout ) # 
// ((\mainALU|Mux64~46_combout )))) ) ) ) # ( \mainALU|Mux64~13_combout  & ( !\mainALU|Mux64~42_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux64~38_combout )))) # (\registers|Mux30~8_combout  & 
// (\registers|Mux31~8_combout  & ((\mainALU|Mux64~46_combout )))) ) ) ) # ( !\mainALU|Mux64~13_combout  & ( !\mainALU|Mux64~42_combout  & ( (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~38_combout )) # 
// (\registers|Mux30~8_combout  & ((\mainALU|Mux64~46_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux64~38_combout ),
	.datad(!\mainALU|Mux64~46_combout ),
	.datae(!\mainALU|Mux64~13_combout ),
	.dataf(!\mainALU|Mux64~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~0 .extended_lut = "off";
defparam \mainALU|Mux143~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux143~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \mainALU|Mux143~1 (
// Equation(s):
// \mainALU|Mux143~1_combout  = ( \mainALU|Mux127~53_combout  & ( \mainALU|Mux143~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((\registers|Mux31~8_combout ) # (\mainALU|Mux127~50_combout )) ) ) ) # ( !\mainALU|Mux127~53_combout  & ( 
// \mainALU|Mux143~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((\mainALU|Mux127~50_combout  & !\registers|Mux31~8_combout )) ) ) ) # ( \mainALU|Mux127~53_combout  & ( !\mainALU|Mux143~0_combout  & ( (\controller|ALUControl[0]~1_combout  & 
// ((\registers|Mux31~8_combout ) # (\mainALU|Mux127~50_combout ))) ) ) ) # ( !\mainALU|Mux127~53_combout  & ( !\mainALU|Mux143~0_combout  & ( (\controller|ALUControl[0]~1_combout  & (\mainALU|Mux127~50_combout  & !\registers|Mux31~8_combout )) ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\mainALU|Mux127~50_combout ),
	.datac(!\registers|Mux31~8_combout ),
	.datad(gnd),
	.datae(!\mainALU|Mux127~53_combout ),
	.dataf(!\mainALU|Mux143~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~1 .extended_lut = "off";
defparam \mainALU|Mux143~1 .lut_mask = 64'h10101515BABABFBF;
defparam \mainALU|Mux143~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \mainALU|Mux143~3 (
// Equation(s):
// \mainALU|Mux143~3_combout  = ( \mainALU|Mux63~52_combout  & ( \mainALU|Mux143~1_combout  & ( (!\mainALU|Mux155~3_combout ) # ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux143~2_combout ))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~55_combout ))) ) ) 
// ) # ( !\mainALU|Mux63~52_combout  & ( \mainALU|Mux143~1_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux143~2_combout ))) # 
// (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~55_combout )))) ) ) ) # ( \mainALU|Mux63~52_combout  & ( !\mainALU|Mux143~1_combout  & ( (!\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & 
// ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux143~2_combout ))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~55_combout )))) ) ) ) # ( !\mainALU|Mux63~52_combout  & ( !\mainALU|Mux143~1_combout  & ( (\mainALU|Mux155~3_combout  & 
// ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux143~2_combout ))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~55_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux63~55_combout ),
	.datac(!\mainALU|Mux155~4_combout ),
	.datad(!\mainALU|Mux143~2_combout ),
	.datae(!\mainALU|Mux63~52_combout ),
	.dataf(!\mainALU|Mux143~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~3 .extended_lut = "off";
defparam \mainALU|Mux143~3 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \mainALU|Mux143~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \mainALU|Mux143~8 (
// Equation(s):
// \mainALU|Mux143~8_combout  = ( \mainALU|Mux143~3_combout  & ( (\mainALU|Mux143~7_combout  & ((!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux143~5_combout  & !\controller|ALUControl[3]~3_combout )))) ) ) # ( !\mainALU|Mux143~3_combout  & ( 
// (\mainALU|Mux143~7_combout  & ((!\mainALU|Mux143~5_combout ) # (!\mainALU|Mux143~4_combout ))) ) )

	.dataa(!\mainALU|Mux143~5_combout ),
	.datab(!\mainALU|Mux143~4_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\mainALU|Mux143~7_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux143~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux143~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux143~8 .extended_lut = "off";
defparam \mainALU|Mux143~8 .lut_mask = 64'h00EE00EE00EC00EC;
defparam \mainALU|Mux143~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \mainALU|Mux141~4 (
// Equation(s):
// \mainALU|Mux141~4_combout  = ( \registers|Mux13~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\ALUbaseInput[18]~27_combout ) # (\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[0]~1_combout ))) ) ) # ( 
// !\registers|Mux13~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \ALUbaseInput[18]~27_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[1]~6_combout ),
	.datad(!\ALUbaseInput[18]~27_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~4 .extended_lut = "off";
defparam \mainALU|Mux141~4 .lut_mask = 64'h0A2A0A2A2AAA2AAA;
defparam \mainALU|Mux141~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N24
cyclonev_lcell_comb \mainALU|Mux63~87 (
// Equation(s):
// \mainALU|Mux63~87_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~36_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (((\mainALU|Mux63~54_combout ))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~46_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [8] & (((\mainALU|Mux31~2_combout  & ((\ALUbaseInput[25]~5_combout )))))) ) )

	.dataa(!\mainALU|Mux63~46_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux31~2_combout ),
	.datad(!\mainALU|Mux63~54_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(!\mainALU|Mux63~36_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~87 .extended_lut = "on";
defparam \mainALU|Mux63~87 .lut_mask = 64'h0C3F44440C3F4747;
defparam \mainALU|Mux63~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \mainALU|Mux127~59 (
// Equation(s):
// \mainALU|Mux127~59_combout  = ( \mainALU|Mux127~58_combout  & ( \mainALU|Mux127~34_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~44_combout )))) # (\registers|Mux29~8_combout  & 
// (((\registers|Mux30~8_combout )) # (\mainALU|Mux127~52_combout ))) ) ) ) # ( !\mainALU|Mux127~58_combout  & ( \mainALU|Mux127~34_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux127~44_combout )))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux127~52_combout  & ((!\registers|Mux30~8_combout )))) ) ) ) # ( \mainALU|Mux127~58_combout  & ( !\mainALU|Mux127~34_combout  & ( (!\registers|Mux29~8_combout  & (((\mainALU|Mux127~44_combout  & 
// \registers|Mux30~8_combout )))) # (\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux127~52_combout ))) ) ) ) # ( !\mainALU|Mux127~58_combout  & ( !\mainALU|Mux127~34_combout  & ( (!\registers|Mux29~8_combout  & 
// (((\mainALU|Mux127~44_combout  & \registers|Mux30~8_combout )))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~52_combout  & ((!\registers|Mux30~8_combout )))) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~52_combout ),
	.datac(!\mainALU|Mux127~44_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux127~58_combout ),
	.dataf(!\mainALU|Mux127~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~59 .extended_lut = "off";
defparam \mainALU|Mux127~59 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \mainALU|Mux127~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \mainALU|Mux127~42 (
// Equation(s):
// \mainALU|Mux127~42_combout  = ( \ALUbaseInput[6]~29_combout  & ( !\registers|Mux27~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUbaseInput[6]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~42 .extended_lut = "off";
defparam \mainALU|Mux127~42 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainALU|Mux127~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \mainALU|Mux64~15 (
// Equation(s):
// \mainALU|Mux64~15_combout  = ( \mainALU|Mux127~43_combout  & ( \registers|Mux28~8_combout  & ( (!\registers|Mux29~8_combout ) # (\mainALU|Mux127~42_combout ) ) ) ) # ( !\mainALU|Mux127~43_combout  & ( \registers|Mux28~8_combout  & ( 
// (\registers|Mux29~8_combout  & \mainALU|Mux127~42_combout ) ) ) ) # ( \mainALU|Mux127~43_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux29~8_combout  & ((\mainALU|Mux127~57_combout ))) # (\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~41_combout )) ) ) ) # ( !\mainALU|Mux127~43_combout  & ( !\registers|Mux28~8_combout  & ( (!\registers|Mux29~8_combout  & ((\mainALU|Mux127~57_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~41_combout )) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~41_combout ),
	.datac(!\mainALU|Mux127~42_combout ),
	.datad(!\mainALU|Mux127~57_combout ),
	.datae(!\mainALU|Mux127~43_combout ),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~15 .extended_lut = "off";
defparam \mainALU|Mux64~15 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \mainALU|Mux64~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \mainALU|Mux141~0 (
// Equation(s):
// \mainALU|Mux141~0_combout  = ( \mainALU|Mux64~15_combout  & ( \mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux64~13_combout )))) # (\registers|Mux31~8_combout  & (((\mainALU|Mux64~14_combout 
// )) # (\registers|Mux30~8_combout ))) ) ) ) # ( !\mainALU|Mux64~15_combout  & ( \mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & ((\mainALU|Mux64~13_combout )))) # (\registers|Mux31~8_combout  & 
// (((\mainALU|Mux64~14_combout )) # (\registers|Mux30~8_combout ))) ) ) ) # ( \mainALU|Mux64~15_combout  & ( !\mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux64~13_combout )))) # 
// (\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout ))) ) ) ) # ( !\mainALU|Mux64~15_combout  & ( !\mainALU|Mux64~38_combout  & ( (!\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & 
// ((\mainALU|Mux64~13_combout )))) # (\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout ))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~14_combout ),
	.datad(!\mainALU|Mux64~13_combout ),
	.datae(!\mainALU|Mux64~15_combout ),
	.dataf(!\mainALU|Mux64~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~0 .extended_lut = "off";
defparam \mainALU|Mux141~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \mainALU|Mux141~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N21
cyclonev_lcell_comb \mainALU|Mux141~1 (
// Equation(s):
// \mainALU|Mux141~1_combout  = ( \mainALU|Mux127~56_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux141~0_combout )))) # (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux127~59_combout )))) ) ) # ( 
// !\mainALU|Mux127~56_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux141~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (\registers|Mux31~8_combout  & (\mainALU|Mux127~59_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~59_combout ),
	.datad(!\mainALU|Mux141~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~1 .extended_lut = "off";
defparam \mainALU|Mux141~1 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \mainALU|Mux141~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb \mainALU|Mux63~44 (
// Equation(s):
// \mainALU|Mux63~44_combout  = ( \ALUbaseInput[6]~29_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[6]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~44 .extended_lut = "off";
defparam \mainALU|Mux63~44 .lut_mask = 64'h00000000FF00FF00;
defparam \mainALU|Mux63~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \mainALU|Mux0~14 (
// Equation(s):
// \mainALU|Mux0~14_combout  = ( \mainALU|Mux63~44_combout  & ( \mainALU|Mux63~43_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~59_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & 
// (\mainALU|Mux63~45_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\mainALU|Mux63~44_combout  & ( \mainALU|Mux63~43_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~59_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~45_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( \mainALU|Mux63~44_combout  & ( !\mainALU|Mux63~43_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~59_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~45_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\mainALU|Mux63~44_combout  & ( !\mainALU|Mux63~43_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\mainALU|Mux63~59_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\mainALU|Mux63~45_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\mainALU|Mux63~45_combout ),
	.datac(!\mainALU|Mux63~59_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\mainALU|Mux63~44_combout ),
	.dataf(!\mainALU|Mux63~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~14 .extended_lut = "off";
defparam \mainALU|Mux0~14 .lut_mask = 64'h0A220A775F225F77;
defparam \mainALU|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \mainALU|Mux141~2 (
// Equation(s):
// \mainALU|Mux141~2_combout  = ( \mainALU|Mux0~12_combout  & ( \mainALU|Mux0~14_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~13_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout ))) ) ) ) # ( !\mainALU|Mux0~12_combout  & ( \mainALU|Mux0~14_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux0~13_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [6])))) ) ) 
// ) # ( \mainALU|Mux0~12_combout  & ( !\mainALU|Mux0~14_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~13_combout  & \instructions|altsyncram_component|auto_generated|q_a [6])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~37_combout ))) ) ) ) # ( !\mainALU|Mux0~12_combout  & ( !\mainALU|Mux0~14_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~13_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~37_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~37_combout ),
	.datac(!\mainALU|Mux0~13_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mainALU|Mux0~12_combout ),
	.dataf(!\mainALU|Mux0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~2 .extended_lut = "off";
defparam \mainALU|Mux141~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \mainALU|Mux141~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \mainALU|Mux141~3 (
// Equation(s):
// \mainALU|Mux141~3_combout  = ( \mainALU|Mux141~1_combout  & ( \mainALU|Mux141~2_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~58_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~87_combout )))) ) ) 
// ) # ( !\mainALU|Mux141~1_combout  & ( \mainALU|Mux141~2_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~58_combout ))) # (\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~87_combout 
// )))) ) ) ) # ( \mainALU|Mux141~1_combout  & ( !\mainALU|Mux141~2_combout  & ( (!\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~58_combout )))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & 
// ((\mainALU|Mux63~87_combout )))) ) ) ) # ( !\mainALU|Mux141~1_combout  & ( !\mainALU|Mux141~2_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~58_combout )) # (\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~87_combout ))))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~58_combout ),
	.datad(!\mainALU|Mux63~87_combout ),
	.datae(!\mainALU|Mux141~1_combout ),
	.dataf(!\mainALU|Mux141~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~3 .extended_lut = "off";
defparam \mainALU|Mux141~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux141~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N15
cyclonev_lcell_comb \mainALU|Mux141~5 (
// Equation(s):
// \mainALU|Mux141~5_combout  = ( \controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((!\controller|ALUControl[1]~6_combout )))) # (\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & 
// \ALUbaseInput[2]~25_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\controller|ALUControl[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~5 .extended_lut = "off";
defparam \mainALU|Mux141~5 .lut_mask = 64'h00000000AB55AB55;
defparam \mainALU|Mux141~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \mainALU|Mux141~6 (
// Equation(s):
// \mainALU|Mux141~6_combout  = ( !\mainALU|Mux155~5_combout  & ( \mainALU|Add0~73_sumout  & ( (!\mainALU|Mux141~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux13~10_combout ) # (\ALUbaseInput[18]~27_combout )))) ) ) ) # ( 
// \mainALU|Mux155~5_combout  & ( !\mainALU|Add0~73_sumout  & ( (!\mainALU|Mux141~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux13~10_combout ) # (\ALUbaseInput[18]~27_combout )))) ) ) ) # ( !\mainALU|Mux155~5_combout  & ( 
// !\mainALU|Add0~73_sumout  & ( (!\mainALU|Mux141~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux13~10_combout ) # (\ALUbaseInput[18]~27_combout )))) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(!\ALUbaseInput[18]~27_combout ),
	.datac(!\registers|Mux13~10_combout ),
	.datad(!\mainALU|Mux141~5_combout ),
	.datae(!\mainALU|Mux155~5_combout ),
	.dataf(!\mainALU|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~6 .extended_lut = "off";
defparam \mainALU|Mux141~6 .lut_mask = 64'hBF00BF00BF000000;
defparam \mainALU|Mux141~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \mainALU|Mux141~7 (
// Equation(s):
// \mainALU|Mux141~7_combout  = ( \mainALU|Mux141~3_combout  & ( \mainALU|Mux141~6_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux141~4_combout  & !\controller|ALUControl[3]~3_combout )) ) ) ) # ( !\mainALU|Mux141~3_combout  & ( 
// \mainALU|Mux141~6_combout  & ( (!\mainALU|Mux141~4_combout ) # (!\mainALU|Mux143~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux141~4_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\mainALU|Mux143~4_combout ),
	.datae(!\mainALU|Mux141~3_combout ),
	.dataf(!\mainALU|Mux141~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux141~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux141~7 .extended_lut = "off";
defparam \mainALU|Mux141~7 .lut_mask = 64'h00000000FFCCFFC0;
defparam \mainALU|Mux141~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \mainALU|Equal0~8 (
// Equation(s):
// \mainALU|Equal0~8_combout  = ( \mainALU|Mux143~8_combout  & ( \mainALU|Mux141~7_combout  & ( (!\mainALU|Mux142~9_combout  & (\mainALU|Equal0~7_combout  & (\mainALU|Equal0~5_combout  & \mainALU|Equal0~6_combout ))) ) ) )

	.dataa(!\mainALU|Mux142~9_combout ),
	.datab(!\mainALU|Equal0~7_combout ),
	.datac(!\mainALU|Equal0~5_combout ),
	.datad(!\mainALU|Equal0~6_combout ),
	.datae(!\mainALU|Mux143~8_combout ),
	.dataf(!\mainALU|Mux141~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~8 .extended_lut = "off";
defparam \mainALU|Equal0~8 .lut_mask = 64'h0000000000000002;
defparam \mainALU|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \mainALU|Mux63~83 (
// Equation(s):
// \mainALU|Mux63~83_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~46_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (((\ALUbaseInput[25]~5_combout  & (\mainALU|Mux31~2_combout ))))) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~54_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (\ALUbaseInput[27]~13_combout  & (\mainALU|Mux31~2_combout )))) ) )

	.dataa(!\mainALU|Mux63~46_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALUbaseInput[27]~13_combout ),
	.datad(!\mainALU|Mux31~2_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\mainALU|Mux63~54_combout ),
	.datag(!\ALUbaseInput[25]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~83 .extended_lut = "on";
defparam \mainALU|Mux63~83 .lut_mask = 64'h444700034447CCCF;
defparam \mainALU|Mux63~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \mainALU|Mux63~62 (
// Equation(s):
// \mainALU|Mux63~62_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( \mainALU|Mux63~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~57_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~61_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [8] & ( \mainALU|Mux63~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [7]) # (\mainALU|Mux63~51_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [8] & ( !\mainALU|Mux63~41_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~57_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~61_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [8] & ( !\mainALU|Mux63~41_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a 
// [7] & \mainALU|Mux63~51_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~57_combout ),
	.datac(!\mainALU|Mux63~51_combout ),
	.datad(!\mainALU|Mux63~61_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\mainALU|Mux63~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~62 .extended_lut = "off";
defparam \mainALU|Mux63~62 .lut_mask = 64'h05052277AFAF2277;
defparam \mainALU|Mux63~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \mainALU|Mux127~65 (
// Equation(s):
// \mainALU|Mux127~65_combout  = ( \registers|Mux29~8_combout  & ( \mainALU|Mux127~64_combout  & ( (\mainALU|Mux127~58_combout ) # (\registers|Mux30~8_combout ) ) ) ) # ( !\registers|Mux29~8_combout  & ( \mainALU|Mux127~64_combout  & ( 
// (!\registers|Mux30~8_combout  & ((\mainALU|Mux127~44_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~52_combout )) ) ) ) # ( \registers|Mux29~8_combout  & ( !\mainALU|Mux127~64_combout  & ( (!\registers|Mux30~8_combout  & 
// \mainALU|Mux127~58_combout ) ) ) ) # ( !\registers|Mux29~8_combout  & ( !\mainALU|Mux127~64_combout  & ( (!\registers|Mux30~8_combout  & ((\mainALU|Mux127~44_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~52_combout )) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\mainALU|Mux127~52_combout ),
	.datac(!\mainALU|Mux127~58_combout ),
	.datad(!\mainALU|Mux127~44_combout ),
	.datae(!\registers|Mux29~8_combout ),
	.dataf(!\mainALU|Mux127~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~65 .extended_lut = "off";
defparam \mainALU|Mux127~65 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \mainALU|Mux127~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \mainALU|Mux139~1 (
// Equation(s):
// \mainALU|Mux139~1_combout  = ( \mainALU|Mux64~14_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux64~15_combout )))) # (\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout 
// )) # (\mainALU|Mux64~16_combout ))) ) ) ) # ( !\mainALU|Mux64~14_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux64~15_combout )))) # (\registers|Mux31~8_combout  & 
// (\mainALU|Mux64~16_combout  & ((!\registers|Mux30~8_combout )))) ) ) ) # ( \mainALU|Mux64~14_combout  & ( !\mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~15_combout  & \registers|Mux30~8_combout )))) # 
// (\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux64~16_combout ))) ) ) ) # ( !\mainALU|Mux64~14_combout  & ( !\mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~15_combout  & 
// \registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~16_combout  & ((!\registers|Mux30~8_combout )))) ) ) )

	.dataa(!\mainALU|Mux64~16_combout ),
	.datab(!\mainALU|Mux64~15_combout ),
	.datac(!\registers|Mux31~8_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~14_combout ),
	.dataf(!\mainALU|Mux64~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux139~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux139~1 .extended_lut = "off";
defparam \mainALU|Mux139~1 .lut_mask = 64'h0530053FF530F53F;
defparam \mainALU|Mux139~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \mainALU|Mux127~62 (
// Equation(s):
// \mainALU|Mux127~62_combout  = ( \mainALU|Mux127~55_combout  & ( \mainALU|Mux127~61_combout  & ( ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~39_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout ))) # 
// (\registers|Mux29~8_combout ) ) ) ) # ( !\mainALU|Mux127~55_combout  & ( \mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~39_combout ))) # (\registers|Mux30~8_combout  & 
// (\mainALU|Mux127~49_combout )))) # (\registers|Mux29~8_combout  & (((\registers|Mux30~8_combout )))) ) ) ) # ( \mainALU|Mux127~55_combout  & ( !\mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & 
// ((\mainALU|Mux127~39_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout )))) # (\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux127~55_combout  & ( !\mainALU|Mux127~61_combout  & ( 
// (!\registers|Mux29~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux127~39_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux127~49_combout )))) ) ) )

	.dataa(!\mainALU|Mux127~49_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\registers|Mux30~8_combout ),
	.datad(!\mainALU|Mux127~39_combout ),
	.datae(!\mainALU|Mux127~55_combout ),
	.dataf(!\mainALU|Mux127~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~62 .extended_lut = "off";
defparam \mainALU|Mux127~62 .lut_mask = 64'h04C434F407C737F7;
defparam \mainALU|Mux127~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \mainALU|Mux139~2 (
// Equation(s):
// \mainALU|Mux139~2_combout  = ( \mainALU|Mux127~62_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux139~1_combout )))) # (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux127~65_combout )))) ) ) # ( 
// !\mainALU|Mux127~62_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux139~1_combout )))) # (\controller|ALUControl[0]~1_combout  & (\registers|Mux31~8_combout  & (\mainALU|Mux127~65_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~65_combout ),
	.datad(!\mainALU|Mux139~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux139~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux139~2 .extended_lut = "off";
defparam \mainALU|Mux139~2 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \mainALU|Mux139~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \mainALU|Mux139~3 (
// Equation(s):
// \mainALU|Mux139~3_combout  = ( \mainALU|Mux0~13_combout  & ( \mainALU|Mux0~16_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~15_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~14_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\mainALU|Mux0~13_combout  & ( \mainALU|Mux0~16_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~15_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux0~14_combout )))) ) ) ) # ( \mainALU|Mux0~13_combout  & ( !\mainALU|Mux0~16_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~15_combout  & 
// (\instructions|altsyncram_component|auto_generated|q_a [6]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~14_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\mainALU|Mux0~13_combout 
//  & ( !\mainALU|Mux0~16_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~15_combout  & (\instructions|altsyncram_component|auto_generated|q_a [6]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux0~14_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~15_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\mainALU|Mux0~14_combout ),
	.datae(!\mainALU|Mux0~13_combout ),
	.dataf(!\mainALU|Mux0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux139~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux139~3 .extended_lut = "off";
defparam \mainALU|Mux139~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \mainALU|Mux139~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \mainALU|Mux139~4 (
// Equation(s):
// \mainALU|Mux139~4_combout  = ( \mainALU|Mux139~2_combout  & ( \mainALU|Mux139~3_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~62_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~83_combout ))) ) ) 
// ) # ( !\mainALU|Mux139~2_combout  & ( \mainALU|Mux139~3_combout  & ( (!\mainALU|Mux155~3_combout  & (((\mainALU|Mux63~62_combout  & \mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )) # 
// (\mainALU|Mux63~83_combout ))) ) ) ) # ( \mainALU|Mux139~2_combout  & ( !\mainALU|Mux139~3_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout ) # (\mainALU|Mux63~62_combout )))) # (\mainALU|Mux155~3_combout  & 
// (\mainALU|Mux63~83_combout  & ((\mainALU|Mux155~4_combout )))) ) ) ) # ( !\mainALU|Mux139~2_combout  & ( !\mainALU|Mux139~3_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~62_combout ))) # 
// (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~83_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux63~83_combout ),
	.datac(!\mainALU|Mux63~62_combout ),
	.datad(!\mainALU|Mux155~4_combout ),
	.datae(!\mainALU|Mux139~2_combout ),
	.dataf(!\mainALU|Mux139~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux139~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux139~4 .extended_lut = "off";
defparam \mainALU|Mux139~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \mainALU|Mux139~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N21
cyclonev_lcell_comb \mainALU|Mux139~0 (
// Equation(s):
// \mainALU|Mux139~0_combout  = ( \mainALU|Add0~81_sumout  & ( (!\ALUbaseInput[20]~23_combout  & (\mainALU|Mux142~0_combout  & ((\mainALU|Mux142~1_combout ) # (\registers|Mux11~10_combout )))) # (\ALUbaseInput[20]~23_combout  & (((\registers|Mux11~10_combout 
//  & \mainALU|Mux142~1_combout )) # (\mainALU|Mux142~0_combout ))) ) ) # ( !\mainALU|Add0~81_sumout  & ( (!\mainALU|Mux142~0_combout  & (\ALUbaseInput[20]~23_combout  & (\registers|Mux11~10_combout  & \mainALU|Mux142~1_combout ))) # 
// (\mainALU|Mux142~0_combout  & (!\mainALU|Mux142~1_combout  & ((\registers|Mux11~10_combout ) # (\ALUbaseInput[20]~23_combout )))) ) )

	.dataa(!\ALUbaseInput[20]~23_combout ),
	.datab(!\registers|Mux11~10_combout ),
	.datac(!\mainALU|Mux142~0_combout ),
	.datad(!\mainALU|Mux142~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux139~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux139~0 .extended_lut = "off";
defparam \mainALU|Mux139~0 .lut_mask = 64'h07100710071F071F;
defparam \mainALU|Mux139~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \mainALU|Mux139~5 (
// Equation(s):
// \mainALU|Mux139~5_combout  = ( !\mainALU|Mux142~8_combout  & ( (!\mainALU|Mux142~7_combout  & (((\mainALU|Mux139~0_combout )))) # (\mainALU|Mux142~7_combout  & ((((\mainALU|Mux139~4_combout ))))) ) ) # ( \mainALU|Mux142~8_combout  & ( 
// (!\mainALU|Mux142~7_combout  & (!\ALUbaseInput[20]~23_combout  & (!\registers|Mux11~10_combout ))) # (\mainALU|Mux142~7_combout  & ((((\ALUbaseInput[4]~21_combout ))))) ) )

	.dataa(!\mainALU|Mux142~7_combout ),
	.datab(!\ALUbaseInput[20]~23_combout ),
	.datac(!\registers|Mux11~10_combout ),
	.datad(!\ALUbaseInput[4]~21_combout ),
	.datae(!\mainALU|Mux142~8_combout ),
	.dataf(!\mainALU|Mux139~4_combout ),
	.datag(!\mainALU|Mux139~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux139~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux139~5 .extended_lut = "on";
defparam \mainALU|Mux139~5 .lut_mask = 64'h0A0A80D55F5F80D5;
defparam \mainALU|Mux139~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \mainALU|Mux136~5 (
// Equation(s):
// \mainALU|Mux136~5_combout  = ( \ALUbaseInput[7]~14_combout  & ( (\controller|ALUControl[2]~7_combout  & ((!\controller|ALUControl[1]~6_combout  & ((!\controller|ALUControl[3]~3_combout ) # (\controller|ALUControl[0]~1_combout ))) # 
// (\controller|ALUControl[1]~6_combout  & ((\controller|ALUControl[3]~3_combout ))))) ) ) # ( !\ALUbaseInput[7]~14_combout  & ( (\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[1]~6_combout  $ (\controller|ALUControl[3]~3_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\controller|ALUControl[2]~7_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~5 .extended_lut = "off";
defparam \mainALU|Mux136~5 .lut_mask = 64'h0C030C030C070C07;
defparam \mainALU|Mux136~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \mainALU|Mux136~6 (
// Equation(s):
// \mainALU|Mux136~6_combout  = ( \ALUbaseInput[23]~16_combout  & ( \mainALU|Add0~93_sumout  & ( (!\mainALU|Mux155~5_combout  & !\mainALU|Mux136~5_combout ) ) ) ) # ( !\ALUbaseInput[23]~16_combout  & ( \mainALU|Add0~93_sumout  & ( (!\mainALU|Mux155~5_combout 
//  & (!\mainALU|Mux136~5_combout  & ((!\mainALU|Mux156~7_combout ) # (\registers|Mux8~10_combout )))) ) ) ) # ( \ALUbaseInput[23]~16_combout  & ( !\mainALU|Add0~93_sumout  & ( !\mainALU|Mux136~5_combout  ) ) ) # ( !\ALUbaseInput[23]~16_combout  & ( 
// !\mainALU|Add0~93_sumout  & ( (!\mainALU|Mux136~5_combout  & ((!\mainALU|Mux156~7_combout ) # (\registers|Mux8~10_combout ))) ) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux156~7_combout ),
	.datac(!\registers|Mux8~10_combout ),
	.datad(!\mainALU|Mux136~5_combout ),
	.datae(!\ALUbaseInput[23]~16_combout ),
	.dataf(!\mainALU|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~6 .extended_lut = "off";
defparam \mainALU|Mux136~6 .lut_mask = 64'hCF00FF008A00AA00;
defparam \mainALU|Mux136~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N45
cyclonev_lcell_comb \mainALU|Mux136~4 (
// Equation(s):
// \mainALU|Mux136~4_combout  = ( \registers|Mux8~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\ALUbaseInput[23]~16_combout ) # (\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[0]~1_combout ))) ) ) # ( 
// !\registers|Mux8~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \ALUbaseInput[23]~16_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\ALUbaseInput[23]~16_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~4 .extended_lut = "off";
defparam \mainALU|Mux136~4 .lut_mask = 64'h3070307070F070F0;
defparam \mainALU|Mux136~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \mainALU|Mux136~0 (
// Equation(s):
// \mainALU|Mux136~0_combout  = ( \mainALU|Mux64~20_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux64~18_combout )))) # (\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout 
// )) # (\mainALU|Mux64~19_combout ))) ) ) ) # ( !\mainALU|Mux64~20_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~18_combout  & \registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & 
// (((\registers|Mux30~8_combout )) # (\mainALU|Mux64~19_combout ))) ) ) ) # ( \mainALU|Mux64~20_combout  & ( !\mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout ) # (\mainALU|Mux64~18_combout )))) # 
// (\registers|Mux31~8_combout  & (\mainALU|Mux64~19_combout  & ((!\registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux64~20_combout  & ( !\mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~18_combout  & 
// \registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~19_combout  & ((!\registers|Mux30~8_combout )))) ) ) )

	.dataa(!\mainALU|Mux64~19_combout ),
	.datab(!\mainALU|Mux64~18_combout ),
	.datac(!\registers|Mux31~8_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~20_combout ),
	.dataf(!\mainALU|Mux64~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~0 .extended_lut = "off";
defparam \mainALU|Mux136~0 .lut_mask = 64'h0530F530053FF53F;
defparam \mainALU|Mux136~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \mainALU|Mux136~1 (
// Equation(s):
// \mainALU|Mux136~1_combout  = ( \mainALU|Mux136~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~71_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~74_combout ))) ) ) # ( 
// !\mainALU|Mux136~0_combout  & ( (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~71_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~74_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~74_combout ),
	.datad(!\mainALU|Mux127~71_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux136~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~1 .extended_lut = "off";
defparam \mainALU|Mux136~1 .lut_mask = 64'h01230123CDEFCDEF;
defparam \mainALU|Mux136~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \mainALU|Mux136~2 (
// Equation(s):
// \mainALU|Mux136~2_combout  = ( \mainALU|Mux0~16_combout  & ( \mainALU|Mux0~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux0~18_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~17_combout ))) ) ) ) # ( !\mainALU|Mux0~16_combout  & ( \mainALU|Mux0~19_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux0~18_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~17_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( \mainALU|Mux0~16_combout  & ( !\mainALU|Mux0~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a 
// [6] & \mainALU|Mux0~18_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~17_combout ))) ) ) ) # ( !\mainALU|Mux0~16_combout  & ( 
// !\mainALU|Mux0~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [6] & \mainALU|Mux0~18_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (\mainALU|Mux0~17_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\mainALU|Mux0~17_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\mainALU|Mux0~18_combout ),
	.datae(!\mainALU|Mux0~16_combout ),
	.dataf(!\mainALU|Mux0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~2 .extended_lut = "off";
defparam \mainALU|Mux136~2 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \mainALU|Mux136~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \mainALU|Mux136~3 (
// Equation(s):
// \mainALU|Mux136~3_combout  = ( \mainALU|Mux136~1_combout  & ( \mainALU|Mux136~2_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~70_combout ))) ) ) 
// ) # ( !\mainALU|Mux136~1_combout  & ( \mainALU|Mux136~2_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout ))) # 
// (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~70_combout )))) ) ) ) # ( \mainALU|Mux136~1_combout  & ( !\mainALU|Mux136~2_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~70_combout )))) ) ) ) # ( !\mainALU|Mux136~1_combout  & ( !\mainALU|Mux136~2_combout  & ( (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~79_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~70_combout )))) ) ) )

	.dataa(!\mainALU|Mux63~70_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux155~3_combout ),
	.datad(!\mainALU|Mux63~79_combout ),
	.datae(!\mainALU|Mux136~1_combout ),
	.dataf(!\mainALU|Mux136~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~3 .extended_lut = "off";
defparam \mainALU|Mux136~3 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \mainALU|Mux136~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \mainALU|Mux136~7 (
// Equation(s):
// \mainALU|Mux136~7_combout  = ( \mainALU|Mux136~3_combout  & ( (\mainALU|Mux136~6_combout  & ((!\mainALU|Mux143~4_combout ) # ((!\controller|ALUControl[3]~3_combout  & !\mainALU|Mux136~4_combout )))) ) ) # ( !\mainALU|Mux136~3_combout  & ( 
// (\mainALU|Mux136~6_combout  & ((!\mainALU|Mux143~4_combout ) # (!\mainALU|Mux136~4_combout ))) ) )

	.dataa(!\mainALU|Mux143~4_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\mainALU|Mux136~6_combout ),
	.datad(!\mainALU|Mux136~4_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux136~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux136~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux136~7 .extended_lut = "off";
defparam \mainALU|Mux136~7 .lut_mask = 64'h0F0A0F0A0E0A0E0A;
defparam \mainALU|Mux136~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N21
cyclonev_lcell_comb \mainALU|Mux138~4 (
// Equation(s):
// \mainALU|Mux138~4_combout  = ( \ALUbaseInput[21]~8_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\registers|Mux10~10_combout ) # (\controller|ALUControl[0]~1_combout )) # (\controller|ALUControl[1]~6_combout ))) ) ) # ( 
// !\ALUbaseInput[21]~8_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \registers|Mux10~10_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[1]~6_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\registers|Mux10~10_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~4 .extended_lut = "off";
defparam \mainALU|Mux138~4 .lut_mask = 64'h5070507070F070F0;
defparam \mainALU|Mux138~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \mainALU|Mux138~2 (
// Equation(s):
// \mainALU|Mux138~2_combout  = ( \mainALU|Mux0~16_combout  & ( \mainALU|Mux0~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~17_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux0~14_combout )))) ) ) ) # ( !\mainALU|Mux0~16_combout  & ( \mainALU|Mux0~15_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~17_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [6])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [6]) # (\mainALU|Mux0~14_combout )))) ) ) ) # ( \mainALU|Mux0~16_combout  & ( !\mainALU|Mux0~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [6])) # (\mainALU|Mux0~17_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~14_combout  & \instructions|altsyncram_component|auto_generated|q_a [6])))) ) ) 
// ) # ( !\mainALU|Mux0~16_combout  & ( !\mainALU|Mux0~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~17_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [6])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~14_combout  & \instructions|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\mainALU|Mux0~17_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~14_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\mainALU|Mux0~16_combout ),
	.dataf(!\mainALU|Mux0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~2 .extended_lut = "off";
defparam \mainALU|Mux138~2 .lut_mask = 64'h440344CF770377CF;
defparam \mainALU|Mux138~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \mainALU|Mux138~0 (
// Equation(s):
// \mainALU|Mux138~0_combout  = ( \mainALU|Mux64~18_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~16_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux64~15_combout )))) 
// ) ) ) # ( !\mainALU|Mux64~18_combout  & ( \mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & (\mainALU|Mux64~16_combout ))) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # 
// ((\mainALU|Mux64~15_combout )))) ) ) ) # ( \mainALU|Mux64~18_combout  & ( !\mainALU|Mux64~17_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux64~16_combout )))) # (\registers|Mux31~8_combout  & 
// (\registers|Mux30~8_combout  & ((\mainALU|Mux64~15_combout )))) ) ) ) # ( !\mainALU|Mux64~18_combout  & ( !\mainALU|Mux64~17_combout  & ( (\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux64~16_combout )) # 
// (\registers|Mux31~8_combout  & ((\mainALU|Mux64~15_combout ))))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~16_combout ),
	.datad(!\mainALU|Mux64~15_combout ),
	.datae(!\mainALU|Mux64~18_combout ),
	.dataf(!\mainALU|Mux64~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~0 .extended_lut = "off";
defparam \mainALU|Mux138~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \mainALU|Mux138~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \mainALU|Mux138~1 (
// Equation(s):
// \mainALU|Mux138~1_combout  = ( \mainALU|Mux127~68_combout  & ( \mainALU|Mux138~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((\mainALU|Mux127~65_combout ) # (\registers|Mux31~8_combout )) ) ) ) # ( !\mainALU|Mux127~68_combout  & ( 
// \mainALU|Mux138~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & \mainALU|Mux127~65_combout )) ) ) ) # ( \mainALU|Mux127~68_combout  & ( !\mainALU|Mux138~0_combout  & ( (\controller|ALUControl[0]~1_combout  & 
// ((\mainALU|Mux127~65_combout ) # (\registers|Mux31~8_combout ))) ) ) ) # ( !\mainALU|Mux127~68_combout  & ( !\mainALU|Mux138~0_combout  & ( (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & \mainALU|Mux127~65_combout )) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\registers|Mux31~8_combout ),
	.datad(!\mainALU|Mux127~65_combout ),
	.datae(!\mainALU|Mux127~68_combout ),
	.dataf(!\mainALU|Mux138~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~1 .extended_lut = "off";
defparam \mainALU|Mux138~1 .lut_mask = 64'h00300333CCFCCFFF;
defparam \mainALU|Mux138~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \mainALU|Mux138~3 (
// Equation(s):
// \mainALU|Mux138~3_combout  = ( \mainALU|Mux63~66_combout  & ( \mainALU|Mux138~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )) # (\mainALU|Mux138~2_combout ))) # (\mainALU|Mux155~4_combout  & (((\mainALU|Mux63~83_combout ) # 
// (\mainALU|Mux155~3_combout )))) ) ) ) # ( !\mainALU|Mux63~66_combout  & ( \mainALU|Mux138~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )) # (\mainALU|Mux138~2_combout ))) # (\mainALU|Mux155~4_combout  & 
// (((!\mainALU|Mux155~3_combout  & \mainALU|Mux63~83_combout )))) ) ) ) # ( \mainALU|Mux63~66_combout  & ( !\mainALU|Mux138~1_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux138~2_combout  & (\mainALU|Mux155~3_combout ))) # 
// (\mainALU|Mux155~4_combout  & (((\mainALU|Mux63~83_combout ) # (\mainALU|Mux155~3_combout )))) ) ) ) # ( !\mainALU|Mux63~66_combout  & ( !\mainALU|Mux138~1_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux138~2_combout  & 
// (\mainALU|Mux155~3_combout ))) # (\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout  & \mainALU|Mux63~83_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~4_combout ),
	.datab(!\mainALU|Mux138~2_combout ),
	.datac(!\mainALU|Mux155~3_combout ),
	.datad(!\mainALU|Mux63~83_combout ),
	.datae(!\mainALU|Mux63~66_combout ),
	.dataf(!\mainALU|Mux138~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~3 .extended_lut = "off";
defparam \mainALU|Mux138~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \mainALU|Mux138~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N21
cyclonev_lcell_comb \mainALU|Mux138~5 (
// Equation(s):
// \mainALU|Mux138~5_combout  = ( \controller|ALUControl[3]~3_combout  & ( \ALUbaseInput[5]~6_combout  & ( (\controller|ALUControl[2]~7_combout  & ((\controller|ALUControl[1]~6_combout ) # (\controller|ALUControl[0]~1_combout ))) ) ) ) # ( 
// !\controller|ALUControl[3]~3_combout  & ( \ALUbaseInput[5]~6_combout  & ( (\controller|ALUControl[2]~7_combout  & !\controller|ALUControl[1]~6_combout ) ) ) ) # ( \controller|ALUControl[3]~3_combout  & ( !\ALUbaseInput[5]~6_combout  & ( 
// (\controller|ALUControl[2]~7_combout  & \controller|ALUControl[1]~6_combout ) ) ) ) # ( !\controller|ALUControl[3]~3_combout  & ( !\ALUbaseInput[5]~6_combout  & ( (\controller|ALUControl[2]~7_combout  & !\controller|ALUControl[1]~6_combout ) ) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(gnd),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\ALUbaseInput[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~5 .extended_lut = "off";
defparam \mainALU|Mux138~5 .lut_mask = 64'h5500005555000555;
defparam \mainALU|Mux138~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \mainALU|Mux138~6 (
// Equation(s):
// \mainALU|Mux138~6_combout  = ( !\mainALU|Mux155~5_combout  & ( \mainALU|Add0~85_sumout  & ( (!\mainALU|Mux138~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux10~10_combout ) # (\ALUbaseInput[21]~8_combout )))) ) ) ) # ( 
// \mainALU|Mux155~5_combout  & ( !\mainALU|Add0~85_sumout  & ( (!\mainALU|Mux138~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux10~10_combout ) # (\ALUbaseInput[21]~8_combout )))) ) ) ) # ( !\mainALU|Mux155~5_combout  & ( 
// !\mainALU|Add0~85_sumout  & ( (!\mainALU|Mux138~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\registers|Mux10~10_combout ) # (\ALUbaseInput[21]~8_combout )))) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(!\ALUbaseInput[21]~8_combout ),
	.datac(!\mainALU|Mux138~5_combout ),
	.datad(!\registers|Mux10~10_combout ),
	.datae(!\mainALU|Mux155~5_combout ),
	.dataf(!\mainALU|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~6 .extended_lut = "off";
defparam \mainALU|Mux138~6 .lut_mask = 64'hB0F0B0F0B0F00000;
defparam \mainALU|Mux138~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \mainALU|Mux138~7 (
// Equation(s):
// \mainALU|Mux138~7_combout  = ( \mainALU|Mux138~6_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux138~4_combout  & ((!\controller|ALUControl[3]~3_combout ) # (!\mainALU|Mux138~3_combout )))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\mainALU|Mux143~4_combout ),
	.datac(!\mainALU|Mux138~4_combout ),
	.datad(!\mainALU|Mux138~3_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux138~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux138~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux138~7 .extended_lut = "off";
defparam \mainALU|Mux138~7 .lut_mask = 64'h00000000FCECFCEC;
defparam \mainALU|Mux138~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \mainALU|Mux140~4 (
// Equation(s):
// \mainALU|Mux140~4_combout  = ( \registers|Mux12~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\ALUbaseInput[19]~12_combout ) # (\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[0]~1_combout ))) ) ) # ( 
// !\registers|Mux12~10_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \ALUbaseInput[19]~12_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\ALUbaseInput[19]~12_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~4 .extended_lut = "off";
defparam \mainALU|Mux140~4 .lut_mask = 64'h370037007F007F00;
defparam \mainALU|Mux140~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \mainALU|Mux140~2 (
// Equation(s):
// \mainALU|Mux140~2_combout  = ( \mainALU|Mux0~12_combout  & ( \mainALU|Mux0~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~13_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~14_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\mainALU|Mux0~12_combout  & ( \mainALU|Mux0~15_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~13_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~14_combout ))) ) ) ) # ( \mainALU|Mux0~12_combout  & ( !\mainALU|Mux0~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~13_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~14_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) 
// ) # ( !\mainALU|Mux0~12_combout  & ( !\mainALU|Mux0~15_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~13_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~14_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~14_combout ),
	.datad(!\mainALU|Mux0~13_combout ),
	.datae(!\mainALU|Mux0~12_combout ),
	.dataf(!\mainALU|Mux0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~2 .extended_lut = "off";
defparam \mainALU|Mux140~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \mainALU|Mux140~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \mainALU|Mux140~0 (
// Equation(s):
// \mainALU|Mux140~0_combout  = ( \mainALU|Mux64~15_combout  & ( \mainALU|Mux64~13_combout  & ( ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout ))) # (\registers|Mux31~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~15_combout  & ( \mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout )))) # 
// (\registers|Mux31~8_combout  & (\registers|Mux30~8_combout )) ) ) ) # ( \mainALU|Mux64~15_combout  & ( !\mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout )))) # (\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout )) ) ) ) # ( !\mainALU|Mux64~15_combout  & ( !\mainALU|Mux64~13_combout  & ( (!\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~16_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~14_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~14_combout ),
	.datad(!\mainALU|Mux64~16_combout ),
	.datae(!\mainALU|Mux64~15_combout ),
	.dataf(!\mainALU|Mux64~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~0 .extended_lut = "off";
defparam \mainALU|Mux140~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \mainALU|Mux140~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N33
cyclonev_lcell_comb \mainALU|Mux140~1 (
// Equation(s):
// \mainALU|Mux140~1_combout  = ( \mainALU|Mux127~62_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux140~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~59_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~62_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux140~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux127~59_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~59_combout ),
	.datad(!\mainALU|Mux140~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~1 .extended_lut = "off";
defparam \mainALU|Mux140~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \mainALU|Mux140~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N57
cyclonev_lcell_comb \mainALU|Mux140~3 (
// Equation(s):
// \mainALU|Mux140~3_combout  = ( \mainALU|Mux140~2_combout  & ( \mainALU|Mux140~1_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~87_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~62_combout ))) ) ) 
// ) # ( !\mainALU|Mux140~2_combout  & ( \mainALU|Mux140~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~87_combout ))) # 
// (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~62_combout )))) ) ) ) # ( \mainALU|Mux140~2_combout  & ( !\mainALU|Mux140~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~87_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~62_combout )))) ) ) ) # ( !\mainALU|Mux140~2_combout  & ( !\mainALU|Mux140~1_combout  & ( (\mainALU|Mux155~4_combout  & 
// ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~87_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~62_combout )))) ) ) )

	.dataa(!\mainALU|Mux63~62_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~87_combout ),
	.datad(!\mainALU|Mux155~3_combout ),
	.datae(!\mainALU|Mux140~2_combout ),
	.dataf(!\mainALU|Mux140~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~3 .extended_lut = "off";
defparam \mainALU|Mux140~3 .lut_mask = 64'h031103DDCF11CFDD;
defparam \mainALU|Mux140~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \mainALU|Mux140~5 (
// Equation(s):
// \mainALU|Mux140~5_combout  = ( \ALUbaseInput[3]~10_combout  & ( (\controller|ALUControl[2]~7_combout  & ((!\controller|ALUControl[3]~3_combout  & ((!\controller|ALUControl[1]~6_combout ))) # (\controller|ALUControl[3]~3_combout  & 
// ((\controller|ALUControl[1]~6_combout ) # (\controller|ALUControl[0]~1_combout ))))) ) ) # ( !\ALUbaseInput[3]~10_combout  & ( (\controller|ALUControl[2]~7_combout  & (!\controller|ALUControl[3]~3_combout  $ (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[2]~7_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~5 .extended_lut = "off";
defparam \mainALU|Mux140~5 .lut_mask = 64'h0A050A050B050B05;
defparam \mainALU|Mux140~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \mainALU|Mux140~6 (
// Equation(s):
// \mainALU|Mux140~6_combout  = ( !\mainALU|Mux155~5_combout  & ( \mainALU|Add0~77_sumout  & ( (!\mainALU|Mux140~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\ALUbaseInput[19]~12_combout ) # (\registers|Mux12~10_combout )))) ) ) ) # ( 
// \mainALU|Mux155~5_combout  & ( !\mainALU|Add0~77_sumout  & ( (!\mainALU|Mux140~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\ALUbaseInput[19]~12_combout ) # (\registers|Mux12~10_combout )))) ) ) ) # ( !\mainALU|Mux155~5_combout  & ( 
// !\mainALU|Add0~77_sumout  & ( (!\mainALU|Mux140~5_combout  & ((!\mainALU|Mux156~7_combout ) # ((\ALUbaseInput[19]~12_combout ) # (\registers|Mux12~10_combout )))) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(!\mainALU|Mux140~5_combout ),
	.datac(!\registers|Mux12~10_combout ),
	.datad(!\ALUbaseInput[19]~12_combout ),
	.datae(!\mainALU|Mux155~5_combout ),
	.dataf(!\mainALU|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~6 .extended_lut = "off";
defparam \mainALU|Mux140~6 .lut_mask = 64'h8CCC8CCC8CCC0000;
defparam \mainALU|Mux140~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N15
cyclonev_lcell_comb \mainALU|Mux140~7 (
// Equation(s):
// \mainALU|Mux140~7_combout  = ( \mainALU|Mux140~6_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux140~4_combout  & ((!\controller|ALUControl[3]~3_combout ) # (!\mainALU|Mux140~3_combout )))) ) )

	.dataa(!\mainALU|Mux143~4_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\mainALU|Mux140~4_combout ),
	.datad(!\mainALU|Mux140~3_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux140~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux140~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux140~7 .extended_lut = "off";
defparam \mainALU|Mux140~7 .lut_mask = 64'h00000000FAEAFAEA;
defparam \mainALU|Mux140~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N9
cyclonev_lcell_comb \mainALU|Mux133~4 (
// Equation(s):
// \mainALU|Mux133~4_combout  = ( \ALUbaseInput[26]~28_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\registers|Mux5~10_combout ) # (\controller|ALUControl[1]~6_combout )) # (\controller|ALUControl[0]~1_combout ))) ) ) # ( 
// !\ALUbaseInput[26]~28_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \registers|Mux5~10_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\registers|Mux5~10_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~4 .extended_lut = "off";
defparam \mainALU|Mux133~4 .lut_mask = 64'h370037007F007F00;
defparam \mainALU|Mux133~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \mainALU|Mux63~71 (
// Equation(s):
// \mainALU|Mux63~71_combout  = ( \ALUbaseInput[28]~24_combout  & ( \ALUbaseInput[26]~28_combout  & ( (\mainALU|Mux31~2_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// \ALUbaseInput[30]~32_combout )))) ) ) ) # ( !\ALUbaseInput[28]~24_combout  & ( \ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux31~2_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\ALUbaseInput[30]~32_combout )))) ) ) ) # ( \ALUbaseInput[28]~24_combout  & ( !\ALUbaseInput[26]~28_combout  & ( (\mainALU|Mux31~2_combout  & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\ALUbaseInput[30]~32_combout  & \instructions|altsyncram_component|auto_generated|q_a [8])) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8]))))) ) ) ) # ( !\ALUbaseInput[28]~24_combout  & ( !\ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux31~2_combout  & 
// (\ALUbaseInput[30]~32_combout  & \instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux31~2_combout ),
	.datac(!\ALUbaseInput[30]~32_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALUbaseInput[28]~24_combout ),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~71 .extended_lut = "off";
defparam \mainALU|Mux63~71 .lut_mask = 64'h0002110222023302;
defparam \mainALU|Mux63~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \mainALU|Mux133~2 (
// Equation(s):
// \mainALU|Mux133~2_combout  = ( \mainALU|Mux0~25_combout  & ( \mainALU|Mux0~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~21_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~23_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( \mainALU|Mux0~19_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~21_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((\mainALU|Mux0~23_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \mainALU|Mux0~25_combout  & ( !\mainALU|Mux0~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [7]) # ((\mainALU|Mux0~21_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~23_combout )))) ) ) ) # ( !\mainALU|Mux0~25_combout  & ( 
// !\mainALU|Mux0~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~21_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~23_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~21_combout ),
	.datad(!\mainALU|Mux0~23_combout ),
	.datae(!\mainALU|Mux0~25_combout ),
	.dataf(!\mainALU|Mux0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~2 .extended_lut = "off";
defparam \mainALU|Mux133~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux133~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \mainALU|Mux127~77 (
// Equation(s):
// \mainALU|Mux127~77_combout  = ( \mainALU|Mux127~67_combout  & ( \mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~73_combout  & !\registers|Mux30~8_combout )) ) ) ) # ( !\mainALU|Mux127~67_combout  & ( 
// \mainALU|Mux127~61_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # (\mainALU|Mux127~73_combout ))) ) ) ) # ( \mainALU|Mux127~67_combout  & ( !\mainALU|Mux127~61_combout  & ( (!\registers|Mux29~8_combout  & 
// ((\registers|Mux30~8_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~73_combout  & !\registers|Mux30~8_combout )) ) ) ) # ( !\mainALU|Mux127~67_combout  & ( !\mainALU|Mux127~61_combout  & ( (\registers|Mux29~8_combout  & 
// (\mainALU|Mux127~73_combout  & !\registers|Mux30~8_combout )) ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~73_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux127~67_combout ),
	.dataf(!\mainALU|Mux127~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~77 .extended_lut = "off";
defparam \mainALU|Mux127~77 .lut_mask = 64'h030003CCCF00CFCC;
defparam \mainALU|Mux127~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N3
cyclonev_lcell_comb \mainALU|Mux133~0 (
// Equation(s):
// \mainALU|Mux133~0_combout  = ( \mainALU|Mux64~20_combout  & ( \mainALU|Mux64~22_combout  & ( ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~26_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~24_combout ))) # (\registers|Mux30~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~20_combout  & ( \mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & (((\mainALU|Mux64~26_combout )) # (\registers|Mux30~8_combout ))) # (\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout  & 
// (\mainALU|Mux64~24_combout ))) ) ) ) # ( \mainALU|Mux64~20_combout  & ( !\mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout  & ((\mainALU|Mux64~26_combout )))) # (\registers|Mux31~8_combout  & 
// (((\mainALU|Mux64~24_combout )) # (\registers|Mux30~8_combout ))) ) ) ) # ( !\mainALU|Mux64~20_combout  & ( !\mainALU|Mux64~22_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~26_combout ))) # 
// (\registers|Mux31~8_combout  & (\mainALU|Mux64~24_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~24_combout ),
	.datad(!\mainALU|Mux64~26_combout ),
	.datae(!\mainALU|Mux64~20_combout ),
	.dataf(!\mainALU|Mux64~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~0 .extended_lut = "off";
defparam \mainALU|Mux133~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \mainALU|Mux133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \mainALU|Mux133~1 (
// Equation(s):
// \mainALU|Mux133~1_combout  = ( \mainALU|Mux127~78_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux133~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~77_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~78_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux133~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux127~77_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~77_combout ),
	.datad(!\mainALU|Mux133~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~1 .extended_lut = "off";
defparam \mainALU|Mux133~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \mainALU|Mux133~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \mainALU|Mux133~3 (
// Equation(s):
// \mainALU|Mux133~3_combout  = ( \mainALU|Mux133~2_combout  & ( \mainALU|Mux133~1_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~71_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~72_combout )))) ) ) 
// ) # ( !\mainALU|Mux133~2_combout  & ( \mainALU|Mux133~1_combout  & ( (!\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # ((\mainALU|Mux63~71_combout )))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & ((\mainALU|Mux63~72_combout 
// )))) ) ) ) # ( \mainALU|Mux133~2_combout  & ( !\mainALU|Mux133~1_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~71_combout ))) # (\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout ) # 
// ((\mainALU|Mux63~72_combout )))) ) ) ) # ( !\mainALU|Mux133~2_combout  & ( !\mainALU|Mux133~1_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~71_combout )) # (\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~72_combout ))))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux63~71_combout ),
	.datad(!\mainALU|Mux63~72_combout ),
	.datae(!\mainALU|Mux133~2_combout ),
	.dataf(!\mainALU|Mux133~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~3 .extended_lut = "off";
defparam \mainALU|Mux133~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \mainALU|Mux133~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \mainALU|Mux133~5 (
// Equation(s):
// \mainALU|Mux133~5_combout  = ( \controller|ALUControl[1]~6_combout  & ( \controller|ALUControl[3]~3_combout  & ( \controller|ALUControl[2]~7_combout  ) ) ) # ( !\controller|ALUControl[1]~6_combout  & ( \controller|ALUControl[3]~3_combout  & ( 
// (\ALUbaseInput[10]~34_combout  & (\controller|ALUControl[0]~1_combout  & \controller|ALUControl[2]~7_combout )) ) ) ) # ( !\controller|ALUControl[1]~6_combout  & ( !\controller|ALUControl[3]~3_combout  & ( \controller|ALUControl[2]~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALUbaseInput[10]~34_combout ),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[2]~7_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\controller|ALUControl[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~5 .extended_lut = "off";
defparam \mainALU|Mux133~5 .lut_mask = 64'h00FF0000000300FF;
defparam \mainALU|Mux133~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \mainALU|Mux133~6 (
// Equation(s):
// \mainALU|Mux133~6_combout  = ( !\mainALU|Mux133~5_combout  & ( \mainALU|Add0~105_sumout  & ( (!\mainALU|Mux155~5_combout  & (((!\mainALU|Mux156~7_combout ) # (\ALUbaseInput[26]~28_combout )) # (\registers|Mux5~10_combout ))) ) ) ) # ( 
// !\mainALU|Mux133~5_combout  & ( !\mainALU|Add0~105_sumout  & ( ((!\mainALU|Mux156~7_combout ) # (\ALUbaseInput[26]~28_combout )) # (\registers|Mux5~10_combout ) ) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\registers|Mux5~10_combout ),
	.datac(!\ALUbaseInput[26]~28_combout ),
	.datad(!\mainALU|Mux156~7_combout ),
	.datae(!\mainALU|Mux133~5_combout ),
	.dataf(!\mainALU|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~6 .extended_lut = "off";
defparam \mainALU|Mux133~6 .lut_mask = 64'hFF3F0000AA2A0000;
defparam \mainALU|Mux133~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \mainALU|Mux133~7 (
// Equation(s):
// \mainALU|Mux133~7_combout  = ( \mainALU|Mux133~6_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux133~4_combout  & ((!\controller|ALUControl[3]~3_combout ) # (!\mainALU|Mux133~3_combout )))) ) )

	.dataa(!\mainALU|Mux143~4_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\mainALU|Mux133~4_combout ),
	.datad(!\mainALU|Mux133~3_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux133~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux133~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux133~7 .extended_lut = "off";
defparam \mainALU|Mux133~7 .lut_mask = 64'h00000000FAEAFAEA;
defparam \mainALU|Mux133~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \mainALU|Mux134~2 (
// Equation(s):
// \mainALU|Mux134~2_combout  = ( \mainALU|Mux0~21_combout  & ( \mainALU|Mux0~18_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~23_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((\mainALU|Mux0~19_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mainALU|Mux0~21_combout  & ( \mainALU|Mux0~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~23_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~19_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \mainALU|Mux0~21_combout  & ( !\mainALU|Mux0~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [7] & (\mainALU|Mux0~23_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~19_combout ))))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (((!\instructions|altsyncram_component|auto_generated|q_a 
// [7])))) ) ) ) # ( !\mainALU|Mux0~21_combout  & ( !\mainALU|Mux0~18_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~23_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~19_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\mainALU|Mux0~23_combout ),
	.datac(!\mainALU|Mux0~19_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\mainALU|Mux0~21_combout ),
	.dataf(!\mainALU|Mux0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~2 .extended_lut = "off";
defparam \mainALU|Mux134~2 .lut_mask = 64'h220A770A225F775F;
defparam \mainALU|Mux134~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \mainALU|Mux134~0 (
// Equation(s):
// \mainALU|Mux134~0_combout  = ( \mainALU|Mux64~19_combout  & ( \mainALU|Mux64~22_combout  & ( ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~24_combout )) # (\registers|Mux30~8_combout  & ((\mainALU|Mux64~20_combout )))) # (\registers|Mux31~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~19_combout  & ( \mainALU|Mux64~22_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux64~24_combout )) # (\registers|Mux31~8_combout ))) # (\registers|Mux30~8_combout  & (!\registers|Mux31~8_combout  & 
// ((\mainALU|Mux64~20_combout )))) ) ) ) # ( \mainALU|Mux64~19_combout  & ( !\mainALU|Mux64~22_combout  & ( (!\registers|Mux30~8_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux64~24_combout ))) # (\registers|Mux30~8_combout  & 
// (((\mainALU|Mux64~20_combout )) # (\registers|Mux31~8_combout ))) ) ) ) # ( !\mainALU|Mux64~19_combout  & ( !\mainALU|Mux64~22_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & (\mainALU|Mux64~24_combout )) # 
// (\registers|Mux30~8_combout  & ((\mainALU|Mux64~20_combout ))))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux64~24_combout ),
	.datad(!\mainALU|Mux64~20_combout ),
	.datae(!\mainALU|Mux64~19_combout ),
	.dataf(!\mainALU|Mux64~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~0 .extended_lut = "off";
defparam \mainALU|Mux134~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \mainALU|Mux134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \mainALU|Mux134~1 (
// Equation(s):
// \mainALU|Mux134~1_combout  = ( \mainALU|Mux134~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & (\mainALU|Mux127~76_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux127~77_combout )))) ) ) # ( 
// !\mainALU|Mux134~0_combout  & ( (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout  & (\mainALU|Mux127~76_combout )) # (\registers|Mux31~8_combout  & ((\mainALU|Mux127~77_combout ))))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~76_combout ),
	.datad(!\mainALU|Mux127~77_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~1 .extended_lut = "off";
defparam \mainALU|Mux134~1 .lut_mask = 64'h02130213CEDFCEDF;
defparam \mainALU|Mux134~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N0
cyclonev_lcell_comb \mainALU|Mux134~3 (
// Equation(s):
// \mainALU|Mux134~3_combout  = ( \mainALU|Mux63~75_combout  & ( \mainALU|Mux134~1_combout  & ( (!\mainALU|Mux155~3_combout ) # ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux134~2_combout ))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~71_combout ))) ) ) 
// ) # ( !\mainALU|Mux63~75_combout  & ( \mainALU|Mux134~1_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux134~2_combout ))) # 
// (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~71_combout )))) ) ) ) # ( \mainALU|Mux63~75_combout  & ( !\mainALU|Mux134~1_combout  & ( (!\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout )))) # (\mainALU|Mux155~3_combout  & 
// ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux134~2_combout ))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~71_combout )))) ) ) ) # ( !\mainALU|Mux63~75_combout  & ( !\mainALU|Mux134~1_combout  & ( (\mainALU|Mux155~3_combout  & 
// ((!\mainALU|Mux155~4_combout  & ((\mainALU|Mux134~2_combout ))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~71_combout )))) ) ) )

	.dataa(!\mainALU|Mux63~71_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux134~2_combout ),
	.datad(!\mainALU|Mux155~4_combout ),
	.datae(!\mainALU|Mux63~75_combout ),
	.dataf(!\mainALU|Mux134~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~3 .extended_lut = "off";
defparam \mainALU|Mux134~3 .lut_mask = 64'h031103DDCF11CFDD;
defparam \mainALU|Mux134~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \mainALU|Mux134~4 (
// Equation(s):
// \mainALU|Mux134~4_combout  = ( \ALUbaseInput[25]~5_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[1]~6_combout ) # (\registers|Mux6~10_combout )) # (\controller|ALUControl[0]~1_combout ))) ) ) # ( 
// !\ALUbaseInput[25]~5_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\controller|ALUControl[0]~1_combout  & \registers|Mux6~10_combout )) # (\controller|ALUControl[1]~6_combout ))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\registers|Mux6~10_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~4 .extended_lut = "off";
defparam \mainALU|Mux134~4 .lut_mask = 64'h02AA02AA2AAA2AAA;
defparam \mainALU|Mux134~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N27
cyclonev_lcell_comb \mainALU|Mux134~5 (
// Equation(s):
// \mainALU|Mux134~5_combout  = ( \ALUbaseInput[9]~33_combout  & ( \controller|ALUControl[1]~6_combout  & ( (\controller|ALUControl[3]~3_combout  & \controller|ALUControl[2]~7_combout ) ) ) ) # ( !\ALUbaseInput[9]~33_combout  & ( 
// \controller|ALUControl[1]~6_combout  & ( (\controller|ALUControl[3]~3_combout  & \controller|ALUControl[2]~7_combout ) ) ) ) # ( \ALUbaseInput[9]~33_combout  & ( !\controller|ALUControl[1]~6_combout  & ( (\controller|ALUControl[2]~7_combout  & 
// ((!\controller|ALUControl[3]~3_combout ) # (\controller|ALUControl[0]~1_combout ))) ) ) ) # ( !\ALUbaseInput[9]~33_combout  & ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[3]~3_combout  & \controller|ALUControl[2]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\controller|ALUControl[2]~7_combout ),
	.datae(!\ALUbaseInput[9]~33_combout ),
	.dataf(!\controller|ALUControl[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~5 .extended_lut = "off";
defparam \mainALU|Mux134~5 .lut_mask = 64'h00CC00CF00330033;
defparam \mainALU|Mux134~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \mainALU|Mux134~6 (
// Equation(s):
// \mainALU|Mux134~6_combout  = ( \registers|Mux6~10_combout  & ( \mainALU|Add0~101_sumout  & ( (!\mainALU|Mux134~5_combout  & !\mainALU|Mux155~5_combout ) ) ) ) # ( !\registers|Mux6~10_combout  & ( \mainALU|Add0~101_sumout  & ( (!\mainALU|Mux134~5_combout  
// & (!\mainALU|Mux155~5_combout  & ((!\mainALU|Mux156~7_combout ) # (\ALUbaseInput[25]~5_combout )))) ) ) ) # ( \registers|Mux6~10_combout  & ( !\mainALU|Add0~101_sumout  & ( !\mainALU|Mux134~5_combout  ) ) ) # ( !\registers|Mux6~10_combout  & ( 
// !\mainALU|Add0~101_sumout  & ( (!\mainALU|Mux134~5_combout  & ((!\mainALU|Mux156~7_combout ) # (\ALUbaseInput[25]~5_combout ))) ) ) )

	.dataa(!\mainALU|Mux134~5_combout ),
	.datab(!\mainALU|Mux156~7_combout ),
	.datac(!\mainALU|Mux155~5_combout ),
	.datad(!\ALUbaseInput[25]~5_combout ),
	.datae(!\registers|Mux6~10_combout ),
	.dataf(!\mainALU|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~6 .extended_lut = "off";
defparam \mainALU|Mux134~6 .lut_mask = 64'h88AAAAAA80A0A0A0;
defparam \mainALU|Mux134~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N39
cyclonev_lcell_comb \mainALU|Mux134~7 (
// Equation(s):
// \mainALU|Mux134~7_combout  = ( \mainALU|Mux134~6_combout  & ( (!\mainALU|Mux143~4_combout ) # ((!\mainALU|Mux134~4_combout  & ((!\controller|ALUControl[3]~3_combout ) # (!\mainALU|Mux134~3_combout )))) ) )

	.dataa(!\mainALU|Mux143~4_combout ),
	.datab(!\controller|ALUControl[3]~3_combout ),
	.datac(!\mainALU|Mux134~3_combout ),
	.datad(!\mainALU|Mux134~4_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux134~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux134~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux134~7 .extended_lut = "off";
defparam \mainALU|Mux134~7 .lut_mask = 64'h00000000FEAAFEAA;
defparam \mainALU|Mux134~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \mainALU|Equal0~4 (
// Equation(s):
// \mainALU|Equal0~4_combout  = ( \mainALU|Mux133~7_combout  & ( \mainALU|Mux134~7_combout  & ( (!\mainALU|Mux139~5_combout  & (\mainALU|Mux136~7_combout  & (\mainALU|Mux138~7_combout  & \mainALU|Mux140~7_combout ))) ) ) )

	.dataa(!\mainALU|Mux139~5_combout ),
	.datab(!\mainALU|Mux136~7_combout ),
	.datac(!\mainALU|Mux138~7_combout ),
	.datad(!\mainALU|Mux140~7_combout ),
	.datae(!\mainALU|Mux133~7_combout ),
	.dataf(!\mainALU|Mux134~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~4 .extended_lut = "off";
defparam \mainALU|Equal0~4 .lut_mask = 64'h0000000000000002;
defparam \mainALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \mainALU|Equal0~10 (
// Equation(s):
// \mainALU|Equal0~10_combout  = ( \mainALU|Equal0~4_combout  & ( (\mainALU|Equal0~3_combout  & (\mainALU|Equal0~9_combout  & (\mainALU|Equal0~2_combout  & \mainALU|Equal0~8_combout ))) ) )

	.dataa(!\mainALU|Equal0~3_combout ),
	.datab(!\mainALU|Equal0~9_combout ),
	.datac(!\mainALU|Equal0~2_combout ),
	.datad(!\mainALU|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~10 .extended_lut = "off";
defparam \mainALU|Equal0~10 .lut_mask = 64'h0000000000010001;
defparam \mainALU|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \branch~1 (
// Equation(s):
// \branch~1_combout  = ( \mainALU|Equal0~10_combout  & ( (!\branch~0_combout ) # (!\instructions|altsyncram_component|auto_generated|q_a [26] $ (!\mainALU|Mux128~1_combout )) ) ) # ( !\mainALU|Equal0~10_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [26]) # (!\branch~0_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\branch~0_combout ),
	.datad(!\mainALU|Mux128~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branch~1 .extended_lut = "off";
defparam \branch~1 .lut_mask = 64'hFCFCFCFCF3FCF3FC;
defparam \branch~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \pcAddr[28]~31 (
// Equation(s):
// \pcAddr[28]~31_combout  = ( \branch~1_combout  & ( \Add0~105_sumout  & ( (!\controller|Jr~1_combout  & (\Add1~105_sumout )) # (\controller|Jr~1_combout  & ((\registers|Mux3~10_combout ))) ) ) ) # ( !\branch~1_combout  & ( \Add0~105_sumout  & ( 
// (!\controller|Jr~1_combout  & ((!\isJump~0_combout ) # ((\Add1~105_sumout )))) # (\controller|Jr~1_combout  & (((\registers|Mux3~10_combout )))) ) ) ) # ( \branch~1_combout  & ( !\Add0~105_sumout  & ( (!\controller|Jr~1_combout  & (\Add1~105_sumout )) # 
// (\controller|Jr~1_combout  & ((\registers|Mux3~10_combout ))) ) ) ) # ( !\branch~1_combout  & ( !\Add0~105_sumout  & ( (!\controller|Jr~1_combout  & (\isJump~0_combout  & (\Add1~105_sumout ))) # (\controller|Jr~1_combout  & (((\registers|Mux3~10_combout 
// )))) ) ) )

	.dataa(!\controller|Jr~1_combout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add1~105_sumout ),
	.datad(!\registers|Mux3~10_combout ),
	.datae(!\branch~1_combout ),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[28]~31 .extended_lut = "off";
defparam \pcAddr[28]~31 .lut_mask = 64'h02570A5F8ADF0A5F;
defparam \pcAddr[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N44
dffeas \program_counter|q[28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[28]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[28] .is_wysiwyg = "true";
defparam \program_counter|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N21
cyclonev_lcell_comb \writeData[28]~21 (
// Equation(s):
// \writeData[28]~21_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux131~8_combout  & ( (!\controller|Jal~0_combout  & ((\memory|altsyncram_component|auto_generated|q_a [28]))) # (\controller|Jal~0_combout  & (\Add1~105_sumout )) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux131~8_combout  & ( (\controller|Jal~0_combout  & \Add1~105_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux131~8_combout  & ( (!\controller|Jal~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|q_a [28]))) # (\controller|Jal~0_combout  & (\Add1~105_sumout )) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux131~8_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~105_sumout ) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(gnd),
	.datac(!\Add1~105_sumout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [28]),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux131~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[28]~21 .extended_lut = "off";
defparam \writeData[28]~21 .lut_mask = 64'hAFAF05AF050505AF;
defparam \writeData[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N20
dffeas \registers|registers[7][28] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[28]~21_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][28] .is_wysiwyg = "true";
defparam \registers|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N15
cyclonev_lcell_comb \registers|Mux35~8 (
// Equation(s):
// \registers|Mux35~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][28]~q  ) ) )

	.dataa(!\registers|registers[7][28]~q ),
	.datab(!\registers|registers[4][28]~q ),
	.datac(!\registers|registers[6][28]~q ),
	.datad(!\registers|registers[5][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~8 .extended_lut = "off";
defparam \registers|Mux35~8 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N33
cyclonev_lcell_comb \registers|Mux35~7 (
// Equation(s):
// \registers|Mux35~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][28]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][28]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][28]~q  ) ) )

	.dataa(!\registers|registers[15][28]~q ),
	.datab(!\registers|registers[13][28]~q ),
	.datac(!\registers|registers[14][28]~q ),
	.datad(!\registers|registers[12][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~7 .extended_lut = "off";
defparam \registers|Mux35~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N57
cyclonev_lcell_comb \registers|Mux35~9 (
// Equation(s):
// \registers|Mux35~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][28]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[2][28]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][28]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[0][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[1][28]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[3][28]~q  & ( (\registers|registers[2][28]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\registers|registers[3][28]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[0][28]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (\registers|registers[1][28]~q )) ) ) )

	.dataa(!\registers|registers[1][28]~q ),
	.datab(!\registers|registers[2][28]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[0][28]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\registers|registers[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~9 .extended_lut = "off";
defparam \registers|Mux35~9 .lut_mask = 64'h05F5303005F53F3F;
defparam \registers|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N54
cyclonev_lcell_comb \registers|Mux35~10 (
// Equation(s):
// \registers|Mux35~10_combout  = ( \registers|Mux35~7_combout  & ( \registers|Mux35~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux35~8_combout ))))) ) ) ) # ( 
// !\registers|Mux35~7_combout  & ( \registers|Mux35~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # 
// (\registers|Mux35~8_combout )))) ) ) ) # ( \registers|Mux35~7_combout  & ( !\registers|Mux35~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux35~8_combout )))) ) ) ) # ( !\registers|Mux35~7_combout  & ( !\registers|Mux35~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux35~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|Mux35~8_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux35~7_combout ),
	.dataf(!\registers|Mux35~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~10 .extended_lut = "off";
defparam \registers|Mux35~10 .lut_mask = 64'h020002228A008A22;
defparam \registers|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \registers|Mux35~11 (
// Equation(s):
// \registers|Mux35~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux35~4_combout  ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux35~4_combout  & ( (\registers|Mux35~6_combout 
// ) # (\registers|Mux35~10_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [20] & ( !\registers|Mux35~4_combout  & ( (\registers|Mux35~6_combout ) # (\registers|Mux35~10_combout ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [20] & ( !\registers|Mux35~4_combout  & ( (\registers|Mux35~6_combout ) # (\registers|Mux35~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux35~10_combout ),
	.datac(!\registers|Mux35~6_combout ),
	.datad(gnd),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux35~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux35~11 .extended_lut = "off";
defparam \registers|Mux35~11 .lut_mask = 64'h3F3F3F3F3F3FFFFF;
defparam \registers|Mux35~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \writeData[27]~20 (
// Equation(s):
// \writeData[27]~20_combout  = ( \mainALU|Mux132~8_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [27] & (\controller|Equal10~0_combout ))) # (\controller|Jal~0_combout  & (((\Add1~101_sumout )))) ) ) # ( 
// !\mainALU|Mux132~8_combout  & ( (!\controller|Jal~0_combout  & (((!\controller|Equal10~0_combout )) # (\memory|altsyncram_component|auto_generated|q_a [27]))) # (\controller|Jal~0_combout  & (((\Add1~101_sumout )))) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\Add1~101_sumout ),
	.datad(!\controller|Jal~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux132~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[27]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[27]~20 .extended_lut = "off";
defparam \writeData[27]~20 .lut_mask = 64'hDD0FDD0F110F110F;
defparam \writeData[27]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N14
dffeas \registers|registers[14][27] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[27]~20_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][27] .is_wysiwyg = "true";
defparam \registers|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N45
cyclonev_lcell_comb \registers|Mux36~7 (
// Equation(s):
// \registers|Mux36~7_combout  = ( \registers|registers[12][27]~q  & ( \registers|registers[15][27]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16]) # 
// (\registers|registers[13][27]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|registers[14][27]~q ))) ) ) ) # ( !\registers|registers[12][27]~q  & ( 
// \registers|registers[15][27]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[13][27]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|registers[14][27]~q ))) ) ) ) # ( \registers|registers[12][27]~q  & ( !\registers|registers[15][27]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[13][27]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[14][27]~q  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\registers|registers[12][27]~q  & ( !\registers|registers[15][27]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|registers[13][27]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[14][27]~q  & (!\instructions|altsyncram_component|auto_generated|q_a 
// [16]))) ) ) )

	.dataa(!\registers|registers[14][27]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[13][27]~q ),
	.datae(!\registers|registers[12][27]~q ),
	.dataf(!\registers|registers[15][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~7 .extended_lut = "off";
defparam \registers|Mux36~7 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \registers|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N39
cyclonev_lcell_comb \registers|Mux36~8 (
// Equation(s):
// \registers|Mux36~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][27]~q  ) ) )

	.dataa(!\registers|registers[4][27]~q ),
	.datab(!\registers|registers[6][27]~q ),
	.datac(!\registers|registers[5][27]~q ),
	.datad(!\registers|registers[7][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~8 .extended_lut = "off";
defparam \registers|Mux36~8 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N27
cyclonev_lcell_comb \registers|Mux36~9 (
// Equation(s):
// \registers|Mux36~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][27]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][27]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][27]~q  ) ) )

	.dataa(!\registers|registers[2][27]~q ),
	.datab(!\registers|registers[1][27]~q ),
	.datac(!\registers|registers[0][27]~q ),
	.datad(!\registers|registers[3][27]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~9 .extended_lut = "off";
defparam \registers|Mux36~9 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \registers|Mux36~10 (
// Equation(s):
// \registers|Mux36~10_combout  = ( \registers|Mux36~8_combout  & ( \registers|Mux36~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// ((\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux36~7_combout )))) ) ) ) # ( !\registers|Mux36~8_combout  & ( \registers|Mux36~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [19])) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// \registers|Mux36~7_combout )))) ) ) ) # ( \registers|Mux36~8_combout  & ( !\registers|Mux36~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux36~7_combout )))) ) ) ) # ( !\registers|Mux36~8_combout  & ( !\registers|Mux36~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux36~7_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\registers|Mux36~7_combout ),
	.datae(!\registers|Mux36~8_combout ),
	.dataf(!\registers|Mux36~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~10 .extended_lut = "off";
defparam \registers|Mux36~10 .lut_mask = 64'h000220228082A0A2;
defparam \registers|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \registers|Mux36~11 (
// Equation(s):
// \registers|Mux36~11_combout  = ( \registers|Mux36~6_combout  ) # ( !\registers|Mux36~6_combout  & ( ((\registers|Mux36~4_combout  & \instructions|altsyncram_component|auto_generated|q_a [20])) # (\registers|Mux36~10_combout ) ) )

	.dataa(!\registers|Mux36~10_combout ),
	.datab(gnd),
	.datac(!\registers|Mux36~4_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux36~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux36~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux36~11 .extended_lut = "off";
defparam \registers|Mux36~11 .lut_mask = 64'h555F555FFFFFFFFF;
defparam \registers|Mux36~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \writeData[26]~19 (
// Equation(s):
// \writeData[26]~19_combout  = ( \Add1~97_sumout  & ( \mainALU|Mux133~7_combout  & ( ((\memory|altsyncram_component|auto_generated|q_a [26] & \controller|Equal10~0_combout )) # (\controller|Jal~0_combout ) ) ) ) # ( !\Add1~97_sumout  & ( 
// \mainALU|Mux133~7_combout  & ( (\memory|altsyncram_component|auto_generated|q_a [26] & (\controller|Equal10~0_combout  & !\controller|Jal~0_combout )) ) ) ) # ( \Add1~97_sumout  & ( !\mainALU|Mux133~7_combout  & ( ((!\controller|Equal10~0_combout ) # 
// (\controller|Jal~0_combout )) # (\memory|altsyncram_component|auto_generated|q_a [26]) ) ) ) # ( !\Add1~97_sumout  & ( !\mainALU|Mux133~7_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ) # 
// (\memory|altsyncram_component|auto_generated|q_a [26]))) ) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\controller|Jal~0_combout ),
	.datad(gnd),
	.datae(!\Add1~97_sumout ),
	.dataf(!\mainALU|Mux133~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[26]~19 .extended_lut = "off";
defparam \writeData[26]~19 .lut_mask = 64'hD0D0DFDF10101F1F;
defparam \writeData[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N3
cyclonev_lcell_comb \registers|registers[8][26]~feeder (
// Equation(s):
// \registers|registers[8][26]~feeder_combout  = ( \writeData[26]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[26]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][26]~feeder .extended_lut = "off";
defparam \registers|registers[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N4
dffeas \registers|registers[8][26] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][26] .is_wysiwyg = "true";
defparam \registers|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \registers|Mux37~5 (
// Equation(s):
// \registers|Mux37~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][26]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][26]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][26]~q  ) ) )

	.dataa(!\registers|registers[8][26]~q ),
	.datab(!\registers|registers[11][26]~q ),
	.datac(!\registers|registers[9][26]~q ),
	.datad(!\registers|registers[10][26]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~5 .extended_lut = "off";
defparam \registers|Mux37~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \registers|Mux37~6 (
// Equation(s):
// \registers|Mux37~6_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [20] & ( \registers|Mux37~5_combout  & ( \registers|Mux42~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux42~0_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\registers|Mux37~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~6 .extended_lut = "off";
defparam \registers|Mux37~6 .lut_mask = 64'h0000000000FF0000;
defparam \registers|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N3
cyclonev_lcell_comb \registers|Mux37~11 (
// Equation(s):
// \registers|Mux37~11_combout  = ( \registers|Mux37~4_combout  & ( ((\registers|Mux37~10_combout ) # (\registers|Mux37~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux37~4_combout  & ( 
// (\registers|Mux37~10_combout ) # (\registers|Mux37~6_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\registers|Mux37~6_combout ),
	.datad(!\registers|Mux37~10_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux37~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux37~11 .extended_lut = "off";
defparam \registers|Mux37~11 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \registers|Mux37~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N51
cyclonev_lcell_comb \writeData[25]~18 (
// Equation(s):
// \writeData[25]~18_combout  = ( \memory|altsyncram_component|auto_generated|q_a [25] & ( \mainALU|Mux134~7_combout  & ( (!\controller|Jal~0_combout  & (\controller|Equal10~0_combout )) # (\controller|Jal~0_combout  & ((\Add1~93_sumout ))) ) ) ) # ( 
// !\memory|altsyncram_component|auto_generated|q_a [25] & ( \mainALU|Mux134~7_combout  & ( (\controller|Jal~0_combout  & \Add1~93_sumout ) ) ) ) # ( \memory|altsyncram_component|auto_generated|q_a [25] & ( !\mainALU|Mux134~7_combout  & ( 
// (!\controller|Jal~0_combout ) # (\Add1~93_sumout ) ) ) ) # ( !\memory|altsyncram_component|auto_generated|q_a [25] & ( !\mainALU|Mux134~7_combout  & ( (!\controller|Jal~0_combout  & (!\controller|Equal10~0_combout )) # (\controller|Jal~0_combout  & 
// ((\Add1~93_sumout ))) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(gnd),
	.datac(!\controller|Equal10~0_combout ),
	.datad(!\Add1~93_sumout ),
	.datae(!\memory|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\mainALU|Mux134~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[25]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[25]~18 .extended_lut = "off";
defparam \writeData[25]~18 .lut_mask = 64'hA0F5AAFF00550A5F;
defparam \writeData[25]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N27
cyclonev_lcell_comb \registers|registers[9][25]~feeder (
// Equation(s):
// \registers|registers[9][25]~feeder_combout  = ( \writeData[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][25]~feeder .extended_lut = "off";
defparam \registers|registers[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N29
dffeas \registers|registers[9][25] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][25] .is_wysiwyg = "true";
defparam \registers|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \registers|Mux38~5 (
// Equation(s):
// \registers|Mux38~5_combout  = ( \registers|registers[8][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[10][25]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[11][25]~q )) ) ) ) # ( !\registers|registers[8][25]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[10][25]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[11][25]~q )) ) ) ) # ( \registers|registers[8][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[9][25]~q ) ) ) ) # ( !\registers|registers[8][25]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[9][25]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[9][25]~q ),
	.datab(!\registers|registers[11][25]~q ),
	.datac(!\registers|registers[10][25]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[8][25]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~5 .extended_lut = "off";
defparam \registers|Mux38~5 .lut_mask = 64'h0055FF550F330F33;
defparam \registers|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N15
cyclonev_lcell_comb \registers|Mux38~6 (
// Equation(s):
// \registers|Mux38~6_combout  = ( \registers|Mux38~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux38~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux38~6 .extended_lut = "off";
defparam \registers|Mux38~6 .lut_mask = 64'h0000000000F000F0;
defparam \registers|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N42
cyclonev_lcell_comb \ALUbaseInput[25]~5 (
// Equation(s):
// \ALUbaseInput[25]~5_combout  = ( \registers|Mux38~4_combout  & ( \registers|Mux38~10_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux38~4_combout  & ( \registers|Mux38~10_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux38~4_combout  & ( !\registers|Mux38~10_combout  & ( ((!\controller|ALUsrc~0_combout  & ((\registers|Mux38~6_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux38~4_combout  & ( !\registers|Mux38~10_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux38~6_combout )) # 
// (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\ALUbaseInput[16]~3_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux38~6_combout ),
	.datae(!\registers|Mux38~4_combout ),
	.dataf(!\registers|Mux38~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[25]~5 .extended_lut = "off";
defparam \ALUbaseInput[25]~5 .lut_mask = 64'h33BB3BBBBBBBBBBB;
defparam \ALUbaseInput[25]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \mainALU|Mux63~29 (
// Equation(s):
// \mainALU|Mux63~29_combout  = ( \ALUbaseInput[17]~4_combout  & ( \ALUbaseInput[25]~5_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\ALUbaseInput[17]~4_combout  & ( \ALUbaseInput[25]~5_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & \instructions|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \ALUbaseInput[17]~4_combout  & ( !\ALUbaseInput[25]~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [10] & !\instructions|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ALUbaseInput[17]~4_combout ),
	.dataf(!\ALUbaseInput[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~29 .extended_lut = "off";
defparam \mainALU|Mux63~29 .lut_mask = 64'h0000F00000F0F0F0;
defparam \mainALU|Mux63~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N36
cyclonev_lcell_comb \mainALU|Mux63~37 (
// Equation(s):
// \mainALU|Mux63~37_combout  = ( \mainALU|Mux63~21_combout  & ( \mainALU|Mux63~36_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((\mainALU|Mux63~29_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~25_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\mainALU|Mux63~21_combout  & ( \mainALU|Mux63~36_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~29_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~25_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \mainALU|Mux63~21_combout  & ( !\mainALU|Mux63~36_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a 
// [8]) # ((\mainALU|Mux63~29_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~25_combout )))) ) ) ) # ( !\mainALU|Mux63~21_combout  & ( 
// !\mainALU|Mux63~36_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~29_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~25_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\mainALU|Mux63~29_combout ),
	.datad(!\mainALU|Mux63~25_combout ),
	.datae(!\mainALU|Mux63~21_combout ),
	.dataf(!\mainALU|Mux63~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~37 .extended_lut = "off";
defparam \mainALU|Mux63~37 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux63~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \mainALU|Mux146~2 (
// Equation(s):
// \mainALU|Mux146~2_combout  = ( \mainALU|Mux0~45_combout  & ( \mainALU|Mux0~49_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~11_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~10_combout ))) ) ) ) # ( !\mainALU|Mux0~45_combout  & ( \mainALU|Mux0~49_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~11_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~10_combout )))) ) ) 
// ) # ( \mainALU|Mux0~45_combout  & ( !\mainALU|Mux0~49_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux0~11_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~10_combout ))) ) ) ) # ( !\mainALU|Mux0~45_combout  & ( !\mainALU|Mux0~49_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~11_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~10_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~10_combout ),
	.datad(!\mainALU|Mux0~11_combout ),
	.datae(!\mainALU|Mux0~45_combout ),
	.dataf(!\mainALU|Mux0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux146~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux146~2 .extended_lut = "off";
defparam \mainALU|Mux146~2 .lut_mask = 64'h012389AB4567CDEF;
defparam \mainALU|Mux146~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \mainALU|Mux146~0 (
// Equation(s):
// \mainALU|Mux146~0_combout  = ( \registers|Mux31~8_combout  & ( \mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout ) # (\mainALU|Mux64~11_combout ) ) ) ) # ( !\registers|Mux31~8_combout  & ( \mainALU|Mux64~50_combout  & ( 
// (!\registers|Mux30~8_combout  & ((\mainALU|Mux64~46_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~12_combout )) ) ) ) # ( \registers|Mux31~8_combout  & ( !\mainALU|Mux64~50_combout  & ( (\registers|Mux30~8_combout  & 
// \mainALU|Mux64~11_combout ) ) ) ) # ( !\registers|Mux31~8_combout  & ( !\mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout  & ((\mainALU|Mux64~46_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~12_combout )) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\mainALU|Mux64~11_combout ),
	.datac(!\mainALU|Mux64~12_combout ),
	.datad(!\mainALU|Mux64~46_combout ),
	.datae(!\registers|Mux31~8_combout ),
	.dataf(!\mainALU|Mux64~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux146~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux146~0 .extended_lut = "off";
defparam \mainALU|Mux146~0 .lut_mask = 64'h05AF111105AFBBBB;
defparam \mainALU|Mux146~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \mainALU|Mux127~35 (
// Equation(s):
// \mainALU|Mux127~35_combout  = ( \mainALU|Mux127~28_combout  & ( \mainALU|Mux127~24_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux127~20_combout )) # (\registers|Mux29~8_combout ))) # (\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~34_combout )))) ) ) ) # ( !\mainALU|Mux127~28_combout  & ( \mainALU|Mux127~24_combout  & ( (!\registers|Mux30~8_combout  & (!\registers|Mux29~8_combout  & ((\mainALU|Mux127~20_combout )))) # 
// (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout ) # ((\mainALU|Mux127~34_combout )))) ) ) ) # ( \mainALU|Mux127~28_combout  & ( !\mainALU|Mux127~24_combout  & ( (!\registers|Mux30~8_combout  & (((\mainALU|Mux127~20_combout )) # 
// (\registers|Mux29~8_combout ))) # (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & (\mainALU|Mux127~34_combout ))) ) ) ) # ( !\mainALU|Mux127~28_combout  & ( !\mainALU|Mux127~24_combout  & ( (!\registers|Mux30~8_combout  & 
// (!\registers|Mux29~8_combout  & ((\mainALU|Mux127~20_combout )))) # (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout  & (\mainALU|Mux127~34_combout ))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~34_combout ),
	.datad(!\mainALU|Mux127~20_combout ),
	.datae(!\mainALU|Mux127~28_combout ),
	.dataf(!\mainALU|Mux127~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~35 .extended_lut = "off";
defparam \mainALU|Mux127~35 .lut_mask = 64'h018923AB45CD67EF;
defparam \mainALU|Mux127~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N9
cyclonev_lcell_comb \mainALU|Mux146~1 (
// Equation(s):
// \mainALU|Mux146~1_combout  = ( \mainALU|Mux127~40_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux146~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~35_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~40_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux146~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & ((\mainALU|Mux127~35_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux146~0_combout ),
	.datad(!\mainALU|Mux127~35_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux146~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux146~1 .extended_lut = "off";
defparam \mainALU|Mux146~1 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \mainALU|Mux146~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N24
cyclonev_lcell_comb \mainALU|Mux146~3 (
// Equation(s):
// \mainALU|Mux146~3_combout  = ( \mainALU|Mux146~2_combout  & ( \mainALU|Mux146~1_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~37_combout )) # (\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~42_combout )))) ) ) 
// ) # ( !\mainALU|Mux146~2_combout  & ( \mainALU|Mux146~1_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout )) # (\mainALU|Mux63~37_combout ))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout  & \mainALU|Mux63~42_combout 
// )))) ) ) ) # ( \mainALU|Mux146~2_combout  & ( !\mainALU|Mux146~1_combout  & ( (!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~37_combout  & (\mainALU|Mux155~4_combout ))) # (\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout ) # 
// (\mainALU|Mux63~42_combout )))) ) ) ) # ( !\mainALU|Mux146~2_combout  & ( !\mainALU|Mux146~1_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & (\mainALU|Mux63~37_combout )) # (\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~42_combout ))))) ) ) )

	.dataa(!\mainALU|Mux63~37_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux155~4_combout ),
	.datad(!\mainALU|Mux63~42_combout ),
	.datae(!\mainALU|Mux146~2_combout ),
	.dataf(!\mainALU|Mux146~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux146~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux146~3 .extended_lut = "off";
defparam \mainALU|Mux146~3 .lut_mask = 64'h04073437C4C7F4F7;
defparam \mainALU|Mux146~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N48
cyclonev_lcell_comb \mainALU|Mux146~4 (
// Equation(s):
// \mainALU|Mux146~4_combout  = ( \registers|Mux18~8_combout  & ( \mainALU|Mux146~3_combout  & ( ((!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~1_combout  & (\ALUbaseInput[13]~7_combout ))) # (\mainALU|Mux155~2_combout ) 
// ) ) ) # ( !\registers|Mux18~8_combout  & ( \mainALU|Mux146~3_combout  & ( (!\mainALU|Mux155~2_combout  & (((!\mainALU|Mux156~0_combout  & !\mainALU|Mux155~1_combout )))) # (\mainALU|Mux155~2_combout  & (((\mainALU|Mux155~1_combout )) # 
// (\ALUbaseInput[13]~7_combout ))) ) ) ) # ( \registers|Mux18~8_combout  & ( !\mainALU|Mux146~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~1_combout  & 
// (\ALUbaseInput[13]~7_combout )))) # (\mainALU|Mux155~2_combout  & (((!\mainALU|Mux155~1_combout )))) ) ) ) # ( !\registers|Mux18~8_combout  & ( !\mainALU|Mux146~3_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & 
// ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~2_combout  & (\ALUbaseInput[13]~7_combout )))) ) ) )

	.dataa(!\ALUbaseInput[13]~7_combout ),
	.datab(!\mainALU|Mux156~0_combout ),
	.datac(!\mainALU|Mux155~2_combout ),
	.datad(!\mainALU|Mux155~1_combout ),
	.datae(!\registers|Mux18~8_combout ),
	.dataf(!\mainALU|Mux146~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux146~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux146~4 .extended_lut = "off";
defparam \mainALU|Mux146~4 .lut_mask = 64'hC500CF50C50FCF5F;
defparam \mainALU|Mux146~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \mainALU|Mux147~2 (
// Equation(s):
// \mainALU|Mux147~2_combout  = ( \mainALU|Mux0~49_combout  & ( \mainALU|Mux0~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~11_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~9_combout )))) ) ) ) # ( !\mainALU|Mux0~49_combout  & ( \mainALU|Mux0~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7])) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~11_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~9_combout ))))) ) ) ) # ( \mainALU|Mux0~49_combout  & ( !\mainALU|Mux0~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7])) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~11_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~9_combout ))))) ) ) ) # ( !\mainALU|Mux0~49_combout  & ( !\mainALU|Mux0~10_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~11_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~9_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~11_combout ),
	.datad(!\mainALU|Mux0~9_combout ),
	.datae(!\mainALU|Mux0~49_combout ),
	.dataf(!\mainALU|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux147~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux147~2 .extended_lut = "off";
defparam \mainALU|Mux147~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \mainALU|Mux147~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \mainALU|Mux147~0 (
// Equation(s):
// \mainALU|Mux147~0_combout  = ( \mainALU|Mux64~10_combout  & ( \mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux64~12_combout )))) # (\registers|Mux30~8_combout  & (((\mainALU|Mux64~11_combout 
// )) # (\registers|Mux31~8_combout ))) ) ) ) # ( !\mainALU|Mux64~10_combout  & ( \mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux64~12_combout )))) # (\registers|Mux30~8_combout  & 
// (!\registers|Mux31~8_combout  & ((\mainALU|Mux64~11_combout )))) ) ) ) # ( \mainALU|Mux64~10_combout  & ( !\mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux31~8_combout  & (\mainALU|Mux64~12_combout ))) # 
// (\registers|Mux30~8_combout  & (((\mainALU|Mux64~11_combout )) # (\registers|Mux31~8_combout ))) ) ) ) # ( !\mainALU|Mux64~10_combout  & ( !\mainALU|Mux64~50_combout  & ( (!\registers|Mux30~8_combout  & (\registers|Mux31~8_combout  & 
// (\mainALU|Mux64~12_combout ))) # (\registers|Mux30~8_combout  & (!\registers|Mux31~8_combout  & ((\mainALU|Mux64~11_combout )))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux64~12_combout ),
	.datad(!\mainALU|Mux64~11_combout ),
	.datae(!\mainALU|Mux64~10_combout ),
	.dataf(!\mainALU|Mux64~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux147~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux147~0 .extended_lut = "off";
defparam \mainALU|Mux147~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \mainALU|Mux147~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \mainALU|Mux147~1 (
// Equation(s):
// \mainALU|Mux147~1_combout  = ( \mainALU|Mux127~31_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux147~0_combout )))) # (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux127~35_combout )))) ) ) # ( 
// !\mainALU|Mux127~31_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux147~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (\registers|Mux31~8_combout  & (\mainALU|Mux127~35_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~35_combout ),
	.datad(!\mainALU|Mux147~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux147~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux147~1 .extended_lut = "off";
defparam \mainALU|Mux147~1 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \mainALU|Mux147~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \mainALU|Mux147~3 (
// Equation(s):
// \mainALU|Mux147~3_combout  = ( \mainALU|Mux147~1_combout  & ( \mainALU|Mux63~37_combout  & ( (!\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout ) # ((\mainALU|Mux147~2_combout )))) # (\mainALU|Mux155~4_combout  & (((\mainALU|Mux63~32_combout )) # 
// (\mainALU|Mux155~3_combout ))) ) ) ) # ( !\mainALU|Mux147~1_combout  & ( \mainALU|Mux63~37_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux155~3_combout  & (\mainALU|Mux147~2_combout ))) # (\mainALU|Mux155~4_combout  & 
// (((\mainALU|Mux63~32_combout )) # (\mainALU|Mux155~3_combout ))) ) ) ) # ( \mainALU|Mux147~1_combout  & ( !\mainALU|Mux63~37_combout  & ( (!\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout ) # ((\mainALU|Mux147~2_combout )))) # 
// (\mainALU|Mux155~4_combout  & (!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~32_combout )))) ) ) ) # ( !\mainALU|Mux147~1_combout  & ( !\mainALU|Mux63~37_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux155~3_combout  & (\mainALU|Mux147~2_combout 
// ))) # (\mainALU|Mux155~4_combout  & (!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~32_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~4_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux147~2_combout ),
	.datad(!\mainALU|Mux63~32_combout ),
	.datae(!\mainALU|Mux147~1_combout ),
	.dataf(!\mainALU|Mux63~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux147~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux147~3 .extended_lut = "off";
defparam \mainALU|Mux147~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \mainALU|Mux147~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \mainALU|Mux147~4 (
// Equation(s):
// \mainALU|Mux147~4_combout  = ( \registers|Mux19~8_combout  & ( \mainALU|Mux147~3_combout  & ( ((!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~1_combout  & (\ALUbaseInput[12]~22_combout ))) # (\mainALU|Mux155~2_combout ) 
// ) ) ) # ( !\registers|Mux19~8_combout  & ( \mainALU|Mux147~3_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~2_combout  & (\ALUbaseInput[12]~22_combout )))) # 
// (\mainALU|Mux155~1_combout  & (((\mainALU|Mux155~2_combout )))) ) ) ) # ( \registers|Mux19~8_combout  & ( !\mainALU|Mux147~3_combout  & ( (!\mainALU|Mux155~1_combout  & (((!\mainALU|Mux156~0_combout ) # (\mainALU|Mux155~2_combout )))) # 
// (\mainALU|Mux155~1_combout  & (\ALUbaseInput[12]~22_combout  & (!\mainALU|Mux155~2_combout ))) ) ) ) # ( !\registers|Mux19~8_combout  & ( !\mainALU|Mux147~3_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & 
// ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~2_combout  & (\ALUbaseInput[12]~22_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~1_combout ),
	.datab(!\ALUbaseInput[12]~22_combout ),
	.datac(!\mainALU|Mux155~2_combout ),
	.datad(!\mainALU|Mux156~0_combout ),
	.datae(!\registers|Mux19~8_combout ),
	.dataf(!\mainALU|Mux147~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux147~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux147~4 .extended_lut = "off";
defparam \mainALU|Mux147~4 .lut_mask = 64'hA202BA1AA707BF1F;
defparam \mainALU|Mux147~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \mainALU|Equal0~3 (
// Equation(s):
// \mainALU|Equal0~3_combout  = ( \mainALU|Mux146~4_combout  & ( \mainALU|Mux147~4_combout  & ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux147~5_combout  & !\mainALU|Mux146~5_combout )) ) ) ) # ( !\mainALU|Mux146~4_combout  & ( \mainALU|Mux147~4_combout  & 
// ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux147~5_combout  & !\mainALU|Mux146~5_combout )) ) ) ) # ( \mainALU|Mux146~4_combout  & ( !\mainALU|Mux147~4_combout  & ( (!\mainALU|Mux156~6_combout  & (!\mainALU|Mux147~5_combout  & !\mainALU|Mux146~5_combout 
// )) ) ) ) # ( !\mainALU|Mux146~4_combout  & ( !\mainALU|Mux147~4_combout  & ( (!\mainALU|Mux147~5_combout  & !\mainALU|Mux146~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux156~6_combout ),
	.datac(!\mainALU|Mux147~5_combout ),
	.datad(!\mainALU|Mux146~5_combout ),
	.datae(!\mainALU|Mux146~4_combout ),
	.dataf(!\mainALU|Mux147~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~3 .extended_lut = "off";
defparam \mainALU|Equal0~3 .lut_mask = 64'hF000C000C000C000;
defparam \mainALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \mainALU|Equal0~11 (
// Equation(s):
// \mainALU|Equal0~11_combout  = ( \mainALU|Equal0~8_combout  & ( \mainALU|Equal0~2_combout  & ( (\mainALU|Equal0~3_combout  & (\mainALU|Equal0~9_combout  & (\mainALU|Equal0~4_combout  & !\mainALU|Mux128~1_combout ))) ) ) )

	.dataa(!\mainALU|Equal0~3_combout ),
	.datab(!\mainALU|Equal0~9_combout ),
	.datac(!\mainALU|Equal0~4_combout ),
	.datad(!\mainALU|Mux128~1_combout ),
	.datae(!\mainALU|Equal0~8_combout ),
	.dataf(!\mainALU|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Equal0~11 .extended_lut = "off";
defparam \mainALU|Equal0~11 .lut_mask = 64'h0000000000000100;
defparam \mainALU|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \pcAddr[22]~25 (
// Equation(s):
// \pcAddr[22]~25_combout  = ( \pcAddr[22]~22_combout  & ( \mainALU|Equal0~11_combout  & ( (\branch~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [26] & (!\pcAddr[22]~24_combout  & !\pcAddr[22]~23_combout ))) ) ) ) # ( 
// !\pcAddr[22]~22_combout  & ( \mainALU|Equal0~11_combout  & ( (!\pcAddr[22]~24_combout  & ((!\branch~0_combout ) # ((!\pcAddr[22]~23_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [26])))) ) ) ) # ( \pcAddr[22]~22_combout  & ( 
// !\mainALU|Equal0~11_combout  & ( (\branch~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [26] & (!\pcAddr[22]~24_combout  & !\pcAddr[22]~23_combout ))) ) ) ) # ( !\pcAddr[22]~22_combout  & ( !\mainALU|Equal0~11_combout  & ( 
// (!\pcAddr[22]~24_combout  & ((!\branch~0_combout ) # ((!\instructions|altsyncram_component|auto_generated|q_a [26]) # (!\pcAddr[22]~23_combout )))) ) ) )

	.dataa(!\branch~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\pcAddr[22]~24_combout ),
	.datad(!\pcAddr[22]~23_combout ),
	.datae(!\pcAddr[22]~22_combout ),
	.dataf(!\mainALU|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[22]~25 .extended_lut = "off";
defparam \pcAddr[22]~25 .lut_mask = 64'hF0E01000F0B04000;
defparam \pcAddr[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N32
dffeas \program_counter|q[22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[22]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[22] .is_wysiwyg = "true";
defparam \program_counter|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \pcAddr[23]~26 (
// Equation(s):
// \pcAddr[23]~26_combout  = ( \Add0~85_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~85_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\Add0~85_sumout  & ( 
// \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~85_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \Add0~85_sumout  & ( !\program_counter|q[24]~0_combout  & ( 
// (!\isJump~0_combout ) # (\registers|Mux8~10_combout ) ) ) ) # ( !\Add0~85_sumout  & ( !\program_counter|q[24]~0_combout  & ( (\registers|Mux8~10_combout  & \isJump~0_combout ) ) ) )

	.dataa(!\registers|Mux8~10_combout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add1~85_sumout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\Add0~85_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[23]~26 .extended_lut = "off";
defparam \pcAddr[23]~26 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \pcAddr[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N50
dffeas \program_counter|q[23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[23]~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[23] .is_wysiwyg = "true";
defparam \program_counter|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \writeData[23]~16 (
// Equation(s):
// \writeData[23]~16_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux136~7_combout  & ( (!\controller|Jal~0_combout  & ((\memory|altsyncram_component|auto_generated|q_a [23]))) # (\controller|Jal~0_combout  & (\Add1~85_sumout )) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux136~7_combout  & ( (\controller|Jal~0_combout  & \Add1~85_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux136~7_combout  & ( (!\controller|Jal~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|q_a [23]))) # (\controller|Jal~0_combout  & (\Add1~85_sumout )) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux136~7_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~85_sumout ) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(gnd),
	.datac(!\Add1~85_sumout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux136~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[23]~16 .extended_lut = "off";
defparam \writeData[23]~16 .lut_mask = 64'hAFAF05AF050505AF;
defparam \writeData[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N48
cyclonev_lcell_comb \registers|registers[5][23]~feeder (
// Equation(s):
// \registers|registers[5][23]~feeder_combout  = ( \writeData[23]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[5][23]~feeder .extended_lut = "off";
defparam \registers|registers[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N50
dffeas \registers|registers[5][23] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[5][23] .is_wysiwyg = "true";
defparam \registers|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N15
cyclonev_lcell_comb \registers|Mux40~8 (
// Equation(s):
// \registers|Mux40~8_combout  = ( \registers|registers[7][23]~q  & ( \registers|registers[6][23]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][23]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[5][23]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|registers[7][23]~q  & ( \registers|registers[6][23]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][23]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[5][23]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \registers|registers[7][23]~q  & ( !\registers|registers[6][23]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][23]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[5][23]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\registers|registers[7][23]~q  & ( !\registers|registers[6][23]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[4][23]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[5][23]~q )))) ) ) )

	.dataa(!\registers|registers[5][23]~q ),
	.datab(!\registers|registers[4][23]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[7][23]~q ),
	.dataf(!\registers|registers[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~8 .extended_lut = "off";
defparam \registers|Mux40~8 .lut_mask = 64'h3050305F3F503F5F;
defparam \registers|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N45
cyclonev_lcell_comb \registers|Mux40~9 (
// Equation(s):
// \registers|Mux40~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][23]~q  ) ) )

	.dataa(!\registers|registers[3][23]~q ),
	.datab(!\registers|registers[2][23]~q ),
	.datac(!\registers|registers[1][23]~q ),
	.datad(!\registers|registers[0][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~9 .extended_lut = "off";
defparam \registers|Mux40~9 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N27
cyclonev_lcell_comb \registers|Mux40~7 (
// Equation(s):
// \registers|Mux40~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][23]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][23]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][23]~q  ) ) )

	.dataa(!\registers|registers[14][23]~q ),
	.datab(!\registers|registers[12][23]~q ),
	.datac(!\registers|registers[13][23]~q ),
	.datad(!\registers|registers[15][23]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~7 .extended_lut = "off";
defparam \registers|Mux40~7 .lut_mask = 64'h33330F0F555500FF;
defparam \registers|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \registers|Mux40~10 (
// Equation(s):
// \registers|Mux40~10_combout  = ( \registers|Mux40~9_combout  & ( \registers|Mux40~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux40~8_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\registers|Mux40~9_combout  & ( \registers|Mux40~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux40~8_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux40~9_combout  & ( !\registers|Mux40~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux40~8_combout )))) ) ) ) # ( !\registers|Mux40~9_combout  & ( !\registers|Mux40~7_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux40~8_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux40~8_combout ),
	.datae(!\registers|Mux40~9_combout ),
	.dataf(!\registers|Mux40~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~10 .extended_lut = "off";
defparam \registers|Mux40~10 .lut_mask = 64'h002080A0103090B0;
defparam \registers|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \registers|Mux40~11 (
// Equation(s):
// \registers|Mux40~11_combout  = ( \registers|Mux40~4_combout  & ( \registers|Mux40~6_combout  ) ) # ( !\registers|Mux40~4_combout  & ( \registers|Mux40~6_combout  ) ) # ( \registers|Mux40~4_combout  & ( !\registers|Mux40~6_combout  & ( 
// (\registers|Mux40~10_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\registers|Mux40~4_combout  & ( !\registers|Mux40~6_combout  & ( \registers|Mux40~10_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux40~10_combout ),
	.datae(!\registers|Mux40~4_combout ),
	.dataf(!\registers|Mux40~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux40~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux40~11 .extended_lut = "off";
defparam \registers|Mux40~11 .lut_mask = 64'h00FF0FFFFFFFFFFF;
defparam \registers|Mux40~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N45
cyclonev_lcell_comb \writeData[22]~15 (
// Equation(s):
// \writeData[22]~15_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux137~5_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [22])) # (\controller|Jal~0_combout  & ((\Add1~81_sumout ))) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux137~5_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~81_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux137~5_combout  & ( (!\controller|Jal~0_combout  & 
// (\memory|altsyncram_component|auto_generated|q_a [22])) # (\controller|Jal~0_combout  & ((\Add1~81_sumout ))) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux137~5_combout  & ( (\controller|Jal~0_combout  & \Add1~81_sumout ) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\memory|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\Add1~81_sumout ),
	.datad(gnd),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux137~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[22]~15 .extended_lut = "off";
defparam \writeData[22]~15 .lut_mask = 64'h05052727AFAF2727;
defparam \writeData[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N24
cyclonev_lcell_comb \registers|registers[9][22]~feeder (
// Equation(s):
// \registers|registers[9][22]~feeder_combout  = ( \writeData[22]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[22]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[9][22]~feeder .extended_lut = "off";
defparam \registers|registers[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N26
dffeas \registers|registers[9][22] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][22] .is_wysiwyg = "true";
defparam \registers|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N36
cyclonev_lcell_comb \registers|Mux41~5 (
// Equation(s):
// \registers|Mux41~5_combout  = ( \registers|registers[10][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[11][22]~q ) ) ) ) # ( 
// !\registers|registers[10][22]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[11][22]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \registers|registers[10][22]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[8][22]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[9][22]~q )) ) ) ) # ( !\registers|registers[10][22]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[8][22]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[9][22]~q )) ) ) )

	.dataa(!\registers|registers[9][22]~q ),
	.datab(!\registers|registers[11][22]~q ),
	.datac(!\registers|registers[8][22]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[10][22]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~5 .extended_lut = "off";
defparam \registers|Mux41~5 .lut_mask = 64'h0F550F550033FF33;
defparam \registers|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N45
cyclonev_lcell_comb \registers|Mux41~6 (
// Equation(s):
// \registers|Mux41~6_combout  = ( \registers|Mux41~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux41~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~6 .extended_lut = "off";
defparam \registers|Mux41~6 .lut_mask = 64'h0000000000F000F0;
defparam \registers|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N15
cyclonev_lcell_comb \registers|Mux41~11 (
// Equation(s):
// \registers|Mux41~11_combout  = ( \registers|Mux41~4_combout  & ( ((\registers|Mux41~10_combout ) # (\registers|Mux41~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux41~4_combout  & ( 
// (\registers|Mux41~10_combout ) # (\registers|Mux41~6_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux41~6_combout ),
	.datad(!\registers|Mux41~10_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux41~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux41~11 .extended_lut = "off";
defparam \registers|Mux41~11 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \registers|Mux41~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \writeData[21]~14 (
// Equation(s):
// \writeData[21]~14_combout  = ( \Add1~77_sumout  & ( \mainALU|Mux138~7_combout  & ( ((\memory|altsyncram_component|auto_generated|q_a [21] & \controller|Equal10~0_combout )) # (\controller|Jal~0_combout ) ) ) ) # ( !\Add1~77_sumout  & ( 
// \mainALU|Mux138~7_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [21] & \controller|Equal10~0_combout )) ) ) ) # ( \Add1~77_sumout  & ( !\mainALU|Mux138~7_combout  & ( ((!\controller|Equal10~0_combout ) # 
// (\memory|altsyncram_component|auto_generated|q_a [21])) # (\controller|Jal~0_combout ) ) ) ) # ( !\Add1~77_sumout  & ( !\mainALU|Mux138~7_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ) # 
// (\memory|altsyncram_component|auto_generated|q_a [21]))) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\controller|Equal10~0_combout ),
	.datae(!\Add1~77_sumout ),
	.dataf(!\mainALU|Mux138~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[21]~14 .extended_lut = "off";
defparam \writeData[21]~14 .lut_mask = 64'hAA0AFF5F000A555F;
defparam \writeData[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N52
dffeas \registers|registers[12][21] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[21]~14_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][21] .is_wysiwyg = "true";
defparam \registers|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N51
cyclonev_lcell_comb \registers|Mux42~8 (
// Equation(s):
// \registers|Mux42~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][21]~q  & ( (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[13][21]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[12][21]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ((\registers|registers[14][21]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[15][21]~q  & ( (\registers|registers[13][21]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) 
// # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[15][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[12][21]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[14][21]~q ))) ) ) )

	.dataa(!\registers|registers[12][21]~q ),
	.datab(!\registers|registers[14][21]~q ),
	.datac(!\registers|registers[13][21]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~8 .extended_lut = "off";
defparam \registers|Mux42~8 .lut_mask = 64'h55330F0055330FFF;
defparam \registers|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N57
cyclonev_lcell_comb \registers|Mux42~10 (
// Equation(s):
// \registers|Mux42~10_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[3][21]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[0][21]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ((\registers|registers[2][21]~q ))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[1][21]~q  & ( (\registers|registers[3][21]~q  & \instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[1][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[0][21]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ((\registers|registers[2][21]~q ))) ) ) )

	.dataa(!\registers|registers[0][21]~q ),
	.datab(!\registers|registers[2][21]~q ),
	.datac(!\registers|registers[3][21]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~10 .extended_lut = "off";
defparam \registers|Mux42~10 .lut_mask = 64'h5533000F5533FF0F;
defparam \registers|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N30
cyclonev_lcell_comb \registers|Mux42~9 (
// Equation(s):
// \registers|Mux42~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][21]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][21]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][21]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][21]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[6][21]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[4][21]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][21]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][21]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[4][21]~q  & ( (\registers|registers[6][21]~q  & \instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[7][21]~q ),
	.datab(!\registers|registers[6][21]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[5][21]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~9 .extended_lut = "off";
defparam \registers|Mux42~9 .lut_mask = 64'h030305F5F3F305F5;
defparam \registers|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N18
cyclonev_lcell_comb \registers|Mux42~11 (
// Equation(s):
// \registers|Mux42~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|Mux42~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// \registers|Mux42~8_combout )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|Mux42~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux42~10_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|Mux42~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux42~8_combout )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\registers|Mux42~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a 
// [20] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux42~10_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|Mux42~8_combout ),
	.datad(!\registers|Mux42~10_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|Mux42~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~11 .extended_lut = "off";
defparam \registers|Mux42~11 .lut_mask = 64'h0088020222AA0202;
defparam \registers|Mux42~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N6
cyclonev_lcell_comb \registers|Mux42~12 (
// Equation(s):
// \registers|Mux42~12_combout  = ( \registers|Mux42~7_combout  ) # ( !\registers|Mux42~7_combout  & ( ((\registers|Mux42~5_combout  & \instructions|altsyncram_component|auto_generated|q_a [20])) # (\registers|Mux42~11_combout ) ) )

	.dataa(gnd),
	.datab(!\registers|Mux42~11_combout ),
	.datac(!\registers|Mux42~5_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux42~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux42~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux42~12 .extended_lut = "off";
defparam \registers|Mux42~12 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \registers|Mux42~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N15
cyclonev_lcell_comb \writeData[20]~13 (
// Equation(s):
// \writeData[20]~13_combout  = ( \mainALU|Mux139~5_combout  & ( (!\controller|Jal~0_combout  & (((!\controller|Equal10~0_combout ) # (\memory|altsyncram_component|auto_generated|q_a [20])))) # (\controller|Jal~0_combout  & (\Add1~73_sumout )) ) ) # ( 
// !\mainALU|Mux139~5_combout  & ( (!\controller|Jal~0_combout  & (((\controller|Equal10~0_combout  & \memory|altsyncram_component|auto_generated|q_a [20])))) # (\controller|Jal~0_combout  & (\Add1~73_sumout )) ) )

	.dataa(!\Add1~73_sumout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\controller|Equal10~0_combout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\mainALU|Mux139~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[20]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[20]~13 .extended_lut = "off";
defparam \writeData[20]~13 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \writeData[20]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N50
dffeas \registers|registers[9][20] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[20]~13_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[9][20] .is_wysiwyg = "true";
defparam \registers|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N33
cyclonev_lcell_comb \registers|Mux43~5 (
// Equation(s):
// \registers|Mux43~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[11][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][20]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[10][20]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[8][20]~q  ) ) )

	.dataa(!\registers|registers[9][20]~q ),
	.datab(!\registers|registers[11][20]~q ),
	.datac(!\registers|registers[10][20]~q ),
	.datad(!\registers|registers[8][20]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~5 .extended_lut = "off";
defparam \registers|Mux43~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N54
cyclonev_lcell_comb \registers|Mux43~6 (
// Equation(s):
// \registers|Mux43~6_combout  = ( \registers|Mux43~5_combout  & ( (\registers|Mux42~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\registers|Mux42~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\registers|Mux43~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~6 .extended_lut = "off";
defparam \registers|Mux43~6 .lut_mask = 64'h000000000F000F00;
defparam \registers|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N57
cyclonev_lcell_comb \registers|Mux43~11 (
// Equation(s):
// \registers|Mux43~11_combout  = ( \registers|Mux43~4_combout  & ( ((\registers|Mux43~10_combout ) # (\registers|Mux43~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux43~4_combout  & ( 
// (\registers|Mux43~10_combout ) # (\registers|Mux43~6_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux43~6_combout ),
	.datad(!\registers|Mux43~10_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux43~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux43~11 .extended_lut = "off";
defparam \registers|Mux43~11 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \registers|Mux43~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y15_N42
cyclonev_lcell_comb \writeData[19]~12 (
// Equation(s):
// \writeData[19]~12_combout  = ( \memory|altsyncram_component|auto_generated|q_a [19] & ( \mainALU|Mux140~7_combout  & ( (!\controller|Jal~0_combout  & ((\controller|Equal10~0_combout ))) # (\controller|Jal~0_combout  & (\Add1~69_sumout )) ) ) ) # ( 
// !\memory|altsyncram_component|auto_generated|q_a [19] & ( \mainALU|Mux140~7_combout  & ( (\Add1~69_sumout  & \controller|Jal~0_combout ) ) ) ) # ( \memory|altsyncram_component|auto_generated|q_a [19] & ( !\mainALU|Mux140~7_combout  & ( 
// (!\controller|Jal~0_combout ) # (\Add1~69_sumout ) ) ) ) # ( !\memory|altsyncram_component|auto_generated|q_a [19] & ( !\mainALU|Mux140~7_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ))) # (\controller|Jal~0_combout  & 
// (\Add1~69_sumout )) ) ) )

	.dataa(!\Add1~69_sumout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\controller|Equal10~0_combout ),
	.datad(gnd),
	.datae(!\memory|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\mainALU|Mux140~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[19]~12 .extended_lut = "off";
defparam \writeData[19]~12 .lut_mask = 64'hD1D1DDDD11111D1D;
defparam \writeData[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N54
cyclonev_lcell_comb \registers|registers[10][19]~feeder (
// Equation(s):
// \registers|registers[10][19]~feeder_combout  = ( \writeData[19]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[19]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[10][19]~feeder .extended_lut = "off";
defparam \registers|registers[10][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y13_N56
dffeas \registers|registers[10][19] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][19] .is_wysiwyg = "true";
defparam \registers|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N21
cyclonev_lcell_comb \registers|Mux44~5 (
// Equation(s):
// \registers|Mux44~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][19]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][19]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][19]~q  ) ) )

	.dataa(!\registers|registers[10][19]~q ),
	.datab(!\registers|registers[8][19]~q ),
	.datac(!\registers|registers[11][19]~q ),
	.datad(!\registers|registers[9][19]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~5 .extended_lut = "off";
defparam \registers|Mux44~5 .lut_mask = 64'h333300FF55550F0F;
defparam \registers|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N36
cyclonev_lcell_comb \registers|Mux44~6 (
// Equation(s):
// \registers|Mux44~6_combout  = ( \registers|Mux44~5_combout  & ( \registers|Mux42~0_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\registers|Mux44~5_combout ),
	.dataf(!\registers|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~6 .extended_lut = "off";
defparam \registers|Mux44~6 .lut_mask = 64'h000000000000F0F0;
defparam \registers|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N48
cyclonev_lcell_comb \registers|Mux44~11 (
// Equation(s):
// \registers|Mux44~11_combout  = ( \registers|Mux44~4_combout  & ( ((\registers|Mux44~10_combout ) # (\registers|Mux44~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux44~4_combout  & ( 
// (\registers|Mux44~10_combout ) # (\registers|Mux44~6_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\registers|Mux44~6_combout ),
	.datad(!\registers|Mux44~10_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux44~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux44~11 .extended_lut = "off";
defparam \registers|Mux44~11 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \registers|Mux44~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N48
cyclonev_lcell_comb \writeData[17]~10 (
// Equation(s):
// \writeData[17]~10_combout  = ( \mainALU|Mux142~9_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ) # ((\memory|altsyncram_component|auto_generated|q_a [17])))) # (\controller|Jal~0_combout  & (((\Add1~61_sumout )))) ) ) # ( 
// !\mainALU|Mux142~9_combout  & ( (!\controller|Jal~0_combout  & (\controller|Equal10~0_combout  & ((\memory|altsyncram_component|auto_generated|q_a [17])))) # (\controller|Jal~0_combout  & (((\Add1~61_sumout )))) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\Add1~61_sumout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(!\mainALU|Mux142~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[17]~10 .extended_lut = "off";
defparam \writeData[17]~10 .lut_mask = 64'h052705278DAF8DAF;
defparam \writeData[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N18
cyclonev_lcell_comb \registers|registers[8][17]~feeder (
// Equation(s):
// \registers|registers[8][17]~feeder_combout  = ( \writeData[17]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[8][17]~feeder .extended_lut = "off";
defparam \registers|registers[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N20
dffeas \registers|registers[8][17] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][17] .is_wysiwyg = "true";
defparam \registers|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N0
cyclonev_lcell_comb \registers|Mux46~5 (
// Equation(s):
// \registers|Mux46~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][17]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][17]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][17]~q  ) ) )

	.dataa(!\registers|registers[8][17]~q ),
	.datab(!\registers|registers[10][17]~q ),
	.datac(!\registers|registers[9][17]~q ),
	.datad(!\registers|registers[11][17]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~5 .extended_lut = "off";
defparam \registers|Mux46~5 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \registers|Mux46~6 (
// Equation(s):
// \registers|Mux46~6_combout  = ( \registers|Mux46~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~6 .extended_lut = "off";
defparam \registers|Mux46~6 .lut_mask = 64'h0000000000CC00CC;
defparam \registers|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N39
cyclonev_lcell_comb \registers|Mux46~11 (
// Equation(s):
// \registers|Mux46~11_combout  = ( \registers|Mux46~4_combout  & ( ((\registers|Mux46~10_combout ) # (\registers|Mux46~6_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux46~4_combout  & ( 
// (\registers|Mux46~10_combout ) # (\registers|Mux46~6_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux46~6_combout ),
	.datac(!\registers|Mux46~10_combout ),
	.datad(gnd),
	.datae(!\registers|Mux46~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux46~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux46~11 .extended_lut = "off";
defparam \registers|Mux46~11 .lut_mask = 64'h3F3F7F7F3F3F7F7F;
defparam \registers|Mux46~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N15
cyclonev_lcell_comb \writeData[16]~9 (
// Equation(s):
// \writeData[16]~9_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux143~8_combout  & ( (!\controller|Jal~0_combout  & ((\memory|altsyncram_component|auto_generated|q_a [16]))) # (\controller|Jal~0_combout  & (\Add1~57_sumout )) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux143~8_combout  & ( (\controller|Jal~0_combout  & \Add1~57_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux143~8_combout  & ( (!\controller|Jal~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|q_a [16]))) # (\controller|Jal~0_combout  & (\Add1~57_sumout )) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux143~8_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~57_sumout ) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(gnd),
	.datac(!\Add1~57_sumout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux143~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[16]~9 .extended_lut = "off";
defparam \writeData[16]~9 .lut_mask = 64'hAFAF05AF050505AF;
defparam \writeData[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N2
dffeas \registers|registers[3][16] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[16]~9_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[3][16] .is_wysiwyg = "true";
defparam \registers|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N39
cyclonev_lcell_comb \registers|Mux47~9 (
// Equation(s):
// \registers|Mux47~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][16]~q  ) ) )

	.dataa(!\registers|registers[3][16]~q ),
	.datab(!\registers|registers[0][16]~q ),
	.datac(!\registers|registers[2][16]~q ),
	.datad(!\registers|registers[1][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~9 .extended_lut = "off";
defparam \registers|Mux47~9 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N9
cyclonev_lcell_comb \registers|Mux47~7 (
// Equation(s):
// \registers|Mux47~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[15][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[13][16]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[14][16]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[12][16]~q  ) ) )

	.dataa(!\registers|registers[14][16]~q ),
	.datab(!\registers|registers[13][16]~q ),
	.datac(!\registers|registers[15][16]~q ),
	.datad(!\registers|registers[12][16]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~7 .extended_lut = "off";
defparam \registers|Mux47~7 .lut_mask = 64'h00FF555533330F0F;
defparam \registers|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y18_N27
cyclonev_lcell_comb \registers|Mux47~8 (
// Equation(s):
// \registers|Mux47~8_combout  = ( \registers|registers[4][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][16]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][16]~q )) ) ) ) # ( !\registers|registers[4][16]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][16]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][16]~q )) ) ) ) # ( \registers|registers[4][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[6][16]~q ) ) ) ) # ( !\registers|registers[4][16]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[6][16]~q  & \instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[7][16]~q ),
	.datab(!\registers|registers[5][16]~q ),
	.datac(!\registers|registers[6][16]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|registers[4][16]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~8 .extended_lut = "off";
defparam \registers|Mux47~8 .lut_mask = 64'h000FFF0F33553355;
defparam \registers|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N36
cyclonev_lcell_comb \registers|Mux47~10 (
// Equation(s):
// \registers|Mux47~10_combout  = ( \registers|Mux47~7_combout  & ( \registers|Mux47~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux47~9_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux47~7_combout  & ( \registers|Mux47~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux47~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \registers|Mux47~7_combout  & ( !\registers|Mux47~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux47~9_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux47~7_combout  & ( !\registers|Mux47~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux47~9_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|Mux47~9_combout ),
	.datae(!\registers|Mux47~7_combout ),
	.dataf(!\registers|Mux47~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~10 .extended_lut = "off";
defparam \registers|Mux47~10 .lut_mask = 64'h0080048408880C8C;
defparam \registers|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N18
cyclonev_lcell_comb \registers|Mux47~11 (
// Equation(s):
// \registers|Mux47~11_combout  = ( \registers|Mux47~6_combout  ) # ( !\registers|Mux47~6_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux47~4_combout )) # (\registers|Mux47~10_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux47~10_combout ),
	.datad(!\registers|Mux47~4_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux47~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux47~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux47~11 .extended_lut = "off";
defparam \registers|Mux47~11 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \registers|Mux47~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N54
cyclonev_lcell_comb \writeData[15]~28 (
// Equation(s):
// \writeData[15]~28_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & ((((\mainALU|Mux156~6_combout  & \mainALU|Mux144~4_combout )) # (\mainALU|Mux144~5_combout )))) # (\controller|Jal~0_combout  & (\Add1~53_sumout )) ) ) # ( 
// \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\memory|altsyncram_component|auto_generated|q_a [15])))) # (\controller|Jal~0_combout  & (\Add1~53_sumout )) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\Add1~53_sumout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\mainALU|Mux144~5_combout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux144~4_combout ),
	.datag(!\mainALU|Mux156~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[15]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[15]~28 .extended_lut = "on";
defparam \writeData[15]~28 .lut_mask = 64'h11BB1B1B1BBB1B1B;
defparam \writeData[15]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \registers|registers[23][15] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[15]~28_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][15] .is_wysiwyg = "true";
defparam \registers|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N27
cyclonev_lcell_comb \registers|Mux48~3 (
// Equation(s):
// \registers|Mux48~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][15]~q  ) ) )

	.dataa(!\registers|registers[23][15]~q ),
	.datab(!\registers|registers[19][15]~q ),
	.datac(!\registers|registers[27][15]~q ),
	.datad(!\registers|registers[31][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~3 .extended_lut = "off";
defparam \registers|Mux48~3 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N15
cyclonev_lcell_comb \registers|Mux48~2 (
// Equation(s):
// \registers|Mux48~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[30][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[22][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[26][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[18][15]~q  ) ) )

	.dataa(!\registers|registers[22][15]~q ),
	.datab(!\registers|registers[30][15]~q ),
	.datac(!\registers|registers[18][15]~q ),
	.datad(!\registers|registers[26][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~2 .extended_lut = "off";
defparam \registers|Mux48~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N57
cyclonev_lcell_comb \registers|Mux48~0 (
// Equation(s):
// \registers|Mux48~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][15]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][15]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][15]~q  ) ) )

	.dataa(!\registers|registers[20][15]~q ),
	.datab(!\registers|registers[16][15]~q ),
	.datac(!\registers|registers[24][15]~q ),
	.datad(!\registers|registers[28][15]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~0 .extended_lut = "off";
defparam \registers|Mux48~0 .lut_mask = 64'h333355550F0F00FF;
defparam \registers|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N9
cyclonev_lcell_comb \registers|Mux48~1 (
// Equation(s):
// \registers|Mux48~1_combout  = ( \registers|registers[29][15]~q  & ( \registers|registers[21][15]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[17][15]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[25][15]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\registers|registers[29][15]~q  & ( \registers|registers[21][15]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])) # (\registers|registers[17][15]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[25][15]~q )))) ) ) ) # ( \registers|registers[29][15]~q  & ( !\registers|registers[21][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (\registers|registers[17][15]~q  & (!\instructions|altsyncram_component|auto_generated|q_a [18]))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((\registers|registers[25][15]~q ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [18])))) ) ) ) # ( !\registers|registers[29][15]~q  & ( !\registers|registers[21][15]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[17][15]~q )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[25][15]~q ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[17][15]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[25][15]~q ),
	.datae(!\registers|registers[29][15]~q ),
	.dataf(!\registers|registers[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~1 .extended_lut = "off";
defparam \registers|Mux48~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \registers|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N12
cyclonev_lcell_comb \registers|Mux48~4 (
// Equation(s):
// \registers|Mux48~4_combout  = ( \registers|Mux48~0_combout  & ( \registers|Mux48~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux48~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux48~3_combout ))) ) ) ) # ( !\registers|Mux48~0_combout  & ( \registers|Mux48~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux48~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux48~3_combout )))) ) ) ) # ( \registers|Mux48~0_combout  & ( !\registers|Mux48~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux48~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux48~3_combout )))) ) ) ) # ( !\registers|Mux48~0_combout  & ( !\registers|Mux48~1_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux48~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux48~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux48~3_combout ),
	.datac(!\registers|Mux48~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|Mux48~0_combout ),
	.dataf(!\registers|Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~4 .extended_lut = "off";
defparam \registers|Mux48~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \registers|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N27
cyclonev_lcell_comb \registers|Mux48~11 (
// Equation(s):
// \registers|Mux48~11_combout  = ( \registers|Mux48~10_combout  & ( \registers|Mux48~6_combout  ) ) # ( !\registers|Mux48~10_combout  & ( \registers|Mux48~6_combout  ) ) # ( \registers|Mux48~10_combout  & ( !\registers|Mux48~6_combout  ) ) # ( 
// !\registers|Mux48~10_combout  & ( !\registers|Mux48~6_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux48~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux48~4_combout ),
	.datae(!\registers|Mux48~10_combout ),
	.dataf(!\registers|Mux48~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux48~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux48~11 .extended_lut = "off";
defparam \registers|Mux48~11 .lut_mask = 64'h000FFFFFFFFFFFFF;
defparam \registers|Mux48~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N18
cyclonev_lcell_comb \writeData[14]~32 (
// Equation(s):
// \writeData[14]~32_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & ((((\mainALU|Mux155~10_combout  & \mainALU|Mux145~3_combout )) # (\mainALU|Mux145~4_combout )))) # (\controller|Jal~0_combout  & (\Add1~49_sumout )) ) ) # ( 
// \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\memory|altsyncram_component|auto_generated|q_a [14])))) # (\controller|Jal~0_combout  & (\Add1~49_sumout )) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\Add1~49_sumout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\mainALU|Mux145~3_combout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux145~4_combout ),
	.datag(!\mainALU|Mux155~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[14]~32 .extended_lut = "on";
defparam \writeData[14]~32 .lut_mask = 64'h111B1B1BBBBB1B1B;
defparam \writeData[14]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N20
dffeas \registers|registers[7][14] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[14]~32_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[7][14] .is_wysiwyg = "true";
defparam \registers|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N45
cyclonev_lcell_comb \registers|Mux49~8 (
// Equation(s):
// \registers|Mux49~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[7][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[6][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[5][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[4][14]~q  ) ) )

	.dataa(!\registers|registers[7][14]~q ),
	.datab(!\registers|registers[4][14]~q ),
	.datac(!\registers|registers[5][14]~q ),
	.datad(!\registers|registers[6][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~8 .extended_lut = "off";
defparam \registers|Mux49~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N15
cyclonev_lcell_comb \registers|Mux49~9 (
// Equation(s):
// \registers|Mux49~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][14]~q  ) ) )

	.dataa(!\registers|registers[3][14]~q ),
	.datab(!\registers|registers[1][14]~q ),
	.datac(!\registers|registers[2][14]~q ),
	.datad(!\registers|registers[0][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~9 .extended_lut = "off";
defparam \registers|Mux49~9 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N39
cyclonev_lcell_comb \registers|Mux49~7 (
// Equation(s):
// \registers|Mux49~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][14]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][14]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][14]~q  ) ) )

	.dataa(!\registers|registers[12][14]~q ),
	.datab(!\registers|registers[15][14]~q ),
	.datac(!\registers|registers[13][14]~q ),
	.datad(!\registers|registers[14][14]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~7 .extended_lut = "off";
defparam \registers|Mux49~7 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N54
cyclonev_lcell_comb \registers|Mux49~10 (
// Equation(s):
// \registers|Mux49~10_combout  = ( \registers|Mux49~9_combout  & ( \registers|Mux49~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux49~8_combout ))))) ) ) ) # ( 
// !\registers|Mux49~9_combout  & ( \registers|Mux49~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// (\registers|Mux49~8_combout )))) ) ) ) # ( \registers|Mux49~9_combout  & ( !\registers|Mux49~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux49~8_combout )))) ) ) ) # ( !\registers|Mux49~9_combout  & ( !\registers|Mux49~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux49~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux49~8_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux49~9_combout ),
	.dataf(!\registers|Mux49~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~10 .extended_lut = "off";
defparam \registers|Mux49~10 .lut_mask = 64'h04008C0004448C44;
defparam \registers|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N48
cyclonev_lcell_comb \registers|Mux49~11 (
// Equation(s):
// \registers|Mux49~11_combout  = ( \registers|Mux49~4_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20]) # (\registers|Mux49~6_combout )) # (\registers|Mux49~10_combout ) ) ) # ( !\registers|Mux49~4_combout  & ( 
// (\registers|Mux49~6_combout ) # (\registers|Mux49~10_combout ) ) )

	.dataa(!\registers|Mux49~10_combout ),
	.datab(!\registers|Mux49~6_combout ),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux49~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux49~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux49~11 .extended_lut = "off";
defparam \registers|Mux49~11 .lut_mask = 64'h777777FF777777FF;
defparam \registers|Mux49~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N27
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \Add1~117_sumout  ) + ( (\instructions|altsyncram_component|auto_generated|q_a [15] & !\Mux15~0_combout ) ) + ( \Add0~114  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(!\Add1~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000AFAF000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \pcAddr[31]~34 (
// Equation(s):
// \pcAddr[31]~34_combout  = ( \Add1~117_sumout  & ( \branch~1_combout  & ( (!\controller|Jr~1_combout ) # (\registers|Mux0~10_combout ) ) ) ) # ( !\Add1~117_sumout  & ( \branch~1_combout  & ( (\controller|Jr~1_combout  & \registers|Mux0~10_combout ) ) ) ) # 
// ( \Add1~117_sumout  & ( !\branch~1_combout  & ( (!\controller|Jr~1_combout  & (((\isJump~0_combout )) # (\Add0~117_sumout ))) # (\controller|Jr~1_combout  & (((\registers|Mux0~10_combout )))) ) ) ) # ( !\Add1~117_sumout  & ( !\branch~1_combout  & ( 
// (!\controller|Jr~1_combout  & (\Add0~117_sumout  & ((!\isJump~0_combout )))) # (\controller|Jr~1_combout  & (((\registers|Mux0~10_combout )))) ) ) )

	.dataa(!\controller|Jr~1_combout ),
	.datab(!\Add0~117_sumout ),
	.datac(!\registers|Mux0~10_combout ),
	.datad(!\isJump~0_combout ),
	.datae(!\Add1~117_sumout ),
	.dataf(!\branch~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[31]~34 .extended_lut = "off";
defparam \pcAddr[31]~34 .lut_mask = 64'h270527AF0505AFAF;
defparam \pcAddr[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N26
dffeas \program_counter|q[31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[31]~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[31] .is_wysiwyg = "true";
defparam \program_counter|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N27
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \program_counter|q [31] ) + ( GND ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\program_counter|q [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N51
cyclonev_lcell_comb \writeData[31]~23 (
// Equation(s):
// \writeData[31]~23_combout  = ( \mainALU|Mux128~1_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ) # ((\memory|altsyncram_component|auto_generated|q_a [31])))) # (\controller|Jal~0_combout  & (((\Add1~117_sumout )))) ) ) # ( 
// !\mainALU|Mux128~1_combout  & ( (!\controller|Jal~0_combout  & (\controller|Equal10~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [31]))) # (\controller|Jal~0_combout  & (((\Add1~117_sumout )))) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\Add1~117_sumout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux128~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[31]~23 .extended_lut = "off";
defparam \writeData[31]~23 .lut_mask = 64'h025702578ADF8ADF;
defparam \writeData[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \registers|registers[1][31] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[31]~23_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][31] .is_wysiwyg = "true";
defparam \registers|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N15
cyclonev_lcell_comb \registers|Mux32~9 (
// Equation(s):
// \registers|Mux32~9_combout  = ( \registers|registers[0][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[2][31]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[3][31]~q ))) ) ) ) # ( !\registers|registers[0][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[2][31]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[3][31]~q ))) ) ) ) # ( \registers|registers[0][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[1][31]~q ) ) ) ) # ( !\registers|registers[0][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[1][31]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[1][31]~q ),
	.datab(!\registers|registers[2][31]~q ),
	.datac(!\registers|registers[3][31]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[0][31]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~9 .extended_lut = "off";
defparam \registers|Mux32~9 .lut_mask = 64'h0055FF55330F330F;
defparam \registers|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N39
cyclonev_lcell_comb \registers|Mux32~7 (
// Equation(s):
// \registers|Mux32~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[14][31]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[13][31]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[15][31]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[14][31]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[12][31]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[14][31]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[13][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[15][31]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[14][31]~q  & ( (\registers|registers[12][31]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[15][31]~q ),
	.datab(!\registers|registers[12][31]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[13][31]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~7 .extended_lut = "off";
defparam \registers|Mux32~7 .lut_mask = 64'h303005F53F3F05F5;
defparam \registers|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N33
cyclonev_lcell_comb \registers|Mux32~8 (
// Equation(s):
// \registers|Mux32~8_combout  = ( \registers|registers[6][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][31]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][31]~q )) ) ) ) # ( !\registers|registers[6][31]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[5][31]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[7][31]~q )) ) ) ) # ( \registers|registers[6][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[4][31]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|registers[6][31]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|registers[4][31]~q ) ) ) )

	.dataa(!\registers|registers[7][31]~q ),
	.datab(!\registers|registers[5][31]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[4][31]~q ),
	.datae(!\registers|registers[6][31]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~8 .extended_lut = "off";
defparam \registers|Mux32~8 .lut_mask = 64'h00F00FFF35353535;
defparam \registers|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N54
cyclonev_lcell_comb \registers|Mux32~10 (
// Equation(s):
// \registers|Mux32~10_combout  = ( \registers|Mux32~7_combout  & ( \registers|Mux32~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((!\instructions|altsyncram_component|auto_generated|q_a [19] & \registers|Mux32~9_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux32~7_combout  & ( \registers|Mux32~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux32~9_combout )))) ) ) ) # ( \registers|Mux32~7_combout  & ( !\registers|Mux32~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|Mux32~9_combout  & !\instructions|altsyncram_component|auto_generated|q_a [18])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\instructions|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( !\registers|Mux32~7_combout  & ( !\registers|Mux32~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux32~9_combout  & !\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux32~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|Mux32~7_combout ),
	.dataf(!\registers|Mux32~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux32~10 .extended_lut = "off";
defparam \registers|Mux32~10 .lut_mask = 64'h08000844088808CC;
defparam \registers|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N18
cyclonev_lcell_comb \ALUbaseInput[31]~17 (
// Equation(s):
// \ALUbaseInput[31]~17_combout  = ( \registers|Mux32~6_combout  & ( \registers|Mux32~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux32~6_combout  & ( \registers|Mux32~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\registers|Mux32~10_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux32~6_combout  & ( !\registers|Mux32~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux32~6_combout  & ( !\registers|Mux32~4_combout  & ( ((\registers|Mux32~10_combout  & !\controller|ALUsrc~0_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\ALUbaseInput[16]~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux32~10_combout ),
	.datad(!\controller|ALUsrc~0_combout ),
	.datae(!\registers|Mux32~6_combout ),
	.dataf(!\registers|Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[31]~17 .extended_lut = "off";
defparam \ALUbaseInput[31]~17 .lut_mask = 64'h5F55FF557F55FF55;
defparam \ALUbaseInput[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N6
cyclonev_lcell_comb \mainALU|Mux128~0 (
// Equation(s):
// \mainALU|Mux128~0_combout  = ( \registers|Mux0~10_combout  & ( \ALUbaseInput[15]~15_combout  & ( (!\controller|ALUControl[3]~3_combout ) # (\controller|ALUControl[0]~1_combout ) ) ) ) # ( !\registers|Mux0~10_combout  & ( \ALUbaseInput[15]~15_combout  & ( 
// ((!\controller|ALUControl[3]~3_combout ) # (!\ALUbaseInput[31]~17_combout )) # (\controller|ALUControl[0]~1_combout ) ) ) ) # ( \registers|Mux0~10_combout  & ( !\ALUbaseInput[15]~15_combout  & ( !\controller|ALUControl[3]~3_combout  ) ) ) # ( 
// !\registers|Mux0~10_combout  & ( !\ALUbaseInput[15]~15_combout  & ( (!\controller|ALUControl[3]~3_combout ) # ((!\controller|ALUControl[0]~1_combout  & !\ALUbaseInput[31]~17_combout )) ) ) )

	.dataa(gnd),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\controller|ALUControl[3]~3_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(!\registers|Mux0~10_combout ),
	.dataf(!\ALUbaseInput[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux128~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux128~0 .extended_lut = "off";
defparam \mainALU|Mux128~0 .lut_mask = 64'hFCF0F0F0FFF3F3F3;
defparam \mainALU|Mux128~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N36
cyclonev_lcell_comb \mainALU|Add0~131 (
// Equation(s):
// \mainALU|Add0~131_sumout  = SUM(( !\ALUbaseInput[31]~17_combout  $ (((!\controller|Equal0~0_combout  & ((!\controller|Mux5~2_combout ))) # (\controller|Equal0~0_combout  & (!\controller|Mux1~1_combout )))) ) + ( \registers|Mux0~10_combout  ) + ( 
// \mainALU|Add0~123  ))

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Mux1~1_combout ),
	.datac(!\controller|Mux5~2_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux0~10_combout ),
	.datag(gnd),
	.cin(\mainALU|Add0~123 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mainALU|Add0~131_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~131 .extended_lut = "off";
defparam \mainALU|Add0~131 .lut_mask = 64'h0000FF0000001BE4;
defparam \mainALU|Add0~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N21
cyclonev_lcell_comb \mainALU|Add0~129 (
// Equation(s):
// \mainALU|Add0~129_combout  = ( \registers|Mux0~10_combout  & ( (\ALUbaseInput[31]~17_combout ) # (\controller|ALUControl[0]~1_combout ) ) ) # ( !\registers|Mux0~10_combout  & ( (\controller|ALUControl[0]~1_combout  & \ALUbaseInput[31]~17_combout ) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~129 .extended_lut = "off";
defparam \mainALU|Add0~129 .lut_mask = 64'h0055005555FF55FF;
defparam \mainALU|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N9
cyclonev_lcell_comb \mainALU|Mux0~35 (
// Equation(s):
// \mainALU|Mux0~35_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[7]~14_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & 
// ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[15]~15_combout  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [9] & ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( 
// \ALUbaseInput[23]~16_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [9] & ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( \ALUbaseInput[31]~17_combout  ) ) )

	.dataa(!\ALUbaseInput[7]~14_combout ),
	.datab(!\ALUbaseInput[15]~15_combout ),
	.datac(!\ALUbaseInput[31]~17_combout ),
	.datad(!\ALUbaseInput[23]~16_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~35 .extended_lut = "off";
defparam \mainALU|Mux0~35 .lut_mask = 64'h0F0F00FF33335555;
defparam \mainALU|Mux0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N27
cyclonev_lcell_comb \mainALU|Mux0~36 (
// Equation(s):
// \mainALU|Mux0~36_combout  = ( \mainALU|Mux0~31_combout  & ( \mainALU|Mux0~26_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux0~35_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux0~22_combout )))) ) ) ) # ( !\mainALU|Mux0~31_combout  & ( \mainALU|Mux0~26_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux0~35_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux0~22_combout )))) ) ) ) # ( \mainALU|Mux0~31_combout  & ( !\mainALU|Mux0~26_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~35_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [8]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux0~22_combout )))) ) ) ) # ( 
// !\mainALU|Mux0~31_combout  & ( !\mainALU|Mux0~26_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~35_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [8]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux0~22_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux0~35_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\mainALU|Mux0~22_combout ),
	.datae(!\mainALU|Mux0~31_combout ),
	.dataf(!\mainALU|Mux0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~36 .extended_lut = "off";
defparam \mainALU|Mux0~36 .lut_mask = 64'h202570752A2F7A7F;
defparam \mainALU|Mux0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N18
cyclonev_lcell_comb \mainALU|Add0~134 (
// Equation(s):
// \mainALU|Add0~134_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [6] & ( \mainALU|Mux0~34_combout  & ( !\controller|ALUControl[0]~1_combout  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [6] & ( 
// \mainALU|Mux0~34_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux0~36_combout )))) # (\controller|ALUControl[0]~1_combout  & (\mainALU|Mux31~1_combout  & ((\ALUbaseInput[31]~17_combout )))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [6] & ( !\mainALU|Mux0~34_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux0~36_combout )))) # (\controller|ALUControl[0]~1_combout  & (\mainALU|Mux31~1_combout  & 
// ((\ALUbaseInput[31]~17_combout )))) ) ) )

	.dataa(!\mainALU|Mux31~1_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux0~36_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\mainALU|Mux0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~134 .extended_lut = "off";
defparam \mainALU|Add0~134 .lut_mask = 64'h0C1D00000C1DCCCC;
defparam \mainALU|Add0~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N6
cyclonev_lcell_comb \mainALU|Mux64~36 (
// Equation(s):
// \mainALU|Mux64~36_combout  = ( \registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[7]~14_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( \registers|Mux27~8_combout  & ( \ALUbaseInput[15]~15_combout  ) ) ) # ( 
// \registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[23]~16_combout  ) ) ) # ( !\registers|Mux28~8_combout  & ( !\registers|Mux27~8_combout  & ( \ALUbaseInput[31]~17_combout  ) ) )

	.dataa(!\ALUbaseInput[7]~14_combout ),
	.datab(!\ALUbaseInput[15]~15_combout ),
	.datac(!\ALUbaseInput[23]~16_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\registers|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~36 .extended_lut = "off";
defparam \mainALU|Mux64~36 .lut_mask = 64'h00FF0F0F33335555;
defparam \mainALU|Mux64~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N0
cyclonev_lcell_comb \mainALU|Mux64~37 (
// Equation(s):
// \mainALU|Mux64~37_combout  = ( \mainALU|Mux64~32_combout  & ( \mainALU|Mux64~23_combout  & ( ((!\registers|Mux29~8_combout  & ((\mainALU|Mux64~36_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux64~27_combout ))) # (\registers|Mux30~8_combout ) ) 
// ) ) # ( !\mainALU|Mux64~32_combout  & ( \mainALU|Mux64~23_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & ((\mainALU|Mux64~36_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux64~27_combout )))) # 
// (\registers|Mux30~8_combout  & (\registers|Mux29~8_combout )) ) ) ) # ( \mainALU|Mux64~32_combout  & ( !\mainALU|Mux64~23_combout  & ( (!\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & ((\mainALU|Mux64~36_combout ))) # 
// (\registers|Mux29~8_combout  & (\mainALU|Mux64~27_combout )))) # (\registers|Mux30~8_combout  & (!\registers|Mux29~8_combout )) ) ) ) # ( !\mainALU|Mux64~32_combout  & ( !\mainALU|Mux64~23_combout  & ( (!\registers|Mux30~8_combout  & 
// ((!\registers|Mux29~8_combout  & ((\mainALU|Mux64~36_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux64~27_combout )))) ) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux64~27_combout ),
	.datad(!\mainALU|Mux64~36_combout ),
	.datae(!\mainALU|Mux64~32_combout ),
	.dataf(!\mainALU|Mux64~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~37 .extended_lut = "off";
defparam \mainALU|Mux64~37 .lut_mask = 64'h028A46CE139B57DF;
defparam \mainALU|Mux64~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N42
cyclonev_lcell_comb \mainALU|Add0~139 (
// Equation(s):
// \mainALU|Add0~139_combout  = ( !\registers|Mux31~8_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux64~37_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux30~8_combout  & (((\ALUbaseInput[31]~17_combout  & 
// \mainALU|Mux64~0_combout ))))) ) ) # ( \registers|Mux31~8_combout  & ( ((!\controller|ALUControl[0]~1_combout  & (\mainALU|Mux64~35_combout ))) ) )

	.dataa(!\registers|Mux30~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux64~35_combout ),
	.datad(!\ALUbaseInput[31]~17_combout ),
	.datae(!\registers|Mux31~8_combout ),
	.dataf(!\mainALU|Mux64~0_combout ),
	.datag(!\mainALU|Mux64~37_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Add0~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Add0~139 .extended_lut = "on";
defparam \mainALU|Add0~139 .lut_mask = 64'h0C0C0C0C0C2E0C0C;
defparam \mainALU|Add0~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N54
cyclonev_lcell_comb \mainALU|Mux128~5 (
// Equation(s):
// \mainALU|Mux128~5_combout  = ( !\controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[1]~6_combout  & (\mainALU|Add0~129_combout )) # (\controller|ALUControl[1]~6_combout  & ((((\mainALU|Add0~131_sumout )) # 
// (\controller|ALUControl[0]~1_combout )))) ) ) # ( \controller|ALUControl[3]~3_combout  & ( (!\controller|ALUControl[1]~6_combout  & (((\mainALU|Add0~134_combout )))) # (\controller|ALUControl[1]~6_combout  & ((((\mainALU|Add0~139_combout ))))) ) )

	.dataa(!\controller|ALUControl[1]~6_combout ),
	.datab(!\mainALU|Add0~129_combout ),
	.datac(!\mainALU|Add0~134_combout ),
	.datad(!\mainALU|Add0~139_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\mainALU|Add0~131_sumout ),
	.datag(!\controller|ALUControl[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux128~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux128~5 .extended_lut = "on";
defparam \mainALU|Mux128~5 .lut_mask = 64'h27270A5F77770A5F;
defparam \mainALU|Mux128~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N30
cyclonev_lcell_comb \mainALU|Mux128~1 (
// Equation(s):
// \mainALU|Mux128~1_combout  = ( !\controller|ALUControl[2]~7_combout  & ( (((\mainALU|Mux128~5_combout ))) ) ) # ( \controller|ALUControl[2]~7_combout  & ( (!\controller|ALUControl[1]~6_combout  & (((!\controller|ALUControl[0]~1_combout  & 
// (!\controller|ALUControl[3]~3_combout  & \mainALU|Add0~131_sumout ))) # (\mainALU|Mux128~0_combout ))) # (\controller|ALUControl[1]~6_combout  & ((((!\controller|ALUControl[0]~1_combout  & \mainALU|Add0~131_sumout )) # (\controller|ALUControl[3]~3_combout 
// )))) ) )

	.dataa(!\controller|ALUControl[1]~6_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux128~0_combout ),
	.datad(!\controller|ALUControl[3]~3_combout ),
	.datae(!\controller|ALUControl[2]~7_combout ),
	.dataf(!\mainALU|Add0~131_sumout ),
	.datag(!\mainALU|Mux128~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux128~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux128~1 .extended_lut = "on";
defparam \mainALU|Mux128~1 .lut_mask = 64'h0F0F0A5F0F0FCE5F;
defparam \mainALU|Mux128~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N39
cyclonev_lcell_comb \program_counter|q[24]~0 (
// Equation(s):
// \program_counter|q[24]~0_combout  = ( \mainALU|Mux128~1_combout  & ( \mainALU|Equal0~10_combout  & ( (!\controller|Jr~1_combout  & ((!\branch~0_combout ) # ((!\instructions|altsyncram_component|auto_generated|q_a [26]) # (\isJump~0_combout )))) ) ) ) # ( 
// !\mainALU|Mux128~1_combout  & ( \mainALU|Equal0~10_combout  & ( (!\controller|Jr~1_combout  & ((!\branch~0_combout ) # ((\instructions|altsyncram_component|auto_generated|q_a [26]) # (\isJump~0_combout )))) ) ) ) # ( \mainALU|Mux128~1_combout  & ( 
// !\mainALU|Equal0~10_combout  & ( (!\controller|Jr~1_combout  & ((!\branch~0_combout ) # ((!\instructions|altsyncram_component|auto_generated|q_a [26]) # (\isJump~0_combout )))) ) ) ) # ( !\mainALU|Mux128~1_combout  & ( !\mainALU|Equal0~10_combout  & ( 
// (!\controller|Jr~1_combout  & ((!\branch~0_combout ) # ((!\instructions|altsyncram_component|auto_generated|q_a [26]) # (\isJump~0_combout )))) ) ) )

	.dataa(!\branch~0_combout ),
	.datab(!\isJump~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\controller|Jr~1_combout ),
	.datae(!\mainALU|Mux128~1_combout ),
	.dataf(!\mainALU|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\program_counter|q[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \program_counter|q[24]~0 .extended_lut = "off";
defparam \program_counter|q[24]~0 .lut_mask = 64'hFB00FB00BF00FB00;
defparam \program_counter|q[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \pcAddr[12]~12 (
// Equation(s):
// \pcAddr[12]~12_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( \program_counter|q[24]~0_combout  & ( (\Add1~41_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( 
// \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add1~41_sumout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [10] & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~41_sumout )) # (\isJump~0_combout  
// & ((\registers|Mux19~8_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [10] & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~41_sumout )) # (\isJump~0_combout  & ((\registers|Mux19~8_combout ))) ) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add1~41_sumout ),
	.datad(!\registers|Mux19~8_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[12]~12 .extended_lut = "off";
defparam \pcAddr[12]~12 .lut_mask = 64'h447744770C0C3F3F;
defparam \pcAddr[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N20
dffeas \program_counter|q[12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[12]~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[12] .is_wysiwyg = "true";
defparam \program_counter|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \pcAddr[13]~13 (
// Equation(s):
// \pcAddr[13]~13_combout  = ( \isJump~0_combout  & ( \program_counter|q[24]~0_combout  & ( \instructions|altsyncram_component|auto_generated|q_a [11] ) ) ) # ( !\isJump~0_combout  & ( \program_counter|q[24]~0_combout  & ( \Add1~45_sumout  ) ) ) # ( 
// \isJump~0_combout  & ( !\program_counter|q[24]~0_combout  & ( \registers|Mux18~8_combout  ) ) ) # ( !\isJump~0_combout  & ( !\program_counter|q[24]~0_combout  & ( \Add0~45_sumout  ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\Add1~45_sumout ),
	.datac(!\Add0~45_sumout ),
	.datad(!\registers|Mux18~8_combout ),
	.datae(!\isJump~0_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[13]~13 .extended_lut = "off";
defparam \pcAddr[13]~13 .lut_mask = 64'h0F0F00FF33335555;
defparam \pcAddr[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N38
dffeas \program_counter|q[13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[13]~13_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[13] .is_wysiwyg = "true";
defparam \program_counter|q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y14_N12
cyclonev_lcell_comb \writeData[13]~36 (
// Equation(s):
// \writeData[13]~36_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & ((((\mainALU|Mux156~6_combout  & \mainALU|Mux146~4_combout )) # (\mainALU|Mux146~5_combout )))) # (\controller|Jal~0_combout  & (\Add1~45_sumout )) ) ) # ( 
// \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\memory|altsyncram_component|auto_generated|q_a [13])))) # (\controller|Jal~0_combout  & (\Add1~45_sumout )) ) )

	.dataa(!\Add1~45_sumout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\mainALU|Mux146~5_combout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux146~4_combout ),
	.datag(!\mainALU|Mux156~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[13]~36 .extended_lut = "on";
defparam \writeData[13]~36 .lut_mask = 64'h11DD1D1D1DDD1D1D;
defparam \writeData[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N35
dffeas \registers|registers[10][13] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[13]~36_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][13] .is_wysiwyg = "true";
defparam \registers|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N0
cyclonev_lcell_comb \registers|Mux50~11 (
// Equation(s):
// \registers|Mux50~11_combout  = ( \registers|registers[9][13]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[10][13]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[11][13]~q ))) ) ) ) # ( !\registers|registers[9][13]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[10][13]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[11][13]~q ))) ) ) ) # ( \registers|registers[9][13]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[8][13]~q ) ) ) ) # ( !\registers|registers[9][13]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[8][13]~q  & !\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[10][13]~q ),
	.datab(!\registers|registers[8][13]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|registers[11][13]~q ),
	.datae(!\registers|registers[9][13]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~11 .extended_lut = "off";
defparam \registers|Mux50~11 .lut_mask = 64'h30303F3F505F505F;
defparam \registers|Mux50~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y16_N48
cyclonev_lcell_comb \registers|Mux50~5 (
// Equation(s):
// \registers|Mux50~5_combout  = ( \registers|Mux50~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\registers|Mux50~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~5 .extended_lut = "off";
defparam \registers|Mux50~5 .lut_mask = 64'h000000000C000C00;
defparam \registers|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N45
cyclonev_lcell_comb \registers|Mux50~10 (
// Equation(s):
// \registers|Mux50~10_combout  = ( \registers|Mux50~4_combout  & ( ((\registers|Mux50~9_combout ) # (\registers|Mux50~5_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\registers|Mux50~4_combout  & ( 
// (\registers|Mux50~9_combout ) # (\registers|Mux50~5_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux50~5_combout ),
	.datad(!\registers|Mux50~9_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux50~10 .extended_lut = "off";
defparam \registers|Mux50~10 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \registers|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N45
cyclonev_lcell_comb \writeData[24]~17 (
// Equation(s):
// \writeData[24]~17_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux135~5_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [24])) # (\controller|Jal~0_combout  & ((\Add1~89_sumout ))) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux135~5_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~89_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux135~5_combout  & ( (!\controller|Jal~0_combout  & 
// (\memory|altsyncram_component|auto_generated|q_a [24])) # (\controller|Jal~0_combout  & ((\Add1~89_sumout ))) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux135~5_combout  & ( (\controller|Jal~0_combout  & \Add1~89_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\Add1~89_sumout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux135~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[24]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[24]~17 .extended_lut = "off";
defparam \writeData[24]~17 .lut_mask = 64'h00330C3FCCFF0C3F;
defparam \writeData[24]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N5
dffeas \registers|registers[10][24] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[24]~17_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[10][24] .is_wysiwyg = "true";
defparam \registers|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N33
cyclonev_lcell_comb \registers|Mux39~5 (
// Equation(s):
// \registers|Mux39~5_combout  = ( \registers|registers[8][24]~q  & ( \registers|registers[11][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # 
// (\registers|registers[10][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|registers[9][24]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\registers|registers[8][24]~q  & ( 
// \registers|registers[11][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[10][24]~q  & (\instructions|altsyncram_component|auto_generated|q_a [17]))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16] & (((\registers|registers[9][24]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \registers|registers[8][24]~q  & ( !\registers|registers[11][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|registers[10][24]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// \registers|registers[9][24]~q )))) ) ) ) # ( !\registers|registers[8][24]~q  & ( !\registers|registers[11][24]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[10][24]~q  & 
// (\instructions|altsyncram_component|auto_generated|q_a [17]))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((!\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|registers[9][24]~q )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|registers[10][24]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[9][24]~q ),
	.datae(!\registers|registers[8][24]~q ),
	.dataf(!\registers|registers[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~5 .extended_lut = "off";
defparam \registers|Mux39~5 .lut_mask = 64'h0252A2F20757A7F7;
defparam \registers|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N3
cyclonev_lcell_comb \registers|Mux39~6 (
// Equation(s):
// \registers|Mux39~6_combout  = ( \registers|Mux39~5_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux42~0_combout ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux39~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux39~6 .extended_lut = "off";
defparam \registers|Mux39~6 .lut_mask = 64'h0000000000AA00AA;
defparam \registers|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \ALUbaseInput[24]~20 (
// Equation(s):
// \ALUbaseInput[24]~20_combout  = ( \registers|Mux39~4_combout  & ( \registers|Mux39~10_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux39~4_combout  & ( \registers|Mux39~10_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux39~4_combout  & ( !\registers|Mux39~10_combout  & ( ((!\controller|ALUsrc~0_combout  & ((\registers|Mux39~6_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux39~4_combout  & ( !\registers|Mux39~10_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux39~6_combout )) # 
// (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux39~6_combout ),
	.datad(!\ALUbaseInput[16]~3_combout ),
	.datae(!\registers|Mux39~4_combout ),
	.dataf(!\registers|Mux39~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[24]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[24]~20 .extended_lut = "off";
defparam \ALUbaseInput[24]~20 .lut_mask = 64'h0CFF4CFFCCFFCCFF;
defparam \ALUbaseInput[24]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N33
cyclonev_lcell_comb \mainALU|Mux63~27 (
// Equation(s):
// \mainALU|Mux63~27_combout  = ( \ALUbaseInput[16]~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9]) # (\ALUbaseInput[24]~20_combout ))) ) ) # ( 
// !\ALUbaseInput[16]~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (\instructions|altsyncram_component|auto_generated|q_a [9] & \ALUbaseInput[24]~20_combout )) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(!\ALUbaseInput[24]~20_combout ),
	.datae(gnd),
	.dataf(!\ALUbaseInput[16]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~27 .extended_lut = "off";
defparam \mainALU|Mux63~27 .lut_mask = 64'h0022002288AA88AA;
defparam \mainALU|Mux63~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \mainALU|Mux63~28 (
// Equation(s):
// \mainALU|Mux63~28_combout  = ( \mainALU|Mux63~23_combout  & ( \mainALU|Mux63~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~15_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [8])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux63~27_combout ))) ) ) ) # ( !\mainALU|Mux63~23_combout  & ( \mainALU|Mux63~19_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux63~15_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux63~27_combout ))) ) ) ) # ( \mainALU|Mux63~23_combout  & ( !\mainALU|Mux63~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\mainALU|Mux63~15_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~27_combout  & (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) 
// ) # ( !\mainALU|Mux63~23_combout  & ( !\mainALU|Mux63~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8] & \mainALU|Mux63~15_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~27_combout  & (\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~27_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\mainALU|Mux63~15_combout ),
	.datae(!\mainALU|Mux63~23_combout ),
	.dataf(!\mainALU|Mux63~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~28 .extended_lut = "off";
defparam \mainALU|Mux63~28 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \mainALU|Mux63~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \mainALU|Mux149~2 (
// Equation(s):
// \mainALU|Mux149~2_combout  = ( \mainALU|Mux0~7_combout  & ( \mainALU|Mux0~9_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~10_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((\mainALU|Mux0~8_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\mainALU|Mux0~7_combout  & ( \mainALU|Mux0~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux0~10_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [6]))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~8_combout )))) ) ) ) # ( \mainALU|Mux0~7_combout  
// & ( !\mainALU|Mux0~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\mainALU|Mux0~8_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\mainALU|Mux0~7_combout  & ( !\mainALU|Mux0~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~10_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~8_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~10_combout ),
	.datad(!\mainALU|Mux0~8_combout ),
	.datae(!\mainALU|Mux0~7_combout ),
	.dataf(!\mainALU|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux149~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux149~2 .extended_lut = "off";
defparam \mainALU|Mux149~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \mainALU|Mux149~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \mainALU|Mux149~0 (
// Equation(s):
// \mainALU|Mux149~0_combout  = ( \mainALU|Mux64~9_combout  & ( \mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux64~11_combout ))) # (\registers|Mux31~8_combout  & (((!\registers|Mux30~8_combout ) 
// # (\mainALU|Mux64~8_combout )))) ) ) ) # ( !\mainALU|Mux64~9_combout  & ( \mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~11_combout  & ((!\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & 
// (((!\registers|Mux30~8_combout ) # (\mainALU|Mux64~8_combout )))) ) ) ) # ( \mainALU|Mux64~9_combout  & ( !\mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout  & (((\registers|Mux30~8_combout )) # (\mainALU|Mux64~11_combout ))) # 
// (\registers|Mux31~8_combout  & (((\mainALU|Mux64~8_combout  & \registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux64~9_combout  & ( !\mainALU|Mux64~10_combout  & ( (!\registers|Mux31~8_combout  & (\mainALU|Mux64~11_combout  & 
// ((!\registers|Mux30~8_combout )))) # (\registers|Mux31~8_combout  & (((\mainALU|Mux64~8_combout  & \registers|Mux30~8_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\mainALU|Mux64~11_combout ),
	.datac(!\mainALU|Mux64~8_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~9_combout ),
	.dataf(!\mainALU|Mux64~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux149~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux149~0 .extended_lut = "off";
defparam \mainALU|Mux149~0 .lut_mask = 64'h220522AF770577AF;
defparam \mainALU|Mux149~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \mainALU|Mux149~1 (
// Equation(s):
// \mainALU|Mux149~1_combout  = ( \mainALU|Mux127~29_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux149~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~27_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~29_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux149~0_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & ((\mainALU|Mux127~27_combout )))) ) )

	.dataa(!\controller|ALUControl[0]~1_combout ),
	.datab(!\registers|Mux31~8_combout ),
	.datac(!\mainALU|Mux149~0_combout ),
	.datad(!\mainALU|Mux127~27_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux149~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux149~1 .extended_lut = "off";
defparam \mainALU|Mux149~1 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \mainALU|Mux149~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \mainALU|Mux149~3 (
// Equation(s):
// \mainALU|Mux149~3_combout  = ( \mainALU|Mux63~30_combout  & ( \mainALU|Mux149~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout ) # (\mainALU|Mux149~2_combout )))) # (\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )) # 
// (\mainALU|Mux63~28_combout ))) ) ) ) # ( !\mainALU|Mux63~30_combout  & ( \mainALU|Mux149~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((!\mainALU|Mux155~3_combout ) # (\mainALU|Mux149~2_combout )))) # (\mainALU|Mux155~4_combout  & 
// (\mainALU|Mux63~28_combout  & ((!\mainALU|Mux155~3_combout )))) ) ) ) # ( \mainALU|Mux63~30_combout  & ( !\mainALU|Mux149~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux149~2_combout  & \mainALU|Mux155~3_combout )))) # 
// (\mainALU|Mux155~4_combout  & (((\mainALU|Mux155~3_combout )) # (\mainALU|Mux63~28_combout ))) ) ) ) # ( !\mainALU|Mux63~30_combout  & ( !\mainALU|Mux149~1_combout  & ( (!\mainALU|Mux155~4_combout  & (((\mainALU|Mux149~2_combout  & 
// \mainALU|Mux155~3_combout )))) # (\mainALU|Mux155~4_combout  & (\mainALU|Mux63~28_combout  & ((!\mainALU|Mux155~3_combout )))) ) ) )

	.dataa(!\mainALU|Mux63~28_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux149~2_combout ),
	.datad(!\mainALU|Mux155~3_combout ),
	.datae(!\mainALU|Mux63~30_combout ),
	.dataf(!\mainALU|Mux149~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux149~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux149~3 .extended_lut = "off";
defparam \mainALU|Mux149~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \mainALU|Mux149~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \mainALU|Mux149~4 (
// Equation(s):
// \mainALU|Mux149~4_combout  = ( \mainALU|Mux156~0_combout  & ( \mainALU|Mux149~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\ALUbaseInput[10]~34_combout  & (\mainALU|Mux155~1_combout  & \registers|Mux21~8_combout ))) # (\mainALU|Mux155~2_combout  & 
// (((\registers|Mux21~8_combout ) # (\mainALU|Mux155~1_combout )) # (\ALUbaseInput[10]~34_combout ))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( \mainALU|Mux149~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # 
// ((\ALUbaseInput[10]~34_combout  & \registers|Mux21~8_combout )))) # (\mainALU|Mux155~2_combout  & (((\registers|Mux21~8_combout ) # (\mainALU|Mux155~1_combout )) # (\ALUbaseInput[10]~34_combout ))) ) ) ) # ( \mainALU|Mux156~0_combout  & ( 
// !\mainALU|Mux149~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\ALUbaseInput[10]~34_combout  & (\mainALU|Mux155~1_combout  & \registers|Mux21~8_combout ))) # (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\registers|Mux21~8_combout ) # 
// (\ALUbaseInput[10]~34_combout )))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( !\mainALU|Mux149~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # ((\ALUbaseInput[10]~34_combout  & \registers|Mux21~8_combout )))) # 
// (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\registers|Mux21~8_combout ) # (\ALUbaseInput[10]~34_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~2_combout ),
	.datab(!\ALUbaseInput[10]~34_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\registers|Mux21~8_combout ),
	.datae(!\mainALU|Mux156~0_combout ),
	.dataf(!\mainALU|Mux149~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux149~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux149~4 .extended_lut = "off";
defparam \mainALU|Mux149~4 .lut_mask = 64'hB0F21052B5F71557;
defparam \mainALU|Mux149~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \writeData[10]~48 (
// Equation(s):
// \writeData[10]~48_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\mainALU|Mux156~6_combout  & ((\mainALU|Mux149~4_combout )))) # (\mainALU|Mux149~5_combout ))) # (\controller|Jal~0_combout  & ((((\Add1~33_sumout ))))) ) 
// ) # ( \controller|Equal10~0_combout  & ( ((!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [10])) # (\controller|Jal~0_combout  & (((\Add1~33_sumout ))))) ) )

	.dataa(!\mainALU|Mux149~5_combout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\Add1~33_sumout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux149~4_combout ),
	.datag(!\mainALU|Mux156~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[10]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[10]~48 .extended_lut = "on";
defparam \writeData[10]~48 .lut_mask = 64'h44770C3F4C7F0C3F;
defparam \writeData[10]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N56
dffeas \registers|registers[1][10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[10]~48_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[1][10] .is_wysiwyg = "true";
defparam \registers|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N57
cyclonev_lcell_comb \registers|Mux53~8 (
// Equation(s):
// \registers|Mux53~8_combout  = ( \registers|registers[0][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[1][10]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[3][10]~q ))) ) ) ) # ( !\registers|registers[0][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[1][10]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[3][10]~q ))) ) ) ) # ( \registers|registers[0][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[2][10]~q ) ) ) ) # ( !\registers|registers[0][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[2][10]~q  & \instructions|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\registers|registers[1][10]~q ),
	.datab(!\registers|registers[2][10]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[3][10]~q ),
	.datae(!\registers|registers[0][10]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~8 .extended_lut = "off";
defparam \registers|Mux53~8 .lut_mask = 64'h0303F3F3505F505F;
defparam \registers|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N21
cyclonev_lcell_comb \registers|Mux53~7 (
// Equation(s):
// \registers|Mux53~7_combout  = ( \registers|registers[4][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[5][10]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[7][10]~q ))) ) ) ) # ( !\registers|registers[4][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[5][10]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[7][10]~q ))) ) ) ) # ( \registers|registers[4][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[6][10]~q ) ) ) ) # ( !\registers|registers[4][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (\instructions|altsyncram_component|auto_generated|q_a [17] & \registers|registers[6][10]~q ) ) ) )

	.dataa(!\registers|registers[5][10]~q ),
	.datab(!\registers|registers[7][10]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[6][10]~q ),
	.datae(!\registers|registers[4][10]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~7 .extended_lut = "off";
defparam \registers|Mux53~7 .lut_mask = 64'h000FF0FF53535353;
defparam \registers|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N33
cyclonev_lcell_comb \registers|Mux53~6 (
// Equation(s):
// \registers|Mux53~6_combout  = ( \registers|registers[15][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[13][10]~q ) ) ) ) # ( 
// !\registers|registers[15][10]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( (\registers|registers[13][10]~q  & !\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \registers|registers[15][10]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[12][10]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\registers|registers[14][10]~q )) ) ) ) # ( !\registers|registers[15][10]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[12][10]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|registers[14][10]~q )) ) ) )

	.dataa(!\registers|registers[13][10]~q ),
	.datab(!\registers|registers[14][10]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\registers|registers[12][10]~q ),
	.datae(!\registers|registers[15][10]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~6 .extended_lut = "off";
defparam \registers|Mux53~6 .lut_mask = 64'h03F303F350505F5F;
defparam \registers|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \registers|Mux53~9 (
// Equation(s):
// \registers|Mux53~9_combout  = ( \registers|Mux53~7_combout  & ( \registers|Mux53~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((\registers|Mux53~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux53~7_combout  & ( \registers|Mux53~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux53~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\instructions|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( \registers|Mux53~7_combout  & ( !\registers|Mux53~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|Mux53~8_combout )))) ) ) ) # ( !\registers|Mux53~7_combout  & ( !\registers|Mux53~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux53~8_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [18] & !\instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\registers|Mux53~8_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux53~7_combout ),
	.dataf(!\registers|Mux53~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~9 .extended_lut = "off";
defparam \registers|Mux53~9 .lut_mask = 64'h20002A00200A2A0A;
defparam \registers|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N57
cyclonev_lcell_comb \registers|Mux53~10 (
// Equation(s):
// \registers|Mux53~10_combout  = ( \registers|Mux53~5_combout  & ( \registers|Mux53~4_combout  ) ) # ( !\registers|Mux53~5_combout  & ( \registers|Mux53~4_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [20]) # 
// (\registers|Mux53~9_combout ) ) ) ) # ( \registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  ) ) # ( !\registers|Mux53~5_combout  & ( !\registers|Mux53~4_combout  & ( \registers|Mux53~9_combout  ) ) )

	.dataa(!\registers|Mux53~9_combout ),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\registers|Mux53~5_combout ),
	.dataf(!\registers|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux53~10 .extended_lut = "off";
defparam \registers|Mux53~10 .lut_mask = 64'h5555FFFF5F5FFFFF;
defparam \registers|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \writeData[9]~52 (
// Equation(s):
// \writeData[9]~52_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & ((((\mainALU|Mux156~6_combout  & \mainALU|Mux150~4_combout )) # (\mainALU|Mux150~5_combout )))) # (\controller|Jal~0_combout  & (\Add1~29_sumout )) ) ) # ( 
// \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\memory|altsyncram_component|auto_generated|q_a [9])))) # (\controller|Jal~0_combout  & (\Add1~29_sumout )) ) )

	.dataa(!\Add1~29_sumout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\mainALU|Mux150~5_combout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux150~4_combout ),
	.datag(!\mainALU|Mux156~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[9]~52 .extended_lut = "on";
defparam \writeData[9]~52 .lut_mask = 64'h11DD1D1D1DDD1D1D;
defparam \writeData[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \registers|registers[8][9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[9]~52_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[8][9] .is_wysiwyg = "true";
defparam \registers|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N51
cyclonev_lcell_comb \registers|Mux54~11 (
// Equation(s):
// \registers|Mux54~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[11][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[10][9]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[9][9]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[8][9]~q  ) ) )

	.dataa(!\registers|registers[8][9]~q ),
	.datab(!\registers|registers[10][9]~q ),
	.datac(!\registers|registers[9][9]~q ),
	.datad(!\registers|registers[11][9]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~11 .extended_lut = "off";
defparam \registers|Mux54~11 .lut_mask = 64'h55550F0F333300FF;
defparam \registers|Mux54~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N9
cyclonev_lcell_comb \registers|Mux54~5 (
// Equation(s):
// \registers|Mux54~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|Mux54~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & !\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\registers|Mux54~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~5 .extended_lut = "off";
defparam \registers|Mux54~5 .lut_mask = 64'h000000000000AA00;
defparam \registers|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N48
cyclonev_lcell_comb \registers|Mux54~10 (
// Equation(s):
// \registers|Mux54~10_combout  = ( \registers|Mux54~9_combout  ) # ( !\registers|Mux54~9_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux54~4_combout )) # (\registers|Mux54~5_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux54~5_combout ),
	.datad(!\registers|Mux54~4_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux54~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux54~10 .extended_lut = "off";
defparam \registers|Mux54~10 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \registers|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N39
cyclonev_lcell_comb \writeData[8]~8 (
// Equation(s):
// \writeData[8]~8_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux151~5_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [8])) # (\controller|Jal~0_combout  & ((\Add1~25_sumout ))) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux151~5_combout  & ( (\controller|Jal~0_combout  & \Add1~25_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux151~5_combout  & ( (!\controller|Jal~0_combout  & 
// (\memory|altsyncram_component|auto_generated|q_a [8])) # (\controller|Jal~0_combout  & ((\Add1~25_sumout ))) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux151~5_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~25_sumout ) ) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\Add1~25_sumout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux151~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[8]~8 .extended_lut = "off";
defparam \writeData[8]~8 .lut_mask = 64'hAAFF0A5F00550A5F;
defparam \writeData[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \registers|registers[16][8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[8]~8_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[16][8] .is_wysiwyg = "true";
defparam \registers|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N9
cyclonev_lcell_comb \registers|Mux23~0 (
// Equation(s):
// \registers|Mux23~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][8]~q  ) ) )

	.dataa(!\registers|registers[16][8]~q ),
	.datab(!\registers|registers[28][8]~q ),
	.datac(!\registers|registers[20][8]~q ),
	.datad(!\registers|registers[24][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~0 .extended_lut = "off";
defparam \registers|Mux23~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \registers|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N30
cyclonev_lcell_comb \registers|Mux23~1 (
// Equation(s):
// \registers|Mux23~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][8]~q  ) ) )

	.dataa(!\registers|registers[21][8]~q ),
	.datab(!\registers|registers[25][8]~q ),
	.datac(!\registers|registers[29][8]~q ),
	.datad(!\registers|registers[17][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~1 .extended_lut = "off";
defparam \registers|Mux23~1 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N51
cyclonev_lcell_comb \registers|Mux23~5 (
// Equation(s):
// \registers|Mux23~5_combout  = ( \registers|registers[13][8]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[14][8]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[15][8]~q )) ) ) ) # ( !\registers|registers[13][8]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[14][8]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[15][8]~q )) ) ) ) # ( \registers|registers[13][8]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (\registers|registers[12][8]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|registers[13][8]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[12][8]~q ) ) ) )

	.dataa(!\registers|registers[15][8]~q ),
	.datab(!\registers|registers[14][8]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\registers|registers[12][8]~q ),
	.datae(!\registers|registers[13][8]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~5 .extended_lut = "off";
defparam \registers|Mux23~5 .lut_mask = 64'h00F00FFF35353535;
defparam \registers|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y19_N33
cyclonev_lcell_comb \registers|Mux23~7 (
// Equation(s):
// \registers|Mux23~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][8]~q  ) ) )

	.dataa(!\registers|registers[0][8]~q ),
	.datab(!\registers|registers[2][8]~q ),
	.datac(!\registers|registers[3][8]~q ),
	.datad(!\registers|registers[1][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~7 .extended_lut = "off";
defparam \registers|Mux23~7 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N3
cyclonev_lcell_comb \registers|Mux23~6 (
// Equation(s):
// \registers|Mux23~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][8]~q  ) ) )

	.dataa(!\registers|registers[7][8]~q ),
	.datab(!\registers|registers[6][8]~q ),
	.datac(!\registers|registers[4][8]~q ),
	.datad(!\registers|registers[5][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~6 .extended_lut = "off";
defparam \registers|Mux23~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N48
cyclonev_lcell_comb \registers|Mux23~4 (
// Equation(s):
// \registers|Mux23~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][8]~q  ) ) )

	.dataa(!\registers|registers[10][8]~q ),
	.datab(!\registers|registers[11][8]~q ),
	.datac(!\registers|registers[9][8]~q ),
	.datad(!\registers|registers[8][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~4 .extended_lut = "off";
defparam \registers|Mux23~4 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N0
cyclonev_lcell_comb \registers|Mux23~9 (
// Equation(s):
// \registers|Mux23~9_combout  = ( \registers|Mux23~6_combout  & ( \registers|Mux23~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux23~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux23~5_combout ))) ) ) ) # ( !\registers|Mux23~6_combout  & ( \registers|Mux23~4_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((\registers|Mux23~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24])))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux23~5_combout  & 
// (\instructions|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( \registers|Mux23~6_combout  & ( !\registers|Mux23~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux23~7_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\registers|Mux23~5_combout 
// ))) ) ) ) # ( !\registers|Mux23~6_combout  & ( !\registers|Mux23~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux23~7_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|Mux23~5_combout  & (\instructions|altsyncram_component|auto_generated|q_a [24]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\registers|Mux23~5_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\registers|Mux23~7_combout ),
	.datae(!\registers|Mux23~6_combout ),
	.dataf(!\registers|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~9 .extended_lut = "off";
defparam \registers|Mux23~9 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \registers|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N9
cyclonev_lcell_comb \registers|Mux23~3 (
// Equation(s):
// \registers|Mux23~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][8]~q  ) ) )

	.dataa(!\registers|registers[31][8]~q ),
	.datab(!\registers|registers[19][8]~q ),
	.datac(!\registers|registers[23][8]~q ),
	.datad(!\registers|registers[27][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~3 .extended_lut = "off";
defparam \registers|Mux23~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y14_N21
cyclonev_lcell_comb \registers|Mux23~2 (
// Equation(s):
// \registers|Mux23~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][8]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][8]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][8]~q  ) ) )

	.dataa(!\registers|registers[30][8]~q ),
	.datab(!\registers|registers[18][8]~q ),
	.datac(!\registers|registers[26][8]~q ),
	.datad(!\registers|registers[22][8]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~2 .extended_lut = "off";
defparam \registers|Mux23~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N27
cyclonev_lcell_comb \registers|Mux23~10 (
// Equation(s):
// \registers|Mux23~10_combout  = ( \registers|Mux23~3_combout  & ( \registers|Mux23~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\registers|Mux23~3_combout  & ( \registers|Mux23~2_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [21] ) ) ) # ( \registers|Mux23~3_combout  & ( !\registers|Mux23~2_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] $ (\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\registers|Mux23~3_combout  & ( !\registers|Mux23~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// !\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|Mux23~3_combout ),
	.dataf(!\registers|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~10 .extended_lut = "off";
defparam \registers|Mux23~10 .lut_mask = 64'hF000F00FF0F0F0FF;
defparam \registers|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N27
cyclonev_lcell_comb \registers|Mux23~8 (
// Equation(s):
// \registers|Mux23~8_combout  = ( \registers|Mux23~9_combout  & ( \registers|Mux23~10_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux23~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22]) 
// ) ) ) # ( !\registers|Mux23~9_combout  & ( \registers|Mux23~10_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux23~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( 
// \registers|Mux23~9_combout  & ( !\registers|Mux23~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & \registers|Mux23~1_combout )) ) ) ) # ( 
// !\registers|Mux23~9_combout  & ( !\registers|Mux23~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\instructions|altsyncram_component|auto_generated|q_a [25] & \registers|Mux23~1_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\registers|Mux23~0_combout ),
	.datad(!\registers|Mux23~1_combout ),
	.datae(!\registers|Mux23~9_combout ),
	.dataf(!\registers|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux23~8 .extended_lut = "off";
defparam \registers|Mux23~8 .lut_mask = 64'h0022CCEE1313DFDF;
defparam \registers|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \pcAddr[8]~8 (
// Equation(s):
// \pcAddr[8]~8_combout  = ( \Add1~25_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\Add1~25_sumout  & ( \program_counter|q[24]~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & \isJump~0_combout ) ) ) ) # ( \Add1~25_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~25_sumout )) # (\isJump~0_combout  & ((\registers|Mux23~8_combout ))) ) ) 
// ) # ( !\Add1~25_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~25_sumout )) # (\isJump~0_combout  & ((\registers|Mux23~8_combout ))) ) ) )

	.dataa(!\Add0~25_sumout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\registers|Mux23~8_combout ),
	.datad(!\isJump~0_combout ),
	.datae(!\Add1~25_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[8]~8 .extended_lut = "off";
defparam \pcAddr[8]~8 .lut_mask = 64'h550F550F0033FF33;
defparam \pcAddr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N20
dffeas \program_counter|q[8] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[8]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[8] .is_wysiwyg = "true";
defparam \program_counter|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \instructions|altsyncram_component|auto_generated|q_a [7] ) + ( \Add1~29_sumout  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \instructions|altsyncram_component|auto_generated|q_a [7] ) + ( \Add1~29_sumout  ) + ( \Add0~26  ))

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \pcAddr[9]~9 (
// Equation(s):
// \pcAddr[9]~9_combout  = ( \registers|Mux22~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~29_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// !\registers|Mux22~10_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~29_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \registers|Mux22~10_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\Add0~29_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\registers|Mux22~10_combout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add0~29_sumout ) ) ) )

	.dataa(!\Add1~29_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\Add0~29_sumout ),
	.datae(!\registers|Mux22~10_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[9]~9 .extended_lut = "off";
defparam \pcAddr[9]~9 .lut_mask = 64'h00CC33FF47474747;
defparam \pcAddr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N32
dffeas \program_counter|q[9] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[9]~9_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[9] .is_wysiwyg = "true";
defparam \program_counter|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \Add1~33_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \Add1~33_sumout  ) + ( \instructions|altsyncram_component|auto_generated|q_a [8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \pcAddr[10]~10 (
// Equation(s):
// \pcAddr[10]~10_combout  = ( \registers|Mux21~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~33_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( 
// !\registers|Mux21~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~33_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \registers|Mux21~8_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\Add0~33_sumout ) # (\isJump~0_combout ) ) ) ) # ( !\registers|Mux21~8_combout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & \Add0~33_sumout ) ) ) )

	.dataa(!\Add1~33_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add0~33_sumout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\registers|Mux21~8_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[10]~10 .extended_lut = "off";
defparam \pcAddr[10]~10 .lut_mask = 64'h0C0C3F3F44774477;
defparam \pcAddr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N56
dffeas \program_counter|q[10] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[10]~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[10] .is_wysiwyg = "true";
defparam \program_counter|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \pcAddr[11]~11 (
// Equation(s):
// \pcAddr[11]~11_combout  = ( \Add0~37_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~37_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\Add0~37_sumout  & ( 
// \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~37_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( \Add0~37_sumout  & ( !\program_counter|q[24]~0_combout  & ( 
// (!\isJump~0_combout ) # (\registers|Mux20~8_combout ) ) ) ) # ( !\Add0~37_sumout  & ( !\program_counter|q[24]~0_combout  & ( (\registers|Mux20~8_combout  & \isJump~0_combout ) ) ) )

	.dataa(!\Add1~37_sumout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\registers|Mux20~8_combout ),
	.datad(!\isJump~0_combout ),
	.datae(!\Add0~37_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[11]~11 .extended_lut = "off";
defparam \pcAddr[11]~11 .lut_mask = 64'h000FFF0F55335533;
defparam \pcAddr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N2
dffeas \program_counter|q[11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[11]~11_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[11] .is_wysiwyg = "true";
defparam \program_counter|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y16_N3
cyclonev_lcell_comb \writeData[11]~44 (
// Equation(s):
// \writeData[11]~44_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & ((((\mainALU|Mux156~6_combout  & \mainALU|Mux148~4_combout )) # (\mainALU|Mux148~5_combout )))) # (\controller|Jal~0_combout  & (\Add1~37_sumout )) ) ) # ( 
// \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\memory|altsyncram_component|auto_generated|q_a [11])))) # (\controller|Jal~0_combout  & (\Add1~37_sumout )) ) )

	.dataa(!\Add1~37_sumout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\mainALU|Mux148~5_combout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux148~4_combout ),
	.datag(!\mainALU|Mux156~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[11]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[11]~44 .extended_lut = "on";
defparam \writeData[11]~44 .lut_mask = 64'h11DD1D1D1DDD1D1D;
defparam \writeData[11]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y18_N41
dffeas \registers|registers[24][11] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[11]~44_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[24][11] .is_wysiwyg = "true";
defparam \registers|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N33
cyclonev_lcell_comb \registers|Mux52~0 (
// Equation(s):
// \registers|Mux52~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][11]~q  ) ) )

	.dataa(!\registers|registers[24][11]~q ),
	.datab(!\registers|registers[20][11]~q ),
	.datac(!\registers|registers[16][11]~q ),
	.datad(!\registers|registers[28][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~0 .extended_lut = "off";
defparam \registers|Mux52~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \registers|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N15
cyclonev_lcell_comb \registers|Mux52~1 (
// Equation(s):
// \registers|Mux52~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][11]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][11]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][11]~q  ) ) )

	.dataa(!\registers|registers[25][11]~q ),
	.datab(!\registers|registers[21][11]~q ),
	.datac(!\registers|registers[29][11]~q ),
	.datad(!\registers|registers[17][11]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~1 .extended_lut = "off";
defparam \registers|Mux52~1 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N45
cyclonev_lcell_comb \registers|Mux52~3 (
// Equation(s):
// \registers|Mux52~3_combout  = ( \registers|registers[31][11]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[27][11]~q ) ) ) ) # ( 
// !\registers|registers[31][11]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[27][11]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \registers|registers[31][11]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[19][11]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[23][11]~q )) ) ) ) # ( !\registers|registers[31][11]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[19][11]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[23][11]~q )) ) ) )

	.dataa(!\registers|registers[27][11]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\registers|registers[23][11]~q ),
	.datad(!\registers|registers[19][11]~q ),
	.datae(!\registers|registers[31][11]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~3 .extended_lut = "off";
defparam \registers|Mux52~3 .lut_mask = 64'h03CF03CF44447777;
defparam \registers|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N36
cyclonev_lcell_comb \registers|Mux52~2 (
// Equation(s):
// \registers|Mux52~2_combout  = ( \registers|registers[30][11]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[22][11]~q ) ) ) ) # ( 
// !\registers|registers[30][11]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( (\registers|registers[22][11]~q  & !\instructions|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \registers|registers[30][11]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[18][11]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [19] & 
// ((\registers|registers[26][11]~q ))) ) ) ) # ( !\registers|registers[30][11]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[18][11]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[26][11]~q ))) ) ) )

	.dataa(!\registers|registers[18][11]~q ),
	.datab(!\registers|registers[26][11]~q ),
	.datac(!\registers|registers[22][11]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|registers[30][11]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~2 .extended_lut = "off";
defparam \registers|Mux52~2 .lut_mask = 64'h553355330F000FFF;
defparam \registers|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N48
cyclonev_lcell_comb \registers|Mux52~4 (
// Equation(s):
// \registers|Mux52~4_combout  = ( \registers|Mux52~3_combout  & ( \registers|Mux52~2_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux52~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((\registers|Mux52~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\registers|Mux52~3_combout  & ( \registers|Mux52~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [17])) # (\registers|Mux52~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\registers|Mux52~1_combout  & !\instructions|altsyncram_component|auto_generated|q_a 
// [17])))) ) ) ) # ( \registers|Mux52~3_combout  & ( !\registers|Mux52~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux52~0_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [17])))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (((\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|Mux52~1_combout )))) ) ) ) # ( !\registers|Mux52~3_combout  & ( !\registers|Mux52~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux52~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux52~1_combout 
// ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\registers|Mux52~0_combout ),
	.datac(!\registers|Mux52~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\registers|Mux52~3_combout ),
	.dataf(!\registers|Mux52~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux52~4 .extended_lut = "off";
defparam \registers|Mux52~4 .lut_mask = 64'h2700275527AA27FF;
defparam \registers|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N36
cyclonev_lcell_comb \ALUbaseInput[11]~11 (
// Equation(s):
// \ALUbaseInput[11]~11_combout  = ( \registers|Mux52~5_combout  & ( \registers|Mux52~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\registers|Mux52~5_combout  & ( 
// \registers|Mux52~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( \registers|Mux52~5_combout  & ( !\registers|Mux52~9_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\registers|Mux52~5_combout  & ( !\registers|Mux52~9_combout  & ( (!\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [20] & 
// \registers|Mux52~4_combout )))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [11])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\controller|ALUsrc~0_combout ),
	.datad(!\registers|Mux52~4_combout ),
	.datae(!\registers|Mux52~5_combout ),
	.dataf(!\registers|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[11]~11 .extended_lut = "off";
defparam \ALUbaseInput[11]~11 .lut_mask = 64'h0535F5F5F5F5F5F5;
defparam \ALUbaseInput[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N51
cyclonev_lcell_comb \mainALU|Mux147~5 (
// Equation(s):
// \mainALU|Mux147~5_combout  = ( \registers|Mux19~8_combout  & ( \mainALU|Add0~49_sumout  & ( \mainALU|Mux155~5_combout  ) ) ) # ( !\registers|Mux19~8_combout  & ( \mainALU|Add0~49_sumout  & ( ((\mainALU|Mux156~7_combout  & !\ALUbaseInput[12]~22_combout )) 
// # (\mainALU|Mux155~5_combout ) ) ) ) # ( !\registers|Mux19~8_combout  & ( !\mainALU|Add0~49_sumout  & ( (\mainALU|Mux156~7_combout  & !\ALUbaseInput[12]~22_combout ) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[12]~22_combout ),
	.datad(!\mainALU|Mux155~5_combout ),
	.datae(!\registers|Mux19~8_combout ),
	.dataf(!\mainALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux147~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux147~5 .extended_lut = "off";
defparam \mainALU|Mux147~5 .lut_mask = 64'h5050000050FF00FF;
defparam \mainALU|Mux147~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \writeData[12]~40 (
// Equation(s):
// \writeData[12]~40_combout  = ( !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (((\mainALU|Mux156~6_combout  & ((\mainALU|Mux147~4_combout )))) # (\mainALU|Mux147~5_combout ))) # (\controller|Jal~0_combout  & ((((\Add1~41_sumout ))))) ) 
// ) # ( \controller|Equal10~0_combout  & ( ((!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [12])) # (\controller|Jal~0_combout  & (((\Add1~41_sumout ))))) ) )

	.dataa(!\mainALU|Mux147~5_combout ),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\Add1~41_sumout ),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux147~4_combout ),
	.datag(!\mainALU|Mux156~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[12]~40 .extended_lut = "on";
defparam \writeData[12]~40 .lut_mask = 64'h44770C3F4C7F0C3F;
defparam \writeData[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N50
dffeas \registers|registers[12][12] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[12]~40_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][12] .is_wysiwyg = "true";
defparam \registers|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N21
cyclonev_lcell_comb \registers|Mux51~6 (
// Equation(s):
// \registers|Mux51~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][12]~q  ) ) )

	.dataa(!\registers|registers[12][12]~q ),
	.datab(!\registers|registers[14][12]~q ),
	.datac(!\registers|registers[15][12]~q ),
	.datad(!\registers|registers[13][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~6 .extended_lut = "off";
defparam \registers|Mux51~6 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N12
cyclonev_lcell_comb \registers|Mux51~7 (
// Equation(s):
// \registers|Mux51~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][12]~q  ) ) )

	.dataa(!\registers|registers[5][12]~q ),
	.datab(!\registers|registers[7][12]~q ),
	.datac(!\registers|registers[6][12]~q ),
	.datad(!\registers|registers[4][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~7 .extended_lut = "off";
defparam \registers|Mux51~7 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \registers|Mux51~8 (
// Equation(s):
// \registers|Mux51~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[3][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[1][12]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[2][12]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[0][12]~q  ) ) )

	.dataa(!\registers|registers[0][12]~q ),
	.datab(!\registers|registers[1][12]~q ),
	.datac(!\registers|registers[3][12]~q ),
	.datad(!\registers|registers[2][12]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~8 .extended_lut = "off";
defparam \registers|Mux51~8 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \registers|Mux51~9 (
// Equation(s):
// \registers|Mux51~9_combout  = ( \registers|Mux51~7_combout  & ( \registers|Mux51~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((\registers|Mux51~6_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux51~7_combout  & ( \registers|Mux51~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux51~6_combout  & 
// \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \registers|Mux51~7_combout  & ( !\registers|Mux51~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux51~6_combout )))) ) ) ) # ( !\registers|Mux51~7_combout  & ( !\registers|Mux51~8_combout  & ( (\registers|Mux51~6_combout  & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\instructions|altsyncram_component|auto_generated|q_a [18] & \instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\registers|Mux51~6_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux51~7_combout ),
	.dataf(!\registers|Mux51~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~9 .extended_lut = "off";
defparam \registers|Mux51~9 .lut_mask = 64'h00040C04C004CC04;
defparam \registers|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N33
cyclonev_lcell_comb \registers|Mux51~10 (
// Equation(s):
// \registers|Mux51~10_combout  = ( \registers|Mux51~4_combout  & ( \registers|Mux51~5_combout  ) ) # ( !\registers|Mux51~4_combout  & ( \registers|Mux51~5_combout  ) ) # ( \registers|Mux51~4_combout  & ( !\registers|Mux51~5_combout  & ( 
// (\registers|Mux51~9_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\registers|Mux51~4_combout  & ( !\registers|Mux51~5_combout  & ( \registers|Mux51~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux51~9_combout ),
	.datae(!\registers|Mux51~4_combout ),
	.dataf(!\registers|Mux51~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux51~10 .extended_lut = "off";
defparam \registers|Mux51~10 .lut_mask = 64'h00FF0FFFFFFFFFFF;
defparam \registers|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \writeData[18]~11 (
// Equation(s):
// \writeData[18]~11_combout  = ( \Add1~65_sumout  & ( \mainALU|Mux141~7_combout  & ( ((\memory|altsyncram_component|auto_generated|q_a [18] & \controller|Equal10~0_combout )) # (\controller|Jal~0_combout ) ) ) ) # ( !\Add1~65_sumout  & ( 
// \mainALU|Mux141~7_combout  & ( (\memory|altsyncram_component|auto_generated|q_a [18] & (\controller|Equal10~0_combout  & !\controller|Jal~0_combout )) ) ) ) # ( \Add1~65_sumout  & ( !\mainALU|Mux141~7_combout  & ( ((!\controller|Equal10~0_combout ) # 
// (\controller|Jal~0_combout )) # (\memory|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\Add1~65_sumout  & ( !\mainALU|Mux141~7_combout  & ( (!\controller|Jal~0_combout  & ((!\controller|Equal10~0_combout ) # 
// (\memory|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\controller|Equal10~0_combout ),
	.datac(!\controller|Jal~0_combout ),
	.datad(gnd),
	.datae(!\Add1~65_sumout ),
	.dataf(!\mainALU|Mux141~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[18]~11 .extended_lut = "off";
defparam \writeData[18]~11 .lut_mask = 64'hD0D0DFDF10101F1F;
defparam \writeData[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \registers|registers[12][18]~feeder (
// Equation(s):
// \registers|registers[12][18]~feeder_combout  = ( \writeData[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[12][18]~feeder .extended_lut = "off";
defparam \registers|registers[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N55
dffeas \registers|registers[12][18] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[12][18] .is_wysiwyg = "true";
defparam \registers|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N9
cyclonev_lcell_comb \registers|Mux45~7 (
// Equation(s):
// \registers|Mux45~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][18]~q  ) ) )

	.dataa(!\registers|registers[12][18]~q ),
	.datab(!\registers|registers[13][18]~q ),
	.datac(!\registers|registers[15][18]~q ),
	.datad(!\registers|registers[14][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~7 .extended_lut = "off";
defparam \registers|Mux45~7 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \registers|Mux45~9 (
// Equation(s):
// \registers|Mux45~9_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[3][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[2][18]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[1][18]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[0][18]~q  ) ) )

	.dataa(!\registers|registers[0][18]~q ),
	.datab(!\registers|registers[1][18]~q ),
	.datac(!\registers|registers[3][18]~q ),
	.datad(!\registers|registers[2][18]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~9 .extended_lut = "off";
defparam \registers|Mux45~9 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N15
cyclonev_lcell_comb \registers|Mux45~8 (
// Equation(s):
// \registers|Mux45~8_combout  = ( \registers|registers[4][18]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[6][18]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[7][18]~q )) ) ) ) # ( !\registers|registers[4][18]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[6][18]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[7][18]~q )) ) ) ) # ( \registers|registers[4][18]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (!\instructions|altsyncram_component|auto_generated|q_a [16]) # (\registers|registers[5][18]~q ) ) ) ) # ( !\registers|registers[4][18]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [17] & ( (\registers|registers[5][18]~q  & \instructions|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\registers|registers[7][18]~q ),
	.datab(!\registers|registers[5][18]~q ),
	.datac(!\registers|registers[6][18]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[4][18]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~8 .extended_lut = "off";
defparam \registers|Mux45~8 .lut_mask = 64'h0033FF330F550F55;
defparam \registers|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \registers|Mux45~10 (
// Equation(s):
// \registers|Mux45~10_combout  = ( \registers|Mux45~9_combout  & ( \registers|Mux45~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # 
// ((\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|Mux45~7_combout )))) ) ) ) # ( !\registers|Mux45~9_combout  & ( \registers|Mux45~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|Mux45~7_combout )))) ) ) ) # ( \registers|Mux45~9_combout  & ( !\registers|Mux45~8_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((!\instructions|altsyncram_component|auto_generated|q_a [19]))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|Mux45~7_combout  & \instructions|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\registers|Mux45~9_combout  & ( !\registers|Mux45~8_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & (\registers|Mux45~7_combout  & \instructions|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux45~7_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\registers|Mux45~9_combout ),
	.dataf(!\registers|Mux45~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux45~10 .extended_lut = "off";
defparam \registers|Mux45~10 .lut_mask = 64'h000488044404CC04;
defparam \registers|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \ALUbaseInput[18]~27 (
// Equation(s):
// \ALUbaseInput[18]~27_combout  = ( \registers|Mux45~6_combout  & ( \registers|Mux45~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux45~6_combout  & ( \registers|Mux45~4_combout  & ( 
// ((!\controller|ALUsrc~0_combout  & ((\registers|Mux45~10_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( \registers|Mux45~6_combout  & ( !\registers|Mux45~4_combout  & ( 
// (!\controller|ALUsrc~0_combout ) # (\ALUbaseInput[16]~3_combout ) ) ) ) # ( !\registers|Mux45~6_combout  & ( !\registers|Mux45~4_combout  & ( ((!\controller|ALUsrc~0_combout  & \registers|Mux45~10_combout )) # (\ALUbaseInput[16]~3_combout ) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\ALUbaseInput[16]~3_combout ),
	.datad(!\registers|Mux45~10_combout ),
	.datae(!\registers|Mux45~6_combout ),
	.dataf(!\registers|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[18]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[18]~27 .extended_lut = "off";
defparam \ALUbaseInput[18]~27 .lut_mask = 64'h0FAFAFAF2FAFAFAF;
defparam \ALUbaseInput[18]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N39
cyclonev_lcell_comb \mainALU|Mux63~15 (
// Equation(s):
// \mainALU|Mux63~15_combout  = ( \ALUbaseInput[26]~28_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [9] & (((\instructions|altsyncram_component|auto_generated|q_a [10]) # (\ALUbaseInput[10]~34_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout  & ((!\instructions|altsyncram_component|auto_generated|q_a [10])))) ) ) # ( !\ALUbaseInput[26]~28_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [10] & ((!\instructions|altsyncram_component|auto_generated|q_a [9] & ((\ALUbaseInput[10]~34_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [9] & (\ALUbaseInput[18]~27_combout 
// )))) ) )

	.dataa(!\ALUbaseInput[18]~27_combout ),
	.datab(!\ALUbaseInput[10]~34_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~15 .extended_lut = "off";
defparam \mainALU|Mux63~15 .lut_mask = 64'h3500350035F035F0;
defparam \mainALU|Mux63~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \mainALU|Mux63~24 (
// Equation(s):
// \mainALU|Mux63~24_combout  = ( \mainALU|Mux63~11_combout  & ( \mainALU|Mux63~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~15_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~23_combout )))) ) ) ) # ( !\mainALU|Mux63~11_combout  & ( \mainALU|Mux63~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~15_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~23_combout ))))) ) ) ) # ( \mainALU|Mux63~11_combout  & ( !\mainALU|Mux63~19_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~15_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~23_combout ))))) ) ) ) # ( !\mainALU|Mux63~11_combout  & ( !\mainALU|Mux63~19_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [8] & (\mainALU|Mux63~15_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [8] & ((\mainALU|Mux63~23_combout ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~15_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\mainALU|Mux63~23_combout ),
	.datae(!\mainALU|Mux63~11_combout ),
	.dataf(!\mainALU|Mux63~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~24 .extended_lut = "off";
defparam \mainALU|Mux63~24 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \mainALU|Mux63~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N18
cyclonev_lcell_comb \mainALU|Mux152~2 (
// Equation(s):
// \mainALU|Mux152~2_combout  = ( \mainALU|Mux0~5_combout  & ( \mainALU|Mux0~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~6_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~4_combout ))) ) ) ) # ( !\mainALU|Mux0~5_combout  & ( \mainALU|Mux0~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7])) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~6_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~4_combout )))) ) ) ) # ( \mainALU|Mux0~5_combout  & ( !\mainALU|Mux0~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7])) # (\instructions|altsyncram_component|auto_generated|q_a [6] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~6_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~4_combout )))) ) ) ) # ( !\mainALU|Mux0~5_combout  & ( !\mainALU|Mux0~7_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~6_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~4_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~4_combout ),
	.datad(!\mainALU|Mux0~6_combout ),
	.datae(!\mainALU|Mux0~5_combout ),
	.dataf(!\mainALU|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~2 .extended_lut = "off";
defparam \mainALU|Mux152~2 .lut_mask = 64'h0145236789CDABEF;
defparam \mainALU|Mux152~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N0
cyclonev_lcell_comb \mainALU|Mux152~0 (
// Equation(s):
// \mainALU|Mux152~0_combout  = ( \mainALU|Mux64~6_combout  & ( \mainALU|Mux64~8_combout  & ( (!\registers|Mux31~8_combout ) # ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~7_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~5_combout ))) ) ) 
// ) # ( !\mainALU|Mux64~6_combout  & ( \mainALU|Mux64~8_combout  & ( (!\registers|Mux31~8_combout  & (!\registers|Mux30~8_combout )) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~7_combout ))) # 
// (\registers|Mux30~8_combout  & (\mainALU|Mux64~5_combout )))) ) ) ) # ( \mainALU|Mux64~6_combout  & ( !\mainALU|Mux64~8_combout  & ( (!\registers|Mux31~8_combout  & (\registers|Mux30~8_combout )) # (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~7_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~5_combout )))) ) ) ) # ( !\mainALU|Mux64~6_combout  & ( !\mainALU|Mux64~8_combout  & ( (\registers|Mux31~8_combout  & 
// ((!\registers|Mux30~8_combout  & ((\mainALU|Mux64~7_combout ))) # (\registers|Mux30~8_combout  & (\mainALU|Mux64~5_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~5_combout ),
	.datad(!\mainALU|Mux64~7_combout ),
	.datae(!\mainALU|Mux64~6_combout ),
	.dataf(!\mainALU|Mux64~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~0 .extended_lut = "off";
defparam \mainALU|Mux152~0 .lut_mask = 64'h0145236789CDABEF;
defparam \mainALU|Mux152~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N24
cyclonev_lcell_comb \mainALU|Mux152~1 (
// Equation(s):
// \mainALU|Mux152~1_combout  = ( \mainALU|Mux152~0_combout  & ( (!\controller|ALUControl[0]~1_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~21_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~23_combout ))) ) ) # ( 
// !\mainALU|Mux152~0_combout  & ( (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~21_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~23_combout )))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~23_combout ),
	.datad(!\mainALU|Mux127~21_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux152~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~1 .extended_lut = "off";
defparam \mainALU|Mux152~1 .lut_mask = 64'h01230123CDEFCDEF;
defparam \mainALU|Mux152~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N30
cyclonev_lcell_comb \mainALU|Mux152~3 (
// Equation(s):
// \mainALU|Mux152~3_combout  = ( \mainALU|Mux152~2_combout  & ( \mainALU|Mux152~1_combout  & ( (!\mainALU|Mux155~4_combout ) # ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~22_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~24_combout ))) ) ) 
// ) # ( !\mainALU|Mux152~2_combout  & ( \mainALU|Mux152~1_combout  & ( (!\mainALU|Mux155~4_combout  & (!\mainALU|Mux155~3_combout )) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux63~22_combout ))) # (\mainALU|Mux155~3_combout 
//  & (\mainALU|Mux63~24_combout )))) ) ) ) # ( \mainALU|Mux152~2_combout  & ( !\mainALU|Mux152~1_combout  & ( (!\mainALU|Mux155~4_combout  & (\mainALU|Mux155~3_combout )) # (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~22_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~24_combout )))) ) ) ) # ( !\mainALU|Mux152~2_combout  & ( !\mainALU|Mux152~1_combout  & ( (\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & 
// ((\mainALU|Mux63~22_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux63~24_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~4_combout ),
	.datab(!\mainALU|Mux155~3_combout ),
	.datac(!\mainALU|Mux63~24_combout ),
	.datad(!\mainALU|Mux63~22_combout ),
	.datae(!\mainALU|Mux152~2_combout ),
	.dataf(!\mainALU|Mux152~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~3 .extended_lut = "off";
defparam \mainALU|Mux152~3 .lut_mask = 64'h0145236789CDABEF;
defparam \mainALU|Mux152~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N42
cyclonev_lcell_comb \mainALU|Mux152~4 (
// Equation(s):
// \mainALU|Mux152~4_combout  = ( \mainALU|Mux156~0_combout  & ( \mainALU|Mux152~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\mainALU|Mux155~1_combout  & (\registers|Mux24~8_combout  & \ALUbaseInput[7]~14_combout ))) # (\mainALU|Mux155~2_combout  & 
// (((\ALUbaseInput[7]~14_combout ) # (\registers|Mux24~8_combout )) # (\mainALU|Mux155~1_combout ))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( \mainALU|Mux152~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # 
// ((\registers|Mux24~8_combout  & \ALUbaseInput[7]~14_combout )))) # (\mainALU|Mux155~2_combout  & (((\ALUbaseInput[7]~14_combout ) # (\registers|Mux24~8_combout )) # (\mainALU|Mux155~1_combout ))) ) ) ) # ( \mainALU|Mux156~0_combout  & ( 
// !\mainALU|Mux152~3_combout  & ( (!\mainALU|Mux155~2_combout  & (\mainALU|Mux155~1_combout  & (\registers|Mux24~8_combout  & \ALUbaseInput[7]~14_combout ))) # (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\ALUbaseInput[7]~14_combout ) # 
// (\registers|Mux24~8_combout )))) ) ) ) # ( !\mainALU|Mux156~0_combout  & ( !\mainALU|Mux152~3_combout  & ( (!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux155~1_combout ) # ((\registers|Mux24~8_combout  & \ALUbaseInput[7]~14_combout )))) # 
// (\mainALU|Mux155~2_combout  & (!\mainALU|Mux155~1_combout  & ((\ALUbaseInput[7]~14_combout ) # (\registers|Mux24~8_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~2_combout ),
	.datab(!\mainALU|Mux155~1_combout ),
	.datac(!\registers|Mux24~8_combout ),
	.datad(!\ALUbaseInput[7]~14_combout ),
	.datae(!\mainALU|Mux156~0_combout ),
	.dataf(!\mainALU|Mux152~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~4 .extended_lut = "off";
defparam \mainALU|Mux152~4 .lut_mask = 64'h8CCE04469DDF1557;
defparam \mainALU|Mux152~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N6
cyclonev_lcell_comb \mainALU|Mux152~6 (
// Equation(s):
// \mainALU|Mux152~6_combout  = ( \mainALU|Mux152~4_combout  & ( (\mainALU|Mux152~5_combout ) # (\mainALU|Mux156~6_combout ) ) ) # ( !\mainALU|Mux152~4_combout  & ( \mainALU|Mux152~5_combout  ) )

	.dataa(!\mainALU|Mux156~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainALU|Mux152~5_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux152~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux152~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux152~6 .extended_lut = "off";
defparam \mainALU|Mux152~6 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \mainALU|Mux152~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N12
cyclonev_lcell_comb \writeData[6]~6 (
// Equation(s):
// \writeData[6]~6_combout  = ( \mainALU|Mux153~6_combout  & ( \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [6])) # (\controller|Jal~0_combout  & ((\Add1~17_sumout ))) ) ) ) # ( 
// !\mainALU|Mux153~6_combout  & ( \controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [6])) # (\controller|Jal~0_combout  & ((\Add1~17_sumout ))) ) ) ) # ( \mainALU|Mux153~6_combout  & ( 
// !\controller|Equal10~0_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~17_sumout ) ) ) ) # ( !\mainALU|Mux153~6_combout  & ( !\controller|Equal10~0_combout  & ( (\controller|Jal~0_combout  & \Add1~17_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\memory|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\controller|Jal~0_combout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\mainALU|Mux153~6_combout ),
	.dataf(!\controller|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[6]~6 .extended_lut = "off";
defparam \writeData[6]~6 .lut_mask = 64'h000FF0FF303F303F;
defparam \writeData[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N26
dffeas \registers|registers[28][6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[6]~6_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[28][6] .is_wysiwyg = "true";
defparam \registers|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N57
cyclonev_lcell_comb \registers|Mux57~0 (
// Equation(s):
// \registers|Mux57~0_combout  = ( \registers|registers[24][6]~q  & ( \registers|registers[20][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18]) # 
// (\registers|registers[16][6]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])) # (\registers|registers[28][6]~q ))) ) ) ) # ( !\registers|registers[24][6]~q  & ( 
// \registers|registers[20][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[16][6]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [19] & (\registers|registers[28][6]~q  & ((\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \registers|registers[24][6]~q  & ( !\registers|registers[20][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (((\registers|registers[16][6]~q  & !\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])) # 
// (\registers|registers[28][6]~q ))) ) ) ) # ( !\registers|registers[24][6]~q  & ( !\registers|registers[20][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\registers|registers[16][6]~q  & 
// !\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[28][6]~q  & ((\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\registers|registers[28][6]~q ),
	.datac(!\registers|registers[16][6]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[24][6]~q ),
	.dataf(!\registers|registers[20][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~0 .extended_lut = "off";
defparam \registers|Mux57~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \registers|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y17_N39
cyclonev_lcell_comb \registers|Mux57~2 (
// Equation(s):
// \registers|Mux57~2_combout  = ( \registers|registers[18][6]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][6]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][6]~q ))) ) ) ) # ( !\registers|registers[18][6]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[26][6]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[30][6]~q ))) ) ) ) # ( \registers|registers[18][6]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[22][6]~q ) ) ) ) # ( !\registers|registers[18][6]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[22][6]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[22][6]~q ),
	.datab(!\registers|registers[26][6]~q ),
	.datac(!\registers|registers[30][6]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[18][6]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~2 .extended_lut = "off";
defparam \registers|Mux57~2 .lut_mask = 64'h0055FF55330F330F;
defparam \registers|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N33
cyclonev_lcell_comb \registers|Mux57~1 (
// Equation(s):
// \registers|Mux57~1_combout  = ( \registers|registers[17][6]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[25][6]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[29][6]~q )) ) ) ) # ( !\registers|registers[17][6]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[25][6]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[29][6]~q )) ) ) ) # ( \registers|registers[17][6]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[21][6]~q ) ) ) ) # ( !\registers|registers[17][6]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\registers|registers[21][6]~q  & \instructions|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\registers|registers[29][6]~q ),
	.datab(!\registers|registers[25][6]~q ),
	.datac(!\registers|registers[21][6]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\registers|registers[17][6]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~1 .extended_lut = "off";
defparam \registers|Mux57~1 .lut_mask = 64'h000FFF0F33553355;
defparam \registers|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N33
cyclonev_lcell_comb \registers|Mux57~3 (
// Equation(s):
// \registers|Mux57~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][6]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[23][6]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[31][6]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[19][6]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19]) # (\registers|registers[27][6]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[19][6]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & ((\registers|registers[23][6]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & (\registers|registers[31][6]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\registers|registers[19][6]~q  & ( (\registers|registers[27][6]~q  & \instructions|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\registers|registers[31][6]~q ),
	.datab(!\registers|registers[27][6]~q ),
	.datac(!\registers|registers[23][6]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\registers|registers[19][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~3 .extended_lut = "off";
defparam \registers|Mux57~3 .lut_mask = 64'h00330F55FF330F55;
defparam \registers|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N33
cyclonev_lcell_comb \registers|Mux57~4 (
// Equation(s):
// \registers|Mux57~4_combout  = ( \registers|Mux57~1_combout  & ( \registers|Mux57~3_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux57~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((\registers|Mux57~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\registers|Mux57~1_combout  & ( \registers|Mux57~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\registers|Mux57~0_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [16]))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & (((\registers|Mux57~2_combout ) # (\instructions|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( \registers|Mux57~1_combout  & ( !\registers|Mux57~3_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])) # (\registers|Mux57~0_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16] & \registers|Mux57~2_combout )))) ) ) ) # ( !\registers|Mux57~1_combout  & ( !\registers|Mux57~3_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux57~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux57~2_combout 
// ))))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\registers|Mux57~0_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\registers|Mux57~2_combout ),
	.datae(!\registers|Mux57~1_combout ),
	.dataf(!\registers|Mux57~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux57~4 .extended_lut = "off";
defparam \registers|Mux57~4 .lut_mask = 64'h20702A7A25752F7F;
defparam \registers|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y18_N27
cyclonev_lcell_comb \ALUbaseInput[6]~29 (
// Equation(s):
// \ALUbaseInput[6]~29_combout  = ( \registers|Mux57~5_combout  & ( \registers|Mux57~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\registers|Mux57~5_combout  & ( 
// \registers|Mux57~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \registers|Mux57~5_combout  & ( !\registers|Mux57~9_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\registers|Mux57~5_combout  & ( !\registers|Mux57~9_combout  & ( (!\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((\registers|Mux57~4_combout )))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\registers|Mux57~4_combout ),
	.datae(!\registers|Mux57~5_combout ),
	.dataf(!\registers|Mux57~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[6]~29 .extended_lut = "off";
defparam \ALUbaseInput[6]~29 .lut_mask = 64'h0527AFAFAFAFAFAF;
defparam \ALUbaseInput[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N57
cyclonev_lcell_comb \mainALU|Mux153~5 (
// Equation(s):
// \mainALU|Mux153~5_combout  = ( \mainALU|Add0~25_sumout  & ( ((\mainALU|Mux156~7_combout  & (!\ALUbaseInput[6]~29_combout  & !\registers|Mux25~8_combout ))) # (\mainALU|Mux155~5_combout ) ) ) # ( !\mainALU|Add0~25_sumout  & ( (\mainALU|Mux156~7_combout  & 
// (!\ALUbaseInput[6]~29_combout  & !\registers|Mux25~8_combout )) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux156~7_combout ),
	.datac(!\ALUbaseInput[6]~29_combout ),
	.datad(!\registers|Mux25~8_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~5 .extended_lut = "off";
defparam \mainALU|Mux153~5 .lut_mask = 64'h3000300075557555;
defparam \mainALU|Mux153~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N0
cyclonev_lcell_comb \mainALU|Mux153~6 (
// Equation(s):
// \mainALU|Mux153~6_combout  = ( \mainALU|Mux153~4_combout  & ( (\mainALU|Mux153~5_combout ) # (\mainALU|Mux156~6_combout ) ) ) # ( !\mainALU|Mux153~4_combout  & ( \mainALU|Mux153~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainALU|Mux156~6_combout ),
	.datad(!\mainALU|Mux153~5_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux153~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux153~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux153~6 .extended_lut = "off";
defparam \mainALU|Mux153~6 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mainALU|Mux153~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y14_N33
cyclonev_lcell_comb \writeData[5]~5 (
// Equation(s):
// \writeData[5]~5_combout  = ( \controller|Jal~0_combout  & ( \mainALU|Mux154~6_combout  & ( \Add1~13_sumout  ) ) ) # ( !\controller|Jal~0_combout  & ( \mainALU|Mux154~6_combout  & ( (!\controller|Equal10~0_combout ) # 
// (\memory|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \controller|Jal~0_combout  & ( !\mainALU|Mux154~6_combout  & ( \Add1~13_sumout  ) ) ) # ( !\controller|Jal~0_combout  & ( !\mainALU|Mux154~6_combout  & ( (\controller|Equal10~0_combout  & 
// \memory|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(!\controller|Equal10~0_combout ),
	.datab(!\Add1~13_sumout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.datae(!\controller|Jal~0_combout ),
	.dataf(!\mainALU|Mux154~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[5]~5 .extended_lut = "off";
defparam \writeData[5]~5 .lut_mask = 64'h05053333AFAF3333;
defparam \writeData[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y13_N53
dffeas \registers|registers[11][5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[5]~5_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][5] .is_wysiwyg = "true";
defparam \registers|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y14_N51
cyclonev_lcell_comb \registers|Mux58~11 (
// Equation(s):
// \registers|Mux58~11_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # (\registers|registers[11][5]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[9][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[8][5]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17] & (\registers|registers[10][5]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[9][5]~q  & ( (\registers|registers[11][5]~q  & \instructions|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\registers|registers[9][5]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|registers[8][5]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [17] & (\registers|registers[10][5]~q )) ) ) )

	.dataa(!\registers|registers[11][5]~q ),
	.datab(!\registers|registers[10][5]~q ),
	.datac(!\registers|registers[8][5]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\registers|registers[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~11 .extended_lut = "off";
defparam \registers|Mux58~11 .lut_mask = 64'h0F3300550F33FF55;
defparam \registers|Mux58~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N36
cyclonev_lcell_comb \registers|Mux58~5 (
// Equation(s):
// \registers|Mux58~5_combout  = ( \registers|Mux58~11_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & (!\instructions|altsyncram_component|auto_generated|q_a [20] & \instructions|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\registers|Mux58~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux58~5 .extended_lut = "off";
defparam \registers|Mux58~5 .lut_mask = 64'h0000000000C000C0;
defparam \registers|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N33
cyclonev_lcell_comb \ALUbaseInput[5]~6 (
// Equation(s):
// \ALUbaseInput[5]~6_combout  = ( \registers|Mux58~9_combout  & ( \registers|Mux58~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\registers|Mux58~9_combout  & ( 
// \registers|Mux58~4_combout  & ( (!\controller|ALUsrc~0_combout  & (((\registers|Mux58~5_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [20])))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a 
// [5])) ) ) ) # ( \registers|Mux58~9_combout  & ( !\registers|Mux58~4_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\registers|Mux58~9_combout  & ( !\registers|Mux58~4_combout  & ( 
// (!\controller|ALUsrc~0_combout  & ((\registers|Mux58~5_combout ))) # (\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [5])) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\registers|Mux58~5_combout ),
	.datae(!\registers|Mux58~9_combout ),
	.dataf(!\registers|Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[5]~6 .extended_lut = "off";
defparam \ALUbaseInput[5]~6 .lut_mask = 64'h11BBBBBB1BBBBBBB;
defparam \ALUbaseInput[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \mainALU|Mux154~5 (
// Equation(s):
// \mainALU|Mux154~5_combout  = ( \registers|Mux26~8_combout  & ( \mainALU|Add0~21_sumout  & ( \mainALU|Mux155~5_combout  ) ) ) # ( !\registers|Mux26~8_combout  & ( \mainALU|Add0~21_sumout  & ( ((\mainALU|Mux156~7_combout  & !\ALUbaseInput[5]~6_combout )) # 
// (\mainALU|Mux155~5_combout ) ) ) ) # ( !\registers|Mux26~8_combout  & ( !\mainALU|Add0~21_sumout  & ( (\mainALU|Mux156~7_combout  & !\ALUbaseInput[5]~6_combout ) ) ) )

	.dataa(!\mainALU|Mux156~7_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[5]~6_combout ),
	.datad(!\mainALU|Mux155~5_combout ),
	.datae(!\registers|Mux26~8_combout ),
	.dataf(!\mainALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~5 .extended_lut = "off";
defparam \mainALU|Mux154~5 .lut_mask = 64'h5050000050FF00FF;
defparam \mainALU|Mux154~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N21
cyclonev_lcell_comb \mainALU|Mux154~6 (
// Equation(s):
// \mainALU|Mux154~6_combout  = ( \mainALU|Mux154~4_combout  & ( (\mainALU|Mux156~6_combout ) # (\mainALU|Mux154~5_combout ) ) ) # ( !\mainALU|Mux154~4_combout  & ( \mainALU|Mux154~5_combout  ) )

	.dataa(!\mainALU|Mux154~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainALU|Mux156~6_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux154~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux154~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux154~6 .extended_lut = "off";
defparam \mainALU|Mux154~6 .lut_mask = 64'h5555555555FF55FF;
defparam \mainALU|Mux154~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N51
cyclonev_lcell_comb \writeData[4]~4 (
// Equation(s):
// \writeData[4]~4_combout  = ( \mainALU|Mux155~14_combout  & ( \Add1~9_sumout  & ( (!\controller|Equal10~0_combout ) # ((\controller|Jal~0_combout ) # (\memory|altsyncram_component|auto_generated|q_a [4])) ) ) ) # ( !\mainALU|Mux155~14_combout  & ( 
// \Add1~9_sumout  & ( ((\controller|Equal10~0_combout  & \memory|altsyncram_component|auto_generated|q_a [4])) # (\controller|Jal~0_combout ) ) ) ) # ( \mainALU|Mux155~14_combout  & ( !\Add1~9_sumout  & ( (!\controller|Jal~0_combout  & 
// ((!\controller|Equal10~0_combout ) # (\memory|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # ( !\mainALU|Mux155~14_combout  & ( !\Add1~9_sumout  & ( (\controller|Equal10~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [4] & 
// !\controller|Jal~0_combout )) ) ) )

	.dataa(!\controller|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\controller|Jal~0_combout ),
	.datae(!\mainALU|Mux155~14_combout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[4]~4 .extended_lut = "off";
defparam \writeData[4]~4 .lut_mask = 64'h0500AF0005FFAFFF;
defparam \writeData[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N12
cyclonev_lcell_comb \registers|registers[14][4]~feeder (
// Equation(s):
// \registers|registers[14][4]~feeder_combout  = ( \writeData[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[14][4]~feeder .extended_lut = "off";
defparam \registers|registers[14][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N14
dffeas \registers|registers[14][4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][4] .is_wysiwyg = "true";
defparam \registers|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N9
cyclonev_lcell_comb \registers|Mux27~5 (
// Equation(s):
// \registers|Mux27~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][4]~q  & ( (\registers|registers[14][4]~q ) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[12][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [21] & (\registers|registers[13][4]~q )) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[15][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & \registers|registers[14][4]~q ) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[15][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[12][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [21] & (\registers|registers[13][4]~q )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|registers[14][4]~q ),
	.datac(!\registers|registers[13][4]~q ),
	.datad(!\registers|registers[12][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|registers[15][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~5 .extended_lut = "off";
defparam \registers|Mux27~5 .lut_mask = 64'h05AF222205AF7777;
defparam \registers|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \registers|Mux27~6 (
// Equation(s):
// \registers|Mux27~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[5][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[6][4]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[7][4]~q )) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[5][4]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [21]) # (\registers|registers[4][4]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[5][4]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[6][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[7][4]~q )) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\registers|registers[5][4]~q  & ( (\registers|registers[4][4]~q  & !\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\registers|registers[7][4]~q ),
	.datab(!\registers|registers[4][4]~q ),
	.datac(!\registers|registers[6][4]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\registers|registers[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~6 .extended_lut = "off";
defparam \registers|Mux27~6 .lut_mask = 64'h33000F5533FF0F55;
defparam \registers|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y20_N21
cyclonev_lcell_comb \registers|Mux27~7 (
// Equation(s):
// \registers|Mux27~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][4]~q  ) ) )

	.dataa(!\registers|registers[1][4]~q ),
	.datab(!\registers|registers[0][4]~q ),
	.datac(!\registers|registers[3][4]~q ),
	.datad(!\registers|registers[2][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~7 .extended_lut = "off";
defparam \registers|Mux27~7 .lut_mask = 64'h3333555500FF0F0F;
defparam \registers|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N15
cyclonev_lcell_comb \registers|Mux27~10 (
// Equation(s):
// \registers|Mux27~10_combout  = ( \registers|Mux27~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # ((!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux27~6_combout )) ) ) # ( 
// !\registers|Mux27~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\instructions|altsyncram_component|auto_generated|q_a [24])) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux27~6_combout )) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux27~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|Mux27~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~10 .extended_lut = "off";
defparam \registers|Mux27~10 .lut_mask = 64'h26262626AEAEAEAE;
defparam \registers|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N27
cyclonev_lcell_comb \registers|Mux27~0 (
// Equation(s):
// \registers|Mux27~0_combout  = ( \registers|registers[20][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[28][4]~q ) ) ) ) # ( 
// !\registers|registers[20][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|registers[28][4]~q ) ) ) ) # ( \registers|registers[20][4]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[16][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & 
// (\registers|registers[24][4]~q )) ) ) ) # ( !\registers|registers[20][4]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[16][4]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[24][4]~q )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\registers|registers[28][4]~q ),
	.datac(!\registers|registers[24][4]~q ),
	.datad(!\registers|registers[16][4]~q ),
	.datae(!\registers|registers[20][4]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~0 .extended_lut = "off";
defparam \registers|Mux27~0 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \registers|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N42
cyclonev_lcell_comb \registers|Mux27~3 (
// Equation(s):
// \registers|Mux27~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][4]~q  ) ) )

	.dataa(!\registers|registers[19][4]~q ),
	.datab(!\registers|registers[31][4]~q ),
	.datac(!\registers|registers[27][4]~q ),
	.datad(!\registers|registers[23][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~3 .extended_lut = "off";
defparam \registers|Mux27~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \registers|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N21
cyclonev_lcell_comb \registers|Mux27~2 (
// Equation(s):
// \registers|Mux27~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][4]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][4]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][4]~q  ) ) )

	.dataa(!\registers|registers[26][4]~q ),
	.datab(!\registers|registers[22][4]~q ),
	.datac(!\registers|registers[18][4]~q ),
	.datad(!\registers|registers[30][4]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~2 .extended_lut = "off";
defparam \registers|Mux27~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \registers|Mux27~1 (
// Equation(s):
// \registers|Mux27~1_combout  = ( \registers|registers[25][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[29][4]~q ) ) ) ) # ( 
// !\registers|registers[25][4]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( (\instructions|altsyncram_component|auto_generated|q_a [23] & \registers|registers[29][4]~q ) ) ) ) # ( \registers|registers[25][4]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[17][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [23] & 
// (\registers|registers[21][4]~q )) ) ) ) # ( !\registers|registers[25][4]~q  & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[17][4]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[21][4]~q )) ) ) )

	.dataa(!\registers|registers[21][4]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\registers|registers[17][4]~q ),
	.datad(!\registers|registers[29][4]~q ),
	.datae(!\registers|registers[25][4]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~1 .extended_lut = "off";
defparam \registers|Mux27~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \registers|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N12
cyclonev_lcell_comb \registers|Mux27~9 (
// Equation(s):
// \registers|Mux27~9_combout  = ( \registers|Mux27~2_combout  & ( \registers|Mux27~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (((\registers|Mux27~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [22]))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((\registers|Mux27~3_combout )))) ) ) ) # ( !\registers|Mux27~2_combout  & ( \registers|Mux27~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux27~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((\registers|Mux27~3_combout )))) ) ) ) # ( \registers|Mux27~2_combout  & ( !\registers|Mux27~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((\registers|Mux27~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [22]))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux27~3_combout 
// )))) ) ) ) # ( !\registers|Mux27~2_combout  & ( !\registers|Mux27~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux27~0_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux27~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|Mux27~0_combout ),
	.datad(!\registers|Mux27~3_combout ),
	.datae(!\registers|Mux27~2_combout ),
	.dataf(!\registers|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~9 .extended_lut = "off";
defparam \registers|Mux27~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \registers|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \registers|Mux27~4 (
// Equation(s):
// \registers|Mux27~4_combout  = ( \registers|registers[8][4]~q  & ( \registers|registers[10][4]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|registers[9][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[11][4]~q ))) ) ) ) # ( !\registers|registers[8][4]~q  & ( \registers|registers[10][4]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\instructions|altsyncram_component|auto_generated|q_a [22])) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|registers[9][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[11][4]~q )))) ) ) ) # ( \registers|registers[8][4]~q  & ( !\registers|registers[10][4]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (!\instructions|altsyncram_component|auto_generated|q_a [22])) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|registers[9][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[11][4]~q )))) ) ) ) # ( !\registers|registers[8][4]~q  & ( !\registers|registers[10][4]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[9][4]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[11][4]~q 
// )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\registers|registers[11][4]~q ),
	.datad(!\registers|registers[9][4]~q ),
	.datae(!\registers|registers[8][4]~q ),
	.dataf(!\registers|registers[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~4 .extended_lut = "off";
defparam \registers|Mux27~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \registers|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N39
cyclonev_lcell_comb \registers|Mux27~8 (
// Equation(s):
// \registers|Mux27~8_combout  = ( \registers|Mux27~9_combout  & ( \registers|Mux27~4_combout  & ( (((\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux27~5_combout )) # (\registers|Mux27~10_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\registers|Mux27~9_combout  & ( \registers|Mux27~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (((\instructions|altsyncram_component|auto_generated|q_a 
// [24] & \registers|Mux27~5_combout )) # (\registers|Mux27~10_combout ))) ) ) ) # ( \registers|Mux27~9_combout  & ( !\registers|Mux27~4_combout  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux27~10_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|Mux27~5_combout  & !\registers|Mux27~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\registers|Mux27~9_combout  & ( 
// !\registers|Mux27~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & ((!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux27~10_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] 
// & (\registers|Mux27~5_combout  & !\registers|Mux27~10_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux27~5_combout ),
	.datad(!\registers|Mux27~10_combout ),
	.datae(!\registers|Mux27~9_combout ),
	.dataf(!\registers|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux27~8 .extended_lut = "off";
defparam \registers|Mux27~8 .lut_mask = 64'h028857DD02AA57FF;
defparam \registers|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N9
cyclonev_lcell_comb \mainALU|Mux155~13 (
// Equation(s):
// \mainALU|Mux155~13_combout  = ( \mainALU|Mux155~11_combout  & ( \mainALU|Mux156~7_combout  & ( (!\mainALU|Mux155~12_combout  & (!\registers|Mux27~8_combout  $ (!\ALUbaseInput[4]~21_combout ))) ) ) ) # ( !\mainALU|Mux155~11_combout  & ( 
// \mainALU|Mux156~7_combout  & ( (!\mainALU|Mux155~12_combout  & ((\ALUbaseInput[4]~21_combout ) # (\registers|Mux27~8_combout ))) ) ) ) # ( \mainALU|Mux155~11_combout  & ( !\mainALU|Mux156~7_combout  & ( (!\registers|Mux27~8_combout  & 
// ((!\mainALU|Mux155~12_combout ) # (!\ALUbaseInput[4]~21_combout ))) # (\registers|Mux27~8_combout  & (!\mainALU|Mux155~12_combout  & !\ALUbaseInput[4]~21_combout )) ) ) ) # ( !\mainALU|Mux155~11_combout  & ( !\mainALU|Mux156~7_combout  & ( 
// (!\mainALU|Mux155~12_combout ) # ((!\registers|Mux27~8_combout  & !\ALUbaseInput[4]~21_combout )) ) ) )

	.dataa(!\registers|Mux27~8_combout ),
	.datab(gnd),
	.datac(!\mainALU|Mux155~12_combout ),
	.datad(!\ALUbaseInput[4]~21_combout ),
	.datae(!\mainALU|Mux155~11_combout ),
	.dataf(!\mainALU|Mux156~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~13 .extended_lut = "off";
defparam \mainALU|Mux155~13 .lut_mask = 64'hFAF0FAA050F050A0;
defparam \mainALU|Mux155~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N15
cyclonev_lcell_comb \mainALU|Mux0~1 (
// Equation(s):
// \mainALU|Mux0~1_combout  = ( \ALUbaseInput[1]~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [10] & !\instructions|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~1 .extended_lut = "off";
defparam \mainALU|Mux0~1 .lut_mask = 64'h00000000A000A000;
defparam \mainALU|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N12
cyclonev_lcell_comb \mainALU|Mux155~8 (
// Equation(s):
// \mainALU|Mux155~8_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [6] & ( \mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~3_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~1_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [6] & ( \mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7]) # 
// (\mainALU|Mux0~0_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [6] & ( !\mainALU|Mux0~4_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~3_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~1_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [6] & ( !\mainALU|Mux0~4_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// \mainALU|Mux0~0_combout ) ) ) )

	.dataa(!\mainALU|Mux0~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux0~0_combout ),
	.datad(!\mainALU|Mux0~1_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\mainALU|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~8 .extended_lut = "off";
defparam \mainALU|Mux155~8 .lut_mask = 64'h03034477CFCF4477;
defparam \mainALU|Mux155~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N30
cyclonev_lcell_comb \mainALU|Mux64~2 (
// Equation(s):
// \mainALU|Mux64~2_combout  = ( !\registers|Mux28~8_combout  & ( (!\registers|Mux27~8_combout  & (\ALUbaseInput[1]~1_combout  & !\registers|Mux29~8_combout )) ) )

	.dataa(gnd),
	.datab(!\registers|Mux27~8_combout ),
	.datac(!\ALUbaseInput[1]~1_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~2 .extended_lut = "off";
defparam \mainALU|Mux64~2 .lut_mask = 64'h0C000C0000000000;
defparam \mainALU|Mux64~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N48
cyclonev_lcell_comb \mainALU|Mux155~6 (
// Equation(s):
// \mainALU|Mux155~6_combout  = ( \mainALU|Mux64~4_combout  & ( \mainALU|Mux64~5_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~1_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~2_combout ))) ) ) 
// ) # ( !\mainALU|Mux64~4_combout  & ( \mainALU|Mux64~5_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux64~1_combout )))) # (\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & (\mainALU|Mux64~2_combout 
// ))) ) ) ) # ( \mainALU|Mux64~4_combout  & ( !\mainALU|Mux64~5_combout  & ( (!\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & ((\mainALU|Mux64~1_combout )))) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # 
// ((\mainALU|Mux64~2_combout )))) ) ) ) # ( !\mainALU|Mux64~4_combout  & ( !\mainALU|Mux64~5_combout  & ( (\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~1_combout ))) # (\registers|Mux31~8_combout  & 
// (\mainALU|Mux64~2_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~2_combout ),
	.datad(!\mainALU|Mux64~1_combout ),
	.datae(!\mainALU|Mux64~4_combout ),
	.dataf(!\mainALU|Mux64~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~6 .extended_lut = "off";
defparam \mainALU|Mux155~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \mainALU|Mux155~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N24
cyclonev_lcell_comb \mainALU|Mux127~15 (
// Equation(s):
// \mainALU|Mux127~15_combout  = ( \mainALU|Mux127~6_combout  & ( \mainALU|Mux127~10_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~8_combout )) # (\registers|Mux29~8_combout  & ((\mainALU|Mux127~14_combout 
// )))) ) ) ) # ( !\mainALU|Mux127~6_combout  & ( \mainALU|Mux127~10_combout  & ( (!\registers|Mux29~8_combout  & (\mainALU|Mux127~8_combout  & ((\registers|Mux30~8_combout )))) # (\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout ) # 
// (\mainALU|Mux127~14_combout )))) ) ) ) # ( \mainALU|Mux127~6_combout  & ( !\mainALU|Mux127~10_combout  & ( (!\registers|Mux29~8_combout  & (((!\registers|Mux30~8_combout )) # (\mainALU|Mux127~8_combout ))) # (\registers|Mux29~8_combout  & 
// (((\mainALU|Mux127~14_combout  & \registers|Mux30~8_combout )))) ) ) ) # ( !\mainALU|Mux127~6_combout  & ( !\mainALU|Mux127~10_combout  & ( (\registers|Mux30~8_combout  & ((!\registers|Mux29~8_combout  & (\mainALU|Mux127~8_combout )) # 
// (\registers|Mux29~8_combout  & ((\mainALU|Mux127~14_combout ))))) ) ) )

	.dataa(!\mainALU|Mux127~8_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Mux127~14_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux127~6_combout ),
	.dataf(!\mainALU|Mux127~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~15 .extended_lut = "off";
defparam \mainALU|Mux127~15 .lut_mask = 64'h0047CC473347FF47;
defparam \mainALU|Mux127~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N57
cyclonev_lcell_comb \mainALU|Mux155~7 (
// Equation(s):
// \mainALU|Mux155~7_combout  = ( \mainALU|Mux127~15_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux155~6_combout )))) # (\controller|ALUControl[0]~1_combout  & ((!\registers|Mux31~8_combout ) # ((\mainALU|Mux127~17_combout )))) ) ) # ( 
// !\mainALU|Mux127~15_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux155~6_combout )))) # (\controller|ALUControl[0]~1_combout  & (\registers|Mux31~8_combout  & (\mainALU|Mux127~17_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~17_combout ),
	.datad(!\mainALU|Mux155~6_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~7 .extended_lut = "off";
defparam \mainALU|Mux155~7 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \mainALU|Mux155~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \mainALU|Mux63~16 (
// Equation(s):
// \mainALU|Mux63~16_combout  = ( \mainALU|Mux63~6_combout  & ( \mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8]) # ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~11_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~15_combout ))) ) ) ) # ( !\mainALU|Mux63~6_combout  & ( \mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((\mainALU|Mux63~11_combout  
// & \instructions|altsyncram_component|auto_generated|q_a [8])))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8])) # (\mainALU|Mux63~15_combout ))) ) ) ) # ( 
// \mainALU|Mux63~6_combout  & ( !\mainALU|Mux63~8_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (((!\instructions|altsyncram_component|auto_generated|q_a [8]) # (\mainALU|Mux63~11_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~15_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\mainALU|Mux63~6_combout  & ( !\mainALU|Mux63~8_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~11_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~15_combout )))) ) ) 
// )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\mainALU|Mux63~15_combout ),
	.datac(!\mainALU|Mux63~11_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\mainALU|Mux63~6_combout ),
	.dataf(!\mainALU|Mux63~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~16 .extended_lut = "off";
defparam \mainALU|Mux63~16 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \mainALU|Mux63~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N48
cyclonev_lcell_comb \mainALU|Mux155~9 (
// Equation(s):
// \mainALU|Mux155~9_combout  = ( \mainALU|Mux63~18_combout  & ( \mainALU|Mux63~16_combout  & ( ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux155~7_combout ))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux155~8_combout ))) # (\mainALU|Mux155~4_combout ) ) ) 
// ) # ( !\mainALU|Mux63~18_combout  & ( \mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~7_combout )) # (\mainALU|Mux155~4_combout ))) # (\mainALU|Mux155~3_combout  & (!\mainALU|Mux155~4_combout  & (\mainALU|Mux155~8_combout 
// ))) ) ) ) # ( \mainALU|Mux63~18_combout  & ( !\mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~3_combout  & (!\mainALU|Mux155~4_combout  & ((\mainALU|Mux155~7_combout )))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~8_combout )) # 
// (\mainALU|Mux155~4_combout ))) ) ) ) # ( !\mainALU|Mux63~18_combout  & ( !\mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~4_combout  & ((!\mainALU|Mux155~3_combout  & ((\mainALU|Mux155~7_combout ))) # (\mainALU|Mux155~3_combout  & 
// (\mainALU|Mux155~8_combout )))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux155~4_combout ),
	.datac(!\mainALU|Mux155~8_combout ),
	.datad(!\mainALU|Mux155~7_combout ),
	.datae(!\mainALU|Mux63~18_combout ),
	.dataf(!\mainALU|Mux63~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~9 .extended_lut = "off";
defparam \mainALU|Mux155~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \mainALU|Mux155~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N3
cyclonev_lcell_comb \mainALU|Mux155~14 (
// Equation(s):
// \mainALU|Mux155~14_combout  = ( \mainALU|Mux155~9_combout  & ( ((!\mainALU|Mux155~13_combout ) # ((\mainALU|Mux155~5_combout  & \mainALU|Add0~17_sumout ))) # (\mainALU|Mux155~10_combout ) ) ) # ( !\mainALU|Mux155~9_combout  & ( 
// (!\mainALU|Mux155~13_combout ) # ((\mainALU|Mux155~5_combout  & \mainALU|Add0~17_sumout )) ) )

	.dataa(!\mainALU|Mux155~5_combout ),
	.datab(!\mainALU|Mux155~10_combout ),
	.datac(!\mainALU|Mux155~13_combout ),
	.datad(!\mainALU|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux155~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux155~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux155~14 .extended_lut = "off";
defparam \mainALU|Mux155~14 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \mainALU|Mux155~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N9
cyclonev_lcell_comb \writeData[3]~3 (
// Equation(s):
// \writeData[3]~3_combout  = ( \mainALU|Mux156~9_combout  & ( (!\controller|Jal~0_combout  & (((!\controller|Equal10~0_combout )) # (\memory|altsyncram_component|auto_generated|q_a [3]))) # (\controller|Jal~0_combout  & (((\Add1~5_sumout )))) ) ) # ( 
// !\mainALU|Mux156~9_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [3] & ((\controller|Equal10~0_combout )))) # (\controller|Jal~0_combout  & (((\Add1~5_sumout )))) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\memory|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\Add1~5_sumout ),
	.datad(!\controller|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux156~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[3]~3 .extended_lut = "off";
defparam \writeData[3]~3 .lut_mask = 64'h05270527AF27AF27;
defparam \writeData[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y19_N54
cyclonev_lcell_comb \registers|registers[30][3]~feeder (
// Equation(s):
// \registers|registers[30][3]~feeder_combout  = ( \writeData[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\writeData[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|registers[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|registers[30][3]~feeder .extended_lut = "off";
defparam \registers|registers[30][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|registers[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y19_N56
dffeas \registers|registers[30][3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\registers|registers[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[30][3] .is_wysiwyg = "true";
defparam \registers|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \registers|Mux60~2 (
// Equation(s):
// \registers|Mux60~2_combout  = ( \registers|registers[18][3]~q  & ( \registers|registers[22][3]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19]) # ((!\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\registers|registers[26][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][3]~q ))) ) ) ) # ( !\registers|registers[18][3]~q  & ( \registers|registers[22][3]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & ((\registers|registers[26][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][3]~q )))) ) ) ) # ( \registers|registers[18][3]~q  & ( !\registers|registers[22][3]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [19] & (((!\instructions|altsyncram_component|auto_generated|q_a [18])))) # (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] 
// & ((\registers|registers[26][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][3]~q )))) ) ) ) # ( !\registers|registers[18][3]~q  & ( !\registers|registers[22][3]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [19] & ((!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[26][3]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// (\registers|registers[30][3]~q )))) ) ) )

	.dataa(!\registers|registers[30][3]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[26][3]~q ),
	.datae(!\registers|registers[18][3]~q ),
	.dataf(!\registers|registers[22][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~2 .extended_lut = "off";
defparam \registers|Mux60~2 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \registers|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N48
cyclonev_lcell_comb \registers|Mux60~3 (
// Equation(s):
// \registers|Mux60~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][3]~q  ) ) )

	.dataa(!\registers|registers[27][3]~q ),
	.datab(!\registers|registers[23][3]~q ),
	.datac(!\registers|registers[19][3]~q ),
	.datad(!\registers|registers[31][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~3 .extended_lut = "off";
defparam \registers|Mux60~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \registers|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \registers|Mux60~1 (
// Equation(s):
// \registers|Mux60~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[29][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[21][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[25][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[17][3]~q  ) ) )

	.dataa(!\registers|registers[21][3]~q ),
	.datab(!\registers|registers[29][3]~q ),
	.datac(!\registers|registers[25][3]~q ),
	.datad(!\registers|registers[17][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~1 .extended_lut = "off";
defparam \registers|Mux60~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \registers|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N3
cyclonev_lcell_comb \registers|Mux60~0 (
// Equation(s):
// \registers|Mux60~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[28][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[24][3]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[20][3]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[16][3]~q  ) ) )

	.dataa(!\registers|registers[16][3]~q ),
	.datab(!\registers|registers[20][3]~q ),
	.datac(!\registers|registers[24][3]~q ),
	.datad(!\registers|registers[28][3]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~0 .extended_lut = "off";
defparam \registers|Mux60~0 .lut_mask = 64'h555533330F0F00FF;
defparam \registers|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N18
cyclonev_lcell_comb \registers|Mux60~4 (
// Equation(s):
// \registers|Mux60~4_combout  = ( \registers|Mux60~1_combout  & ( \registers|Mux60~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux60~2_combout )) 
// # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux60~3_combout )))) ) ) ) # ( !\registers|Mux60~1_combout  & ( \registers|Mux60~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux60~2_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & ((\registers|Mux60~3_combout 
// )))) ) ) ) # ( \registers|Mux60~1_combout  & ( !\registers|Mux60~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [16] & (\instructions|altsyncram_component|auto_generated|q_a [17] & (\registers|Mux60~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & ((!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((\registers|Mux60~3_combout )))) ) ) ) # ( !\registers|Mux60~1_combout  & ( !\registers|Mux60~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux60~2_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux60~3_combout ))))) 
// ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|Mux60~2_combout ),
	.datad(!\registers|Mux60~3_combout ),
	.datae(!\registers|Mux60~1_combout ),
	.dataf(!\registers|Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux60~4 .extended_lut = "off";
defparam \registers|Mux60~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \registers|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N30
cyclonev_lcell_comb \ALUbaseInput[3]~10 (
// Equation(s):
// \ALUbaseInput[3]~10_combout  = ( \registers|Mux60~5_combout  & ( \registers|Mux60~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\registers|Mux60~5_combout  & ( 
// \registers|Mux60~9_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( \registers|Mux60~5_combout  & ( !\registers|Mux60~9_combout  & ( (!\controller|ALUsrc~0_combout ) # 
// (\instructions|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\registers|Mux60~5_combout  & ( !\registers|Mux60~9_combout  & ( (!\controller|ALUsrc~0_combout  & (\instructions|altsyncram_component|auto_generated|q_a [20] & 
// (\registers|Mux60~4_combout ))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [3])))) ) ) )

	.dataa(!\controller|ALUsrc~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux60~4_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\registers|Mux60~5_combout ),
	.dataf(!\registers|Mux60~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[3]~10 .extended_lut = "off";
defparam \ALUbaseInput[3]~10 .lut_mask = 64'h0257AAFFAAFFAAFF;
defparam \ALUbaseInput[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N27
cyclonev_lcell_comb \mainALU|Mux0~2 (
// Equation(s):
// \mainALU|Mux0~2_combout  = ( \ALUbaseInput[0]~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [10] & (!\instructions|altsyncram_component|auto_generated|q_a [8] & !\instructions|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\ALUbaseInput[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux0~2 .extended_lut = "off";
defparam \mainALU|Mux0~2 .lut_mask = 64'h00000000A000A000;
defparam \mainALU|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N6
cyclonev_lcell_comb \mainALU|Mux156~3 (
// Equation(s):
// \mainALU|Mux156~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux0~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~2_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( \mainALU|Mux0~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [6]) # 
// (\mainALU|Mux0~3_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [7] & ( !\mainALU|Mux0~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [6] & (\mainALU|Mux0~1_combout )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [6] & ((\mainALU|Mux0~2_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [7] & ( !\mainALU|Mux0~0_combout  & ( (\mainALU|Mux0~3_combout  & 
// !\instructions|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(!\mainALU|Mux0~3_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux0~1_combout ),
	.datad(!\mainALU|Mux0~2_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\mainALU|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~3 .extended_lut = "off";
defparam \mainALU|Mux156~3 .lut_mask = 64'h44440C3F77770C3F;
defparam \mainALU|Mux156~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y15_N30
cyclonev_lcell_comb \mainALU|Mux63~14 (
// Equation(s):
// \mainALU|Mux63~14_combout  = ( \mainALU|Mux63~13_combout  & ( \mainALU|Mux63~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux63~1_combout )))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~3_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\mainALU|Mux63~13_combout  & ( \mainALU|Mux63~2_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [8] & ((!\instructions|altsyncram_component|auto_generated|q_a [7]) # ((\mainALU|Mux63~1_combout )))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~3_combout )))) ) ) ) # ( \mainALU|Mux63~13_combout  & ( !\mainALU|Mux63~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & 
// (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [8] & (((\mainALU|Mux63~3_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7]))) ) ) ) 
// # ( !\mainALU|Mux63~13_combout  & ( !\mainALU|Mux63~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [8] & (\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux63~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [8] & (!\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux63~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\mainALU|Mux63~1_combout ),
	.datad(!\mainALU|Mux63~3_combout ),
	.datae(!\mainALU|Mux63~13_combout ),
	.dataf(!\mainALU|Mux63~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux63~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux63~14 .extended_lut = "off";
defparam \mainALU|Mux63~14 .lut_mask = 64'h024613578ACE9BDF;
defparam \mainALU|Mux63~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \mainALU|Mux127~13 (
// Equation(s):
// \mainALU|Mux127~13_combout  = ( \registers|Mux30~8_combout  & ( \mainALU|Mux127~2_combout  & ( (!\registers|Mux29~8_combout  & ((\mainALU|Mux127~1_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~12_combout )) ) ) ) # ( 
// !\registers|Mux30~8_combout  & ( \mainALU|Mux127~2_combout  & ( (!\registers|Mux29~8_combout ) # (\mainALU|Mux127~3_combout ) ) ) ) # ( \registers|Mux30~8_combout  & ( !\mainALU|Mux127~2_combout  & ( (!\registers|Mux29~8_combout  & 
// ((\mainALU|Mux127~1_combout ))) # (\registers|Mux29~8_combout  & (\mainALU|Mux127~12_combout )) ) ) ) # ( !\registers|Mux30~8_combout  & ( !\mainALU|Mux127~2_combout  & ( (\registers|Mux29~8_combout  & \mainALU|Mux127~3_combout ) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\mainALU|Mux127~12_combout ),
	.datac(!\mainALU|Mux127~1_combout ),
	.datad(!\mainALU|Mux127~3_combout ),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\mainALU|Mux127~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux127~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux127~13 .extended_lut = "off";
defparam \mainALU|Mux127~13 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \mainALU|Mux127~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N33
cyclonev_lcell_comb \mainALU|Mux64~3 (
// Equation(s):
// \mainALU|Mux64~3_combout  = ( !\registers|Mux28~8_combout  & ( (\ALUbaseInput[0]~0_combout  & (!\registers|Mux27~8_combout  & !\registers|Mux29~8_combout )) ) )

	.dataa(!\ALUbaseInput[0]~0_combout ),
	.datab(gnd),
	.datac(!\registers|Mux27~8_combout ),
	.datad(!\registers|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux64~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux64~3 .extended_lut = "off";
defparam \mainALU|Mux64~3 .lut_mask = 64'h5000500000000000;
defparam \mainALU|Mux64~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N48
cyclonev_lcell_comb \mainALU|Mux156~1 (
// Equation(s):
// \mainALU|Mux156~1_combout  = ( \mainALU|Mux64~1_combout  & ( \mainALU|Mux64~4_combout  & ( (!\registers|Mux30~8_combout ) # ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~2_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux64~3_combout ))) ) ) 
// ) # ( !\mainALU|Mux64~1_combout  & ( \mainALU|Mux64~4_combout  & ( (!\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # ((\mainALU|Mux64~2_combout )))) # (\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & (\mainALU|Mux64~3_combout 
// ))) ) ) ) # ( \mainALU|Mux64~1_combout  & ( !\mainALU|Mux64~4_combout  & ( (!\registers|Mux31~8_combout  & (\registers|Mux30~8_combout  & ((\mainALU|Mux64~2_combout )))) # (\registers|Mux31~8_combout  & ((!\registers|Mux30~8_combout ) # 
// ((\mainALU|Mux64~3_combout )))) ) ) ) # ( !\mainALU|Mux64~1_combout  & ( !\mainALU|Mux64~4_combout  & ( (\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux64~2_combout ))) # (\registers|Mux31~8_combout  & 
// (\mainALU|Mux64~3_combout )))) ) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\registers|Mux30~8_combout ),
	.datac(!\mainALU|Mux64~3_combout ),
	.datad(!\mainALU|Mux64~2_combout ),
	.datae(!\mainALU|Mux64~1_combout ),
	.dataf(!\mainALU|Mux64~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~1 .extended_lut = "off";
defparam \mainALU|Mux156~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \mainALU|Mux156~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \mainALU|Mux156~2 (
// Equation(s):
// \mainALU|Mux156~2_combout  = ( \mainALU|Mux127~15_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux156~1_combout )))) # (\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux127~13_combout )) # (\registers|Mux31~8_combout ))) ) ) # ( 
// !\mainALU|Mux127~15_combout  & ( (!\controller|ALUControl[0]~1_combout  & (((\mainALU|Mux156~1_combout )))) # (\controller|ALUControl[0]~1_combout  & (!\registers|Mux31~8_combout  & (\mainALU|Mux127~13_combout ))) ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(!\controller|ALUControl[0]~1_combout ),
	.datac(!\mainALU|Mux127~13_combout ),
	.datad(!\mainALU|Mux156~1_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux127~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~2 .extended_lut = "off";
defparam \mainALU|Mux156~2 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \mainALU|Mux156~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \mainALU|Mux156~4 (
// Equation(s):
// \mainALU|Mux156~4_combout  = ( \mainALU|Mux156~2_combout  & ( \mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout ) # (\mainALU|Mux63~14_combout )))) # (\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout )) # 
// (\mainALU|Mux156~3_combout ))) ) ) ) # ( !\mainALU|Mux156~2_combout  & ( \mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout  & \mainALU|Mux63~14_combout )))) # (\mainALU|Mux155~3_combout  & 
// (((\mainALU|Mux155~4_combout )) # (\mainALU|Mux156~3_combout ))) ) ) ) # ( \mainALU|Mux156~2_combout  & ( !\mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~3_combout  & (((!\mainALU|Mux155~4_combout ) # (\mainALU|Mux63~14_combout )))) # 
// (\mainALU|Mux155~3_combout  & (\mainALU|Mux156~3_combout  & (!\mainALU|Mux155~4_combout ))) ) ) ) # ( !\mainALU|Mux156~2_combout  & ( !\mainALU|Mux63~16_combout  & ( (!\mainALU|Mux155~3_combout  & (((\mainALU|Mux155~4_combout  & \mainALU|Mux63~14_combout 
// )))) # (\mainALU|Mux155~3_combout  & (\mainALU|Mux156~3_combout  & (!\mainALU|Mux155~4_combout ))) ) ) )

	.dataa(!\mainALU|Mux155~3_combout ),
	.datab(!\mainALU|Mux156~3_combout ),
	.datac(!\mainALU|Mux155~4_combout ),
	.datad(!\mainALU|Mux63~14_combout ),
	.datae(!\mainALU|Mux156~2_combout ),
	.dataf(!\mainALU|Mux63~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~4 .extended_lut = "off";
defparam \mainALU|Mux156~4 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \mainALU|Mux156~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N0
cyclonev_lcell_comb \mainALU|Mux156~5 (
// Equation(s):
// \mainALU|Mux156~5_combout  = ( \registers|Mux28~8_combout  & ( \mainALU|Mux156~4_combout  & ( ((!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~1_combout  & (\ALUbaseInput[3]~10_combout ))) # (\mainALU|Mux155~2_combout ) 
// ) ) ) # ( !\registers|Mux28~8_combout  & ( \mainALU|Mux156~4_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~2_combout  & (\ALUbaseInput[3]~10_combout )))) # 
// (\mainALU|Mux155~1_combout  & (((\mainALU|Mux155~2_combout )))) ) ) ) # ( \registers|Mux28~8_combout  & ( !\mainALU|Mux156~4_combout  & ( (!\mainALU|Mux155~1_combout  & (((!\mainALU|Mux156~0_combout ) # (\mainALU|Mux155~2_combout )))) # 
// (\mainALU|Mux155~1_combout  & (\ALUbaseInput[3]~10_combout  & ((!\mainALU|Mux155~2_combout )))) ) ) ) # ( !\registers|Mux28~8_combout  & ( !\mainALU|Mux156~4_combout  & ( (!\mainALU|Mux155~1_combout  & ((!\mainALU|Mux155~2_combout  & 
// ((!\mainALU|Mux156~0_combout ))) # (\mainALU|Mux155~2_combout  & (\ALUbaseInput[3]~10_combout )))) ) ) )

	.dataa(!\ALUbaseInput[3]~10_combout ),
	.datab(!\mainALU|Mux156~0_combout ),
	.datac(!\mainALU|Mux155~1_combout ),
	.datad(!\mainALU|Mux155~2_combout ),
	.datae(!\registers|Mux28~8_combout ),
	.dataf(!\mainALU|Mux156~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~5 .extended_lut = "off";
defparam \mainALU|Mux156~5 .lut_mask = 64'hC050C5F0C05FC5FF;
defparam \mainALU|Mux156~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N45
cyclonev_lcell_comb \mainALU|Mux156~9 (
// Equation(s):
// \mainALU|Mux156~9_combout  = ( \mainALU|Mux156~8_combout  ) # ( !\mainALU|Mux156~8_combout  & ( (\mainALU|Mux156~6_combout  & \mainALU|Mux156~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainALU|Mux156~6_combout ),
	.datad(!\mainALU|Mux156~5_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux156~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux156~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux156~9 .extended_lut = "off";
defparam \mainALU|Mux156~9 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \mainALU|Mux156~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \pcAddr[1]~1 (
// Equation(s):
// \pcAddr[1]~1_combout  = ( \registers|Mux30~8_combout  & ( \controller|Jr~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\registers|Mux30~8_combout ),
	.dataf(!\controller|Jr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[1]~1 .extended_lut = "off";
defparam \pcAddr[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \pcAddr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N56
dffeas \program_counter|q[1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isJump~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[1] .is_wysiwyg = "true";
defparam \program_counter|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N54
cyclonev_lcell_comb \writeData[1]~1 (
// Equation(s):
// \writeData[1]~1_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux158~3_combout  & ( (!\controller|Jal~0_combout  & (\memory|altsyncram_component|auto_generated|q_a [1])) # (\controller|Jal~0_combout  & ((\program_counter|q [1]))) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux158~3_combout  & ( (\controller|Jal~0_combout  & \program_counter|q [1]) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux158~3_combout  & ( (!\controller|Jal~0_combout  & 
// (\memory|altsyncram_component|auto_generated|q_a [1])) # (\controller|Jal~0_combout  & ((\program_counter|q [1]))) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux158~3_combout  & ( (!\controller|Jal~0_combout ) # (\program_counter|q [1]) ) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\controller|Jal~0_combout ),
	.datac(!\program_counter|q [1]),
	.datad(gnd),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux158~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[1]~1 .extended_lut = "off";
defparam \writeData[1]~1 .lut_mask = 64'hCFCF474703034747;
defparam \writeData[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N44
dffeas \registers|registers[2][1] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[1]~1_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[2][1] .is_wysiwyg = "true";
defparam \registers|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N45
cyclonev_lcell_comb \registers|Mux62~8 (
// Equation(s):
// \registers|Mux62~8_combout  = ( \registers|registers[0][1]~q  & ( \registers|registers[1][1]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & 
// (\registers|registers[2][1]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[3][1]~q )))) ) ) ) # ( !\registers|registers[0][1]~q  & ( \registers|registers[1][1]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (\registers|registers[2][1]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[3][1]~q ))))) ) ) ) # ( \registers|registers[0][1]~q  & ( !\registers|registers[1][1]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [17] & (((!\instructions|altsyncram_component|auto_generated|q_a [16])))) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] 
// & (\registers|registers[2][1]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[3][1]~q ))))) ) ) ) # ( !\registers|registers[0][1]~q  & ( !\registers|registers[1][1]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|registers[2][1]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|registers[3][1]~q 
// ))))) ) ) )

	.dataa(!\registers|registers[2][1]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\registers|registers[3][1]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\registers|registers[0][1]~q ),
	.dataf(!\registers|registers[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~8 .extended_lut = "off";
defparam \registers|Mux62~8 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \registers|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N9
cyclonev_lcell_comb \registers|Mux62~7 (
// Equation(s):
// \registers|Mux62~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[7][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [17] & ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[5][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( 
// \registers|registers[6][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( \registers|registers[4][1]~q  ) ) )

	.dataa(!\registers|registers[5][1]~q ),
	.datab(!\registers|registers[7][1]~q ),
	.datac(!\registers|registers[4][1]~q ),
	.datad(!\registers|registers[6][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~7 .extended_lut = "off";
defparam \registers|Mux62~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \registers|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N21
cyclonev_lcell_comb \registers|Mux62~6 (
// Equation(s):
// \registers|Mux62~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[15][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [16] & ( \instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[14][1]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( 
// \registers|registers[13][1]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [16] & ( !\instructions|altsyncram_component|auto_generated|q_a [17] & ( \registers|registers[12][1]~q  ) ) )

	.dataa(!\registers|registers[14][1]~q ),
	.datab(!\registers|registers[13][1]~q ),
	.datac(!\registers|registers[15][1]~q ),
	.datad(!\registers|registers[12][1]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~6 .extended_lut = "off";
defparam \registers|Mux62~6 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \registers|Mux62~9 (
// Equation(s):
// \registers|Mux62~9_combout  = ( \registers|Mux62~7_combout  & ( \registers|Mux62~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & (((\registers|Mux62~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\registers|Mux62~7_combout  & ( \registers|Mux62~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [20] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux62~8_combout  & !\instructions|altsyncram_component|auto_generated|q_a [19])) # (\instructions|altsyncram_component|auto_generated|q_a [18] & 
// ((\instructions|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( \registers|Mux62~7_combout  & ( !\registers|Mux62~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [19] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [20] & ((\registers|Mux62~8_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\registers|Mux62~7_combout  & ( !\registers|Mux62~6_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|Mux62~8_combout  & (!\instructions|altsyncram_component|auto_generated|q_a [19] & !\instructions|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\registers|Mux62~8_combout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\registers|Mux62~7_combout ),
	.dataf(!\registers|Mux62~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux62~9 .extended_lut = "off";
defparam \registers|Mux62~9 .lut_mask = 64'h2000700025007500;
defparam \registers|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N12
cyclonev_lcell_comb \ALUbaseInput[1]~1 (
// Equation(s):
// \ALUbaseInput[1]~1_combout  = ( \registers|Mux62~4_combout  & ( \registers|Mux62~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\registers|Mux62~4_combout  & ( 
// \registers|Mux62~5_combout  & ( (!\controller|ALUsrc~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( \registers|Mux62~4_combout  & ( !\registers|Mux62~5_combout  & ( (!\controller|ALUsrc~0_combout  & 
// (((\registers|Mux62~9_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [20]))) # (\controller|ALUsrc~0_combout  & (((\instructions|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( !\registers|Mux62~4_combout  & ( 
// !\registers|Mux62~5_combout  & ( (!\controller|ALUsrc~0_combout  & (\registers|Mux62~9_combout )) # (\controller|ALUsrc~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [1]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\controller|ALUsrc~0_combout ),
	.datac(!\registers|Mux62~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\registers|Mux62~4_combout ),
	.dataf(!\registers|Mux62~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUbaseInput[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUbaseInput[1]~1 .extended_lut = "off";
defparam \ALUbaseInput[1]~1 .lut_mask = 64'h0C3F4C7FCCFFCCFF;
defparam \ALUbaseInput[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \mainALU|Mux157~0 (
// Equation(s):
// \mainALU|Mux157~0_combout  = ( \mainALU|Add0~9_sumout  & ( ((!\registers|Mux29~8_combout  & !\ALUbaseInput[2]~25_combout )) # (\controller|ALUControl[1]~6_combout ) ) ) # ( !\mainALU|Add0~9_sumout  & ( (!\registers|Mux29~8_combout  & 
// (!\ALUbaseInput[2]~25_combout  & !\controller|ALUControl[1]~6_combout )) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(gnd),
	.datac(!\ALUbaseInput[2]~25_combout ),
	.datad(!\controller|ALUControl[1]~6_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux157~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux157~0 .extended_lut = "off";
defparam \mainALU|Mux157~0 .lut_mask = 64'hA000A000A0FFA0FF;
defparam \mainALU|Mux157~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N42
cyclonev_lcell_comb \mainALU|Mux29~0 (
// Equation(s):
// \mainALU|Mux29~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [6] & ( \mainALU|Mux0~1_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [6] & ( 
// \mainALU|Mux0~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & ((\mainALU|Mux0~2_combout ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [6] & ( !\mainALU|Mux0~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [7] & (\mainALU|Mux0~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [7] & 
// ((\mainALU|Mux0~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\mainALU|Mux0~0_combout ),
	.datac(!\mainALU|Mux0~2_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\mainALU|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux29~0 .extended_lut = "off";
defparam \mainALU|Mux29~0 .lut_mask = 64'h330F0000330FFF00;
defparam \mainALU|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N6
cyclonev_lcell_comb \mainALU|Mux93~0 (
// Equation(s):
// \mainALU|Mux93~0_combout  = ( \mainALU|Mux64~3_combout  & ( \mainALU|Mux64~1_combout  & ( (!\registers|Mux31~8_combout ) # ((\mainALU|Mux64~2_combout  & !\registers|Mux30~8_combout )) ) ) ) # ( !\mainALU|Mux64~3_combout  & ( \mainALU|Mux64~1_combout  & ( 
// (!\registers|Mux30~8_combout  & ((!\registers|Mux31~8_combout ) # (\mainALU|Mux64~2_combout ))) ) ) ) # ( \mainALU|Mux64~3_combout  & ( !\mainALU|Mux64~1_combout  & ( (!\registers|Mux31~8_combout  & ((\registers|Mux30~8_combout ))) # 
// (\registers|Mux31~8_combout  & (\mainALU|Mux64~2_combout  & !\registers|Mux30~8_combout )) ) ) ) # ( !\mainALU|Mux64~3_combout  & ( !\mainALU|Mux64~1_combout  & ( (\registers|Mux31~8_combout  & (\mainALU|Mux64~2_combout  & !\registers|Mux30~8_combout )) ) 
// ) )

	.dataa(!\registers|Mux31~8_combout ),
	.datab(gnd),
	.datac(!\mainALU|Mux64~2_combout ),
	.datad(!\registers|Mux30~8_combout ),
	.datae(!\mainALU|Mux64~3_combout ),
	.dataf(!\mainALU|Mux64~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux93~0 .extended_lut = "off";
defparam \mainALU|Mux93~0 .lut_mask = 64'h050005AAAF00AFAA;
defparam \mainALU|Mux93~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N54
cyclonev_lcell_comb \mainALU|Mux157~3 (
// Equation(s):
// \mainALU|Mux157~3_combout  = ( !\controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[3]~3_combout  & (\registers|Mux29~8_combout  & (\ALUbaseInput[2]~25_combout ))) # (\controller|ALUControl[3]~3_combout  & ((((\mainALU|Mux29~0_combout ))))) 
// ) ) # ( \controller|ALUControl[1]~6_combout  & ( (!\controller|ALUControl[3]~3_combout  & (((\mainALU|Add0~9_sumout )))) # (\controller|ALUControl[3]~3_combout  & ((((\mainALU|Mux93~0_combout ))))) ) )

	.dataa(!\controller|ALUControl[3]~3_combout ),
	.datab(!\registers|Mux29~8_combout ),
	.datac(!\mainALU|Add0~9_sumout ),
	.datad(!\mainALU|Mux29~0_combout ),
	.datae(!\controller|ALUControl[1]~6_combout ),
	.dataf(!\mainALU|Mux93~0_combout ),
	.datag(!\ALUbaseInput[2]~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux157~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux157~3 .extended_lut = "on";
defparam \mainALU|Mux157~3 .lut_mask = 64'h02570A0A02575F5F;
defparam \mainALU|Mux157~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N6
cyclonev_lcell_comb \mainALU|Mux157~7 (
// Equation(s):
// \mainALU|Mux157~7_combout  = ( !\controller|ALUControl[3]~3_combout  & ( (((\registers|Mux29~8_combout )) # (\controller|ALUControl[1]~6_combout )) # (\ALUbaseInput[2]~25_combout ) ) ) # ( \controller|ALUControl[3]~3_combout  & ( 
// ((\controller|ALUControl[1]~6_combout  & ((!\registers|Mux31~8_combout  & ((\mainALU|Mux127~11_combout ))) # (\registers|Mux31~8_combout  & (\mainALU|Mux127~13_combout ))))) ) )

	.dataa(!\ALUbaseInput[2]~25_combout ),
	.datab(!\controller|ALUControl[1]~6_combout ),
	.datac(!\mainALU|Mux127~13_combout ),
	.datad(!\registers|Mux31~8_combout ),
	.datae(!\controller|ALUControl[3]~3_combout ),
	.dataf(!\mainALU|Mux127~11_combout ),
	.datag(!\registers|Mux29~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux157~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux157~7 .extended_lut = "on";
defparam \mainALU|Mux157~7 .lut_mask = 64'h7F7F00037F7F3303;
defparam \mainALU|Mux157~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N54
cyclonev_lcell_comb \mainALU|Mux157~1 (
// Equation(s):
// \mainALU|Mux157~1_combout  = ( !\mainALU|Mux157~7_combout  & ( (!\mainALU|Mux155~0_combout ) # ((!\instructions|altsyncram_component|auto_generated|q_a [6] & (!\mainALU|Mux63~12_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [6] & 
// ((!\mainALU|Mux63~14_combout )))) ) )

	.dataa(!\mainALU|Mux155~0_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\mainALU|Mux63~12_combout ),
	.datad(!\mainALU|Mux63~14_combout ),
	.datae(gnd),
	.dataf(!\mainALU|Mux157~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux157~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux157~1 .extended_lut = "off";
defparam \mainALU|Mux157~1 .lut_mask = 64'hFBEAFBEA00000000;
defparam \mainALU|Mux157~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N12
cyclonev_lcell_comb \mainALU|Mux157~2 (
// Equation(s):
// \mainALU|Mux157~2_combout  = ( \mainALU|Mux157~3_combout  & ( \mainALU|Mux157~1_combout  & ( (!\controller|ALUControl[2]~7_combout  & (((!\controller|ALUControl[0]~1_combout )))) # (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux158~1_combout ) # 
// ((!\controller|ALUControl[0]~1_combout  & \mainALU|Mux157~0_combout )))) ) ) ) # ( !\mainALU|Mux157~3_combout  & ( \mainALU|Mux157~1_combout  & ( (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux158~1_combout ) # 
// ((!\controller|ALUControl[0]~1_combout  & \mainALU|Mux157~0_combout )))) ) ) ) # ( \mainALU|Mux157~3_combout  & ( !\mainALU|Mux157~1_combout  & ( (!\controller|ALUControl[2]~7_combout ) # ((!\mainALU|Mux158~1_combout ) # 
// ((!\controller|ALUControl[0]~1_combout  & \mainALU|Mux157~0_combout ))) ) ) ) # ( !\mainALU|Mux157~3_combout  & ( !\mainALU|Mux157~1_combout  & ( (!\controller|ALUControl[2]~7_combout  & (((\controller|ALUControl[0]~1_combout )))) # 
// (\controller|ALUControl[2]~7_combout  & ((!\mainALU|Mux158~1_combout ) # ((!\controller|ALUControl[0]~1_combout  & \mainALU|Mux157~0_combout )))) ) ) )

	.dataa(!\controller|ALUControl[2]~7_combout ),
	.datab(!\mainALU|Mux158~1_combout ),
	.datac(!\controller|ALUControl[0]~1_combout ),
	.datad(!\mainALU|Mux157~0_combout ),
	.datae(!\mainALU|Mux157~3_combout ),
	.dataf(!\mainALU|Mux157~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainALU|Mux157~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainALU|Mux157~2 .extended_lut = "off";
defparam \mainALU|Mux157~2 .lut_mask = 64'h4E5EEEFE4454E4F4;
defparam \mainALU|Mux157~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \writeData[0]~0 (
// Equation(s):
// \writeData[0]~0_combout  = ( \controller|Jal~0_combout  & ( \mainALU|Mux159~8_combout  & ( \program_counter|q [0] ) ) ) # ( !\controller|Jal~0_combout  & ( \mainALU|Mux159~8_combout  & ( (!\controller|Equal10~0_combout ) # 
// (\memory|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( \controller|Jal~0_combout  & ( !\mainALU|Mux159~8_combout  & ( \program_counter|q [0] ) ) ) # ( !\controller|Jal~0_combout  & ( !\mainALU|Mux159~8_combout  & ( 
// (\memory|altsyncram_component|auto_generated|q_a [0] & \controller|Equal10~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\program_counter|q [0]),
	.datad(!\controller|Equal10~0_combout ),
	.datae(!\controller|Jal~0_combout ),
	.dataf(!\mainALU|Mux159~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[0]~0 .extended_lut = "off";
defparam \writeData[0]~0 .lut_mask = 64'h00330F0FFF330F0F;
defparam \writeData[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N53
dffeas \registers|registers[23][0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[0]~0_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[23][0] .is_wysiwyg = "true";
defparam \registers|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N9
cyclonev_lcell_comb \registers|Mux63~3 (
// Equation(s):
// \registers|Mux63~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[31][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[27][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[23][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[19][0]~q  ) ) )

	.dataa(!\registers|registers[23][0]~q ),
	.datab(!\registers|registers[31][0]~q ),
	.datac(!\registers|registers[27][0]~q ),
	.datad(!\registers|registers[19][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~3 .extended_lut = "off";
defparam \registers|Mux63~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N3
cyclonev_lcell_comb \registers|Mux63~2 (
// Equation(s):
// \registers|Mux63~2_combout  = ( \registers|registers[18][0]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[26][0]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][0]~q )) ) ) ) # ( !\registers|registers[18][0]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [18] & ((\registers|registers[26][0]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [18] & (\registers|registers[30][0]~q )) ) ) ) # ( \registers|registers[18][0]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (!\instructions|altsyncram_component|auto_generated|q_a [18]) # (\registers|registers[22][0]~q ) ) ) ) # ( !\registers|registers[18][0]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [19] & ( (\instructions|altsyncram_component|auto_generated|q_a [18] & \registers|registers[22][0]~q ) ) ) )

	.dataa(!\registers|registers[30][0]~q ),
	.datab(!\registers|registers[26][0]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\registers|registers[22][0]~q ),
	.datae(!\registers|registers[18][0]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~2 .extended_lut = "off";
defparam \registers|Mux63~2 .lut_mask = 64'h000FF0FF35353535;
defparam \registers|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N21
cyclonev_lcell_comb \registers|Mux63~1 (
// Equation(s):
// \registers|Mux63~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[29][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [18] & ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[25][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( 
// \registers|registers[21][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( \registers|registers[17][0]~q  ) ) )

	.dataa(!\registers|registers[29][0]~q ),
	.datab(!\registers|registers[21][0]~q ),
	.datac(!\registers|registers[17][0]~q ),
	.datad(!\registers|registers[25][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~1 .extended_lut = "off";
defparam \registers|Mux63~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \registers|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N45
cyclonev_lcell_comb \registers|Mux63~0 (
// Equation(s):
// \registers|Mux63~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[28][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [19] & ( \instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[20][0]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( 
// \registers|registers[24][0]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [19] & ( !\instructions|altsyncram_component|auto_generated|q_a [18] & ( \registers|registers[16][0]~q  ) ) )

	.dataa(!\registers|registers[28][0]~q ),
	.datab(!\registers|registers[20][0]~q ),
	.datac(!\registers|registers[16][0]~q ),
	.datad(!\registers|registers[24][0]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~0 .extended_lut = "off";
defparam \registers|Mux63~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \registers|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N57
cyclonev_lcell_comb \registers|Mux63~4 (
// Equation(s):
// \registers|Mux63~4_combout  = ( \registers|Mux63~1_combout  & ( \registers|Mux63~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17]) # ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux63~2_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux63~3_combout ))) ) ) ) # ( !\registers|Mux63~1_combout  & ( \registers|Mux63~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [16])) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux63~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux63~3_combout )))) ) ) ) # ( \registers|Mux63~1_combout  & ( !\registers|Mux63~0_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [17] & 
// (\instructions|altsyncram_component|auto_generated|q_a [16])) # (\instructions|altsyncram_component|auto_generated|q_a [17] & ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux63~2_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux63~3_combout )))) ) ) ) # ( !\registers|Mux63~1_combout  & ( !\registers|Mux63~0_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [17] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [16] & ((\registers|Mux63~2_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [16] & (\registers|Mux63~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\registers|Mux63~3_combout ),
	.datad(!\registers|Mux63~2_combout ),
	.datae(!\registers|Mux63~1_combout ),
	.dataf(!\registers|Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~4 .extended_lut = "off";
defparam \registers|Mux63~4 .lut_mask = 64'h0145236789CDABEF;
defparam \registers|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N24
cyclonev_lcell_comb \registers|Mux63~10 (
// Equation(s):
// \registers|Mux63~10_combout  = ( \registers|Mux63~9_combout  ) # ( !\registers|Mux63~9_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [20] & \registers|Mux63~4_combout )) # (\registers|Mux63~5_combout ) ) )

	.dataa(gnd),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\registers|Mux63~4_combout ),
	.datad(!\registers|Mux63~5_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux63~10 .extended_lut = "off";
defparam \registers|Mux63~10 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \registers|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N9
cyclonev_lcell_comb \writeData[7]~7 (
// Equation(s):
// \writeData[7]~7_combout  = ( \controller|Equal10~0_combout  & ( \mainALU|Mux152~6_combout  & ( (!\controller|Jal~0_combout  & ((\memory|altsyncram_component|auto_generated|q_a [7]))) # (\controller|Jal~0_combout  & (\Add1~21_sumout )) ) ) ) # ( 
// !\controller|Equal10~0_combout  & ( \mainALU|Mux152~6_combout  & ( (!\controller|Jal~0_combout ) # (\Add1~21_sumout ) ) ) ) # ( \controller|Equal10~0_combout  & ( !\mainALU|Mux152~6_combout  & ( (!\controller|Jal~0_combout  & 
// ((\memory|altsyncram_component|auto_generated|q_a [7]))) # (\controller|Jal~0_combout  & (\Add1~21_sumout )) ) ) ) # ( !\controller|Equal10~0_combout  & ( !\mainALU|Mux152~6_combout  & ( (\Add1~21_sumout  & \controller|Jal~0_combout ) ) ) )

	.dataa(!\Add1~21_sumout ),
	.datab(gnd),
	.datac(!\controller|Jal~0_combout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\controller|Equal10~0_combout ),
	.dataf(!\mainALU|Mux152~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[7]~7 .extended_lut = "off";
defparam \writeData[7]~7 .lut_mask = 64'h050505F5F5F505F5;
defparam \writeData[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N50
dffeas \registers|registers[11][7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[7]~7_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[11][7] .is_wysiwyg = "true";
defparam \registers|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N27
cyclonev_lcell_comb \registers|Mux24~4 (
// Equation(s):
// \registers|Mux24~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[11][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[10][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[9][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[8][7]~q  ) ) )

	.dataa(!\registers|registers[11][7]~q ),
	.datab(!\registers|registers[8][7]~q ),
	.datac(!\registers|registers[9][7]~q ),
	.datad(!\registers|registers[10][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~4 .extended_lut = "off";
defparam \registers|Mux24~4 .lut_mask = 64'h33330F0F00FF5555;
defparam \registers|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \registers|Mux24~5 (
// Equation(s):
// \registers|Mux24~5_combout  = ( \registers|registers[14][7]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[13][7]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[15][7]~q ))) ) ) ) # ( !\registers|registers[14][7]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[13][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[15][7]~q ))) ) ) ) # ( \registers|registers[14][7]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\instructions|altsyncram_component|auto_generated|q_a [22]) # (\registers|registers[12][7]~q ) ) ) ) # ( !\registers|registers[14][7]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [21] & ( (\registers|registers[12][7]~q  & !\instructions|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\registers|registers[13][7]~q ),
	.datab(!\registers|registers[12][7]~q ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\registers|registers[15][7]~q ),
	.datae(!\registers|registers[14][7]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~5 .extended_lut = "off";
defparam \registers|Mux24~5 .lut_mask = 64'h30303F3F505F505F;
defparam \registers|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N27
cyclonev_lcell_comb \registers|Mux24~6 (
// Equation(s):
// \registers|Mux24~6_combout  = ( \registers|registers[5][7]~q  & ( \registers|registers[7][7]~q  & ( ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[4][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ((\registers|registers[6][7]~q )))) # (\instructions|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\registers|registers[5][7]~q  & ( \registers|registers[7][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[4][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[6][7]~q ))))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [21] & (((\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \registers|registers[5][7]~q  & ( !\registers|registers[7][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[4][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[6][7]~q ))))) # (\instructions|altsyncram_component|auto_generated|q_a 
// [21] & (((!\instructions|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\registers|registers[5][7]~q  & ( !\registers|registers[7][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|registers[4][7]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|registers[6][7]~q ))))) ) ) )

	.dataa(!\registers|registers[4][7]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|registers[6][7]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|registers[5][7]~q ),
	.dataf(!\registers|registers[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~6 .extended_lut = "off";
defparam \registers|Mux24~6 .lut_mask = 64'h440C770C443F773F;
defparam \registers|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \registers|Mux24~7 (
// Equation(s):
// \registers|Mux24~7_combout  = ( \registers|registers[1][7]~q  & ( \registers|registers[0][7]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22]) # ((!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((\registers|registers[2][7]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][7]~q ))) ) ) ) # ( !\registers|registers[1][7]~q  & ( \registers|registers[0][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((!\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] 
// & ((\registers|registers[2][7]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][7]~q )))) ) ) ) # ( \registers|registers[1][7]~q  & ( !\registers|registers[0][7]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\instructions|altsyncram_component|auto_generated|q_a [21])))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] 
// & ((\registers|registers[2][7]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][7]~q )))) ) ) ) # ( !\registers|registers[1][7]~q  & ( !\registers|registers[0][7]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|registers[2][7]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|registers[3][7]~q 
// )))) ) ) )

	.dataa(!\registers|registers[3][7]~q ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\registers|registers[2][7]~q ),
	.datae(!\registers|registers[1][7]~q ),
	.dataf(!\registers|registers[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~7 .extended_lut = "off";
defparam \registers|Mux24~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \registers|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N45
cyclonev_lcell_comb \registers|Mux24~10 (
// Equation(s):
// \registers|Mux24~10_combout  = ( \registers|Mux24~6_combout  & ( \registers|Mux24~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23]) # (!\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\registers|Mux24~6_combout  & ( \registers|Mux24~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( \registers|Mux24~6_combout  & ( !\registers|Mux24~7_combout  & ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] $ (!\instructions|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\registers|Mux24~6_combout  & ( !\registers|Mux24~7_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|Mux24~6_combout ),
	.dataf(!\registers|Mux24~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~10 .extended_lut = "off";
defparam \registers|Mux24~10 .lut_mask = 64'h00F00FF0F0F0FFF0;
defparam \registers|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N30
cyclonev_lcell_comb \registers|Mux24~0 (
// Equation(s):
// \registers|Mux24~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[28][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[24][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[20][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[16][7]~q  ) ) )

	.dataa(!\registers|registers[16][7]~q ),
	.datab(!\registers|registers[20][7]~q ),
	.datac(!\registers|registers[28][7]~q ),
	.datad(!\registers|registers[24][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~0 .extended_lut = "off";
defparam \registers|Mux24~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \registers|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N3
cyclonev_lcell_comb \registers|Mux24~3 (
// Equation(s):
// \registers|Mux24~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[31][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[23][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[27][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[19][7]~q  ) ) )

	.dataa(!\registers|registers[27][7]~q ),
	.datab(!\registers|registers[31][7]~q ),
	.datac(!\registers|registers[23][7]~q ),
	.datad(!\registers|registers[19][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~3 .extended_lut = "off";
defparam \registers|Mux24~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N36
cyclonev_lcell_comb \registers|Mux24~2 (
// Equation(s):
// \registers|Mux24~2_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[30][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[26][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[22][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[18][7]~q  ) ) )

	.dataa(!\registers|registers[30][7]~q ),
	.datab(!\registers|registers[26][7]~q ),
	.datac(!\registers|registers[22][7]~q ),
	.datad(!\registers|registers[18][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~2 .extended_lut = "off";
defparam \registers|Mux24~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N15
cyclonev_lcell_comb \registers|Mux24~1 (
// Equation(s):
// \registers|Mux24~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[29][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[21][7]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[25][7]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[17][7]~q  ) ) )

	.dataa(!\registers|registers[29][7]~q ),
	.datab(!\registers|registers[21][7]~q ),
	.datac(!\registers|registers[25][7]~q ),
	.datad(!\registers|registers[17][7]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~1 .extended_lut = "off";
defparam \registers|Mux24~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \registers|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N18
cyclonev_lcell_comb \registers|Mux24~9 (
// Equation(s):
// \registers|Mux24~9_combout  = ( \registers|Mux24~2_combout  & ( \registers|Mux24~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux24~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a 
// [21]))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((\registers|Mux24~3_combout )))) ) ) ) # ( !\registers|Mux24~2_combout  & ( \registers|Mux24~1_combout  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [22] & (((\registers|Mux24~0_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [21]))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux24~3_combout )))) ) ) ) # ( \registers|Mux24~2_combout  & ( !\registers|Mux24~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux24~0_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & ((!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((\registers|Mux24~3_combout 
// )))) ) ) ) # ( !\registers|Mux24~2_combout  & ( !\registers|Mux24~1_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [22] & (!\instructions|altsyncram_component|auto_generated|q_a [21] & (\registers|Mux24~0_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\instructions|altsyncram_component|auto_generated|q_a [21] & ((\registers|Mux24~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\registers|Mux24~0_combout ),
	.datad(!\registers|Mux24~3_combout ),
	.datae(!\registers|Mux24~2_combout ),
	.dataf(!\registers|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~9 .extended_lut = "off";
defparam \registers|Mux24~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \registers|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N12
cyclonev_lcell_comb \registers|Mux24~8 (
// Equation(s):
// \registers|Mux24~8_combout  = ( \registers|Mux24~10_combout  & ( \registers|Mux24~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # ((\registers|Mux24~4_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [25])) 
// ) ) ) # ( !\registers|Mux24~10_combout  & ( \registers|Mux24~9_combout  & ( ((\instructions|altsyncram_component|auto_generated|q_a [24] & \registers|Mux24~5_combout )) # (\instructions|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// \registers|Mux24~10_combout  & ( !\registers|Mux24~9_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & ((!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|Mux24~4_combout ))) ) ) ) # ( 
// !\registers|Mux24~10_combout  & ( !\registers|Mux24~9_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [25] & \registers|Mux24~5_combout )) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\registers|Mux24~4_combout ),
	.datad(!\registers|Mux24~5_combout ),
	.datae(!\registers|Mux24~10_combout ),
	.dataf(!\registers|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux24~8 .extended_lut = "off";
defparam \registers|Mux24~8 .lut_mask = 64'h00448C8C3377BFBF;
defparam \registers|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \pcAddr[7]~7 (
// Equation(s):
// \pcAddr[7]~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [5] & ( \program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add1~21_sumout ) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [5] & ( 
// \program_counter|q[24]~0_combout  & ( (\Add1~21_sumout  & !\isJump~0_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [5] & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~21_sumout )) # (\isJump~0_combout  
// & ((\registers|Mux24~8_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [5] & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~21_sumout )) # (\isJump~0_combout  & ((\registers|Mux24~8_combout ))) ) ) )

	.dataa(!\Add0~21_sumout ),
	.datab(!\registers|Mux24~8_combout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\isJump~0_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[7]~7 .extended_lut = "off";
defparam \pcAddr[7]~7 .lut_mask = 64'h553355330F000FFF;
defparam \pcAddr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N26
dffeas \program_counter|q[7] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[7]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[7] .is_wysiwyg = "true";
defparam \program_counter|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \pcAddr[6]~6 (
// Equation(s):
// \pcAddr[6]~6_combout  = ( \registers|Mux25~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~17_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # ( 
// !\registers|Mux25~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~17_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # ( \registers|Mux25~8_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add0~17_sumout ) ) ) ) # ( !\registers|Mux25~8_combout  & ( !\program_counter|q[24]~0_combout  & ( (\Add0~17_sumout  & !\isJump~0_combout ) ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\Add1~17_sumout ),
	.datac(!\isJump~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\registers|Mux25~8_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[6]~6 .extended_lut = "off";
defparam \pcAddr[6]~6 .lut_mask = 64'h50505F5F303F303F;
defparam \pcAddr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N2
dffeas \program_counter|q[6] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[6]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[6] .is_wysiwyg = "true";
defparam \program_counter|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \pcAddr[5]~5 (
// Equation(s):
// \pcAddr[5]~5_combout  = ( \registers|Mux26~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~13_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( 
// !\registers|Mux26~8_combout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add1~13_sumout )) # (\isJump~0_combout  & ((\instructions|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( \registers|Mux26~8_combout  & ( 
// !\program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add0~13_sumout ) ) ) ) # ( !\registers|Mux26~8_combout  & ( !\program_counter|q[24]~0_combout  & ( (\Add0~13_sumout  & !\isJump~0_combout ) ) ) )

	.dataa(!\Add0~13_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\registers|Mux26~8_combout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[5]~5 .extended_lut = "off";
defparam \pcAddr[5]~5 .lut_mask = 64'h444477770C3F0C3F;
defparam \pcAddr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N20
dffeas \program_counter|q[5] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[5]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[5] .is_wysiwyg = "true";
defparam \program_counter|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \pcAddr[4]~4 (
// Equation(s):
// \pcAddr[4]~4_combout  = ( \Add1~9_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\Add1~9_sumout  & ( \program_counter|q[24]~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [2] & \isJump~0_combout ) ) ) ) # ( \Add1~9_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~9_sumout )) # (\isJump~0_combout  & ((\registers|Mux27~8_combout ))) ) ) ) 
// # ( !\Add1~9_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~9_sumout )) # (\isJump~0_combout  & ((\registers|Mux27~8_combout ))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\isJump~0_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\registers|Mux27~8_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[4]~4 .extended_lut = "off";
defparam \pcAddr[4]~4 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \pcAddr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N20
dffeas \program_counter|q[4] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[4]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[4] .is_wysiwyg = "true";
defparam \program_counter|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \controller|Jr~0 (
// Equation(s):
// \controller|Jr~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [5] & ( (!\instructions|altsyncram_component|auto_generated|q_a [0] & (!\instructions|altsyncram_component|auto_generated|q_a [1] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [2] & \instructions|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Jr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Jr~0 .extended_lut = "off";
defparam \controller|Jr~0 .lut_mask = 64'h0080008000000000;
defparam \controller|Jr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \controller|Equal2~0 (
// Equation(s):
// \controller|Equal2~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [31] & ( !\instructions|altsyncram_component|auto_generated|q_a [28] & ( (!\instructions|altsyncram_component|auto_generated|q_a [29] & 
// (\instructions|altsyncram_component|auto_generated|q_a [27] & !\instructions|altsyncram_component|auto_generated|q_a [30])) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal2~0 .extended_lut = "off";
defparam \controller|Equal2~0 .lut_mask = 64'h0A00000000000000;
defparam \controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N27
cyclonev_lcell_comb \isJump~0 (
// Equation(s):
// \isJump~0_combout  = ( \controller|Equal0~0_combout  & ( (\controller|Jr~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [4]) ) ) # ( !\controller|Equal0~0_combout  & ( \controller|Equal2~0_combout  ) )

	.dataa(!\controller|Jr~0_combout ),
	.datab(gnd),
	.datac(!\controller|Equal2~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isJump~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isJump~0 .extended_lut = "off";
defparam \isJump~0 .lut_mask = 64'h0F0F0F0F55005500;
defparam \isJump~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \pcAddr[3]~3 (
// Equation(s):
// \pcAddr[3]~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [1] & ( \program_counter|q[24]~0_combout  & ( (\isJump~0_combout ) # (\Add1~5_sumout ) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [1] & ( 
// \program_counter|q[24]~0_combout  & ( (\Add1~5_sumout  & !\isJump~0_combout ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [1] & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~5_sumout )) # (\isJump~0_combout  & 
// ((\registers|Mux28~8_combout ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [1] & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & (\Add0~5_sumout )) # (\isJump~0_combout  & ((\registers|Mux28~8_combout ))) ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!\isJump~0_combout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\registers|Mux28~8_combout ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[3]~3 .extended_lut = "off";
defparam \pcAddr[3]~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \pcAddr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N38
dffeas \program_counter|q[3] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[3]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[3] .is_wysiwyg = "true";
defparam \program_counter|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N18
cyclonev_lcell_comb \controller|Jal~0 (
// Equation(s):
// \controller|Jal~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [27] & ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( (!\instructions|altsyncram_component|auto_generated|q_a [28] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [29] & (\instructions|altsyncram_component|auto_generated|q_a [26] & !\instructions|altsyncram_component|auto_generated|q_a [31]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Jal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Jal~0 .extended_lut = "off";
defparam \controller|Jal~0 .lut_mask = 64'h0000080000000000;
defparam \controller|Jal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N18
cyclonev_lcell_comb \writeData[2]~2 (
// Equation(s):
// \writeData[2]~2_combout  = ( \mainALU|Mux157~2_combout  & ( (!\controller|Jal~0_combout  & (((!\controller|Equal10~0_combout ) # (\memory|altsyncram_component|auto_generated|q_a [2])))) # (\controller|Jal~0_combout  & (\Add1~1_sumout )) ) ) # ( 
// !\mainALU|Mux157~2_combout  & ( (!\controller|Jal~0_combout  & (((\controller|Equal10~0_combout  & \memory|altsyncram_component|auto_generated|q_a [2])))) # (\controller|Jal~0_combout  & (\Add1~1_sumout )) ) )

	.dataa(!\controller|Jal~0_combout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\controller|Equal10~0_combout ),
	.datad(!\memory|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\mainALU|Mux157~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[2]~2 .extended_lut = "off";
defparam \writeData[2]~2 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \writeData[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N56
dffeas \registers|registers[14][2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\writeData[2]~2_combout ),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|registers[14][2] .is_wysiwyg = "true";
defparam \registers|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \registers|Mux29~5 (
// Equation(s):
// \registers|Mux29~5_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[15][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[14][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[13][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[12][2]~q  ) ) )

	.dataa(!\registers|registers[14][2]~q ),
	.datab(!\registers|registers[13][2]~q ),
	.datac(!\registers|registers[15][2]~q ),
	.datad(!\registers|registers[12][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~5 .extended_lut = "off";
defparam \registers|Mux29~5 .lut_mask = 64'h00FF333355550F0F;
defparam \registers|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N42
cyclonev_lcell_comb \registers|Mux29~3 (
// Equation(s):
// \registers|Mux29~3_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[23][2]~q  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[27][2]~q )) # 
// (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[31][2]~q ))) ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[23][2]~q  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [23]) # (\registers|registers[19][2]~q ) ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\registers|registers[23][2]~q  & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [23] & (\registers|registers[27][2]~q )) # (\instructions|altsyncram_component|auto_generated|q_a [23] & ((\registers|registers[31][2]~q ))) ) ) ) # ( 
// !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\registers|registers[23][2]~q  & ( (\registers|registers[19][2]~q  & !\instructions|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\registers|registers[27][2]~q ),
	.datab(!\registers|registers[19][2]~q ),
	.datac(!\registers|registers[31][2]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\registers|registers[23][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~3 .extended_lut = "off";
defparam \registers|Mux29~3 .lut_mask = 64'h3300550F33FF550F;
defparam \registers|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N33
cyclonev_lcell_comb \registers|Mux29~1 (
// Equation(s):
// \registers|Mux29~1_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[29][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [23] & ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[25][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( 
// \registers|registers[21][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( \registers|registers[17][2]~q  ) ) )

	.dataa(!\registers|registers[29][2]~q ),
	.datab(!\registers|registers[17][2]~q ),
	.datac(!\registers|registers[25][2]~q ),
	.datad(!\registers|registers[21][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~1 .extended_lut = "off";
defparam \registers|Mux29~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \registers|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N57
cyclonev_lcell_comb \registers|Mux29~0 (
// Equation(s):
// \registers|Mux29~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[28][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [24] & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[20][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// \registers|registers[24][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [24] & ( !\instructions|altsyncram_component|auto_generated|q_a [23] & ( \registers|registers[16][2]~q  ) ) )

	.dataa(!\registers|registers[28][2]~q ),
	.datab(!\registers|registers[24][2]~q ),
	.datac(!\registers|registers[20][2]~q ),
	.datad(!\registers|registers[16][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~0 .extended_lut = "off";
defparam \registers|Mux29~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \registers|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N45
cyclonev_lcell_comb \registers|Mux29~2 (
// Equation(s):
// \registers|Mux29~2_combout  = ( \registers|registers[18][2]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[22][2]~q ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[30][2]~q )) ) ) ) # ( !\registers|registers[18][2]~q  & ( \instructions|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|registers[22][2]~q ))) # (\instructions|altsyncram_component|auto_generated|q_a [24] & (\registers|registers[30][2]~q )) ) ) ) # ( \registers|registers[18][2]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (!\instructions|altsyncram_component|auto_generated|q_a [24]) # (\registers|registers[26][2]~q ) ) ) ) # ( !\registers|registers[18][2]~q  & ( 
// !\instructions|altsyncram_component|auto_generated|q_a [23] & ( (\registers|registers[26][2]~q  & \instructions|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\registers|registers[30][2]~q ),
	.datab(!\registers|registers[22][2]~q ),
	.datac(!\registers|registers[26][2]~q ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\registers|registers[18][2]~q ),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~2 .extended_lut = "off";
defparam \registers|Mux29~2 .lut_mask = 64'h000FFF0F33553355;
defparam \registers|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N0
cyclonev_lcell_comb \registers|Mux29~9 (
// Equation(s):
// \registers|Mux29~9_combout  = ( \registers|Mux29~0_combout  & ( \registers|Mux29~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21]) # ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux29~1_combout 
// ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux29~3_combout ))) ) ) ) # ( !\registers|Mux29~0_combout  & ( \registers|Mux29~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux29~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux29~3_combout )))) ) ) ) # ( \registers|Mux29~0_combout  & ( !\registers|Mux29~2_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [21] & 
// (((!\instructions|altsyncram_component|auto_generated|q_a [22])))) # (\instructions|altsyncram_component|auto_generated|q_a [21] & ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux29~1_combout ))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux29~3_combout )))) ) ) ) # ( !\registers|Mux29~0_combout  & ( !\registers|Mux29~2_combout  & ( (\instructions|altsyncram_component|auto_generated|q_a [21] & 
// ((!\instructions|altsyncram_component|auto_generated|q_a [22] & ((\registers|Mux29~1_combout ))) # (\instructions|altsyncram_component|auto_generated|q_a [22] & (\registers|Mux29~3_combout )))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\registers|Mux29~3_combout ),
	.datac(!\registers|Mux29~1_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\registers|Mux29~0_combout ),
	.dataf(!\registers|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~9 .extended_lut = "off";
defparam \registers|Mux29~9 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \registers|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N36
cyclonev_lcell_comb \registers|Mux29~4 (
// Equation(s):
// \registers|Mux29~4_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[11][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [22] & ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[9][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( 
// \registers|registers[10][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( \registers|registers[8][2]~q  ) ) )

	.dataa(!\registers|registers[8][2]~q ),
	.datab(!\registers|registers[9][2]~q ),
	.datac(!\registers|registers[11][2]~q ),
	.datad(!\registers|registers[10][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~4 .extended_lut = "off";
defparam \registers|Mux29~4 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N39
cyclonev_lcell_comb \registers|Mux29~7 (
// Equation(s):
// \registers|Mux29~7_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[3][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[2][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[1][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[0][2]~q  ) ) )

	.dataa(!\registers|registers[1][2]~q ),
	.datab(!\registers|registers[3][2]~q ),
	.datac(!\registers|registers[2][2]~q ),
	.datad(!\registers|registers[0][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~7 .extended_lut = "off";
defparam \registers|Mux29~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \registers|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N51
cyclonev_lcell_comb \registers|Mux29~6 (
// Equation(s):
// \registers|Mux29~6_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[7][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a 
// [21] & ( \instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[6][2]~q  ) ) ) # ( \instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( 
// \registers|registers[5][2]~q  ) ) ) # ( !\instructions|altsyncram_component|auto_generated|q_a [21] & ( !\instructions|altsyncram_component|auto_generated|q_a [22] & ( \registers|registers[4][2]~q  ) ) )

	.dataa(!\registers|registers[4][2]~q ),
	.datab(!\registers|registers[6][2]~q ),
	.datac(!\registers|registers[7][2]~q ),
	.datad(!\registers|registers[5][2]~q ),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~6 .extended_lut = "off";
defparam \registers|Mux29~6 .lut_mask = 64'h555500FF33330F0F;
defparam \registers|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \registers|Mux29~10 (
// Equation(s):
// \registers|Mux29~10_combout  = ( \registers|Mux29~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [24] & ((\registers|Mux29~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [23]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [24] & (!\instructions|altsyncram_component|auto_generated|q_a [23])) ) ) # ( !\registers|Mux29~6_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [23] & 
// ((\registers|Mux29~7_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [24]))) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\registers|Mux29~7_combout ),
	.datae(gnd),
	.dataf(!\registers|Mux29~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~10 .extended_lut = "off";
defparam \registers|Mux29~10 .lut_mask = 64'h50F050F05AFA5AFA;
defparam \registers|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N12
cyclonev_lcell_comb \registers|Mux29~8 (
// Equation(s):
// \registers|Mux29~8_combout  = ( \registers|Mux29~4_combout  & ( \registers|Mux29~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25]) # (\registers|Mux29~9_combout ) ) ) ) # ( !\registers|Mux29~4_combout  & ( 
// \registers|Mux29~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (!\instructions|altsyncram_component|auto_generated|q_a [24])) # (\instructions|altsyncram_component|auto_generated|q_a [25] & ((\registers|Mux29~9_combout ))) 
// ) ) ) # ( \registers|Mux29~4_combout  & ( !\registers|Mux29~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & (\registers|Mux29~5_combout  & (\instructions|altsyncram_component|auto_generated|q_a [24]))) # 
// (\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux29~9_combout )))) ) ) ) # ( !\registers|Mux29~4_combout  & ( !\registers|Mux29~10_combout  & ( (!\instructions|altsyncram_component|auto_generated|q_a [25] & 
// (\registers|Mux29~5_combout  & (\instructions|altsyncram_component|auto_generated|q_a [24]))) # (\instructions|altsyncram_component|auto_generated|q_a [25] & (((\registers|Mux29~9_combout )))) ) ) )

	.dataa(!\registers|Mux29~5_combout ),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\registers|Mux29~9_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\registers|Mux29~4_combout ),
	.dataf(!\registers|Mux29~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|Mux29~8 .extended_lut = "off";
defparam \registers|Mux29~8 .lut_mask = 64'h110F110FCC0FFF0F;
defparam \registers|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \pcAddr[2]~2 (
// Equation(s):
// \pcAddr[2]~2_combout  = ( \Add1~1_sumout  & ( \program_counter|q[24]~0_combout  & ( (!\isJump~0_combout ) # (\instructions|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\Add1~1_sumout  & ( \program_counter|q[24]~0_combout  & ( 
// (\instructions|altsyncram_component|auto_generated|q_a [0] & \isJump~0_combout ) ) ) ) # ( \Add1~1_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add0~1_sumout ))) # (\isJump~0_combout  & (\registers|Mux29~8_combout )) ) ) ) 
// # ( !\Add1~1_sumout  & ( !\program_counter|q[24]~0_combout  & ( (!\isJump~0_combout  & ((\Add0~1_sumout ))) # (\isJump~0_combout  & (\registers|Mux29~8_combout )) ) ) )

	.dataa(!\registers|Mux29~8_combout ),
	.datab(!\Add0~1_sumout ),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\isJump~0_combout ),
	.datae(!\Add1~1_sumout ),
	.dataf(!\program_counter|q[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[2]~2 .extended_lut = "off";
defparam \pcAddr[2]~2 .lut_mask = 64'h33553355000FFF0F;
defparam \pcAddr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N14
dffeas \program_counter|q[2] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[2]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[2] .is_wysiwyg = "true";
defparam \program_counter|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [28] & ( !\instructions|altsyncram_component|auto_generated|q_a [30] & ( (!\instructions|altsyncram_component|auto_generated|q_a [27] & 
// (!\instructions|altsyncram_component|auto_generated|q_a [26] & (!\instructions|altsyncram_component|auto_generated|q_a [31] & !\instructions|altsyncram_component|auto_generated|q_a [29]))) ) ) )

	.dataa(!\instructions|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\instructions|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [29]),
	.datae(!\instructions|altsyncram_component|auto_generated|q_a [28]),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N45
cyclonev_lcell_comb \controller|Jr~1 (
// Equation(s):
// \controller|Jr~1_combout  = ( \controller|Jr~0_combout  & ( (\controller|Equal0~0_combout  & !\instructions|altsyncram_component|auto_generated|q_a [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|Equal0~0_combout ),
	.datad(!\instructions|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\controller|Jr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Jr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Jr~1 .extended_lut = "off";
defparam \controller|Jr~1 .lut_mask = 64'h000000000F000F00;
defparam \controller|Jr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N33
cyclonev_lcell_comb \pcAddr[0]~0 (
// Equation(s):
// \pcAddr[0]~0_combout  = ( \registers|Mux31~8_combout  & ( \controller|Jr~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|Jr~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcAddr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcAddr[0]~0 .extended_lut = "off";
defparam \pcAddr[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \pcAddr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N35
dffeas \program_counter|q[0] (
	.clk(\slow_clk~inputCLKENA0_outclk ),
	.d(\pcAddr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\isJump~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|q[0] .is_wysiwyg = "true";
defparam \program_counter|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N24
cyclonev_lcell_comb \controller|Bne~0 (
// Equation(s):
// \controller|Bne~0_combout  = ( \instructions|altsyncram_component|auto_generated|q_a [26] & ( \controller|ALUsrc~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|ALUsrc~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Bne~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Bne~0 .extended_lut = "off";
defparam \controller|Bne~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|Bne~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y20_N30
cyclonev_lcell_comb \controller|Beq~0 (
// Equation(s):
// \controller|Beq~0_combout  = ( !\instructions|altsyncram_component|auto_generated|q_a [26] & ( \controller|ALUsrc~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|ALUsrc~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instructions|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Beq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Beq~0 .extended_lut = "off";
defparam \controller|Beq~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \controller|Beq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
