# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:48 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] \
 ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs[15] outs[16] outs_valid index[0] index[1] \
 index_valid

.latch       n128 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n133 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n138 control.tehb.dataReg[0]  0
.latch       n143 control.tehb.dataReg[1]  0
.latch       n148 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n80
01 1
.names control.tehb.control.fullReg new_n80 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n83
11 1
.names ins_ready[1] new_n83 index[0]
00 0
.names ins[17] index[0] new_n85
11 1
.names ins[0] index[0] new_n86
10 1
.names new_n85 new_n86 new_n87
00 1
.names index[1] new_n87 outs[0]
00 1
.names ins[18] index[0] new_n89
11 1
.names ins[1] index[0] new_n90
10 1
.names new_n89 new_n90 new_n91
00 1
.names index[1] new_n91 outs[1]
00 1
.names ins[19] index[0] new_n93
11 1
.names ins[2] index[0] new_n94
10 1
.names new_n93 new_n94 new_n95
00 1
.names index[1] new_n95 outs[2]
00 1
.names ins[20] index[0] new_n97
11 1
.names ins[3] index[0] new_n98
10 1
.names new_n97 new_n98 new_n99
00 1
.names index[1] new_n99 outs[3]
00 1
.names ins[21] index[0] new_n101
11 1
.names ins[4] index[0] new_n102
10 1
.names new_n101 new_n102 new_n103
00 1
.names index[1] new_n103 outs[4]
00 1
.names ins[22] index[0] new_n105
11 1
.names ins[5] index[0] new_n106
10 1
.names new_n105 new_n106 new_n107
00 1
.names index[1] new_n107 outs[5]
00 1
.names ins[23] index[0] new_n109
11 1
.names ins[6] index[0] new_n110
10 1
.names new_n109 new_n110 new_n111
00 1
.names index[1] new_n111 outs[6]
00 1
.names ins[24] index[0] new_n113
11 1
.names ins[7] index[0] new_n114
10 1
.names new_n113 new_n114 new_n115
00 1
.names index[1] new_n115 outs[7]
00 1
.names ins[25] index[0] new_n117
11 1
.names ins[8] index[0] new_n118
10 1
.names new_n117 new_n118 new_n119
00 1
.names index[1] new_n119 outs[8]
00 1
.names ins[26] index[0] new_n121
11 1
.names ins[9] index[0] new_n122
10 1
.names new_n121 new_n122 new_n123
00 1
.names index[1] new_n123 outs[9]
00 1
.names ins[27] index[0] new_n125
11 1
.names ins[10] index[0] new_n126
10 1
.names new_n125 new_n126 new_n127
00 1
.names index[1] new_n127 outs[10]
00 1
.names ins[28] index[0] new_n129
11 1
.names ins[11] index[0] new_n130
10 1
.names new_n129 new_n130 new_n131
00 1
.names index[1] new_n131 outs[11]
00 1
.names ins[29] index[0] new_n133_1
11 1
.names ins[12] index[0] new_n134
10 1
.names new_n133_1 new_n134 new_n135
00 1
.names index[1] new_n135 outs[12]
00 1
.names ins[30] index[0] new_n137
11 1
.names ins[13] index[0] new_n138_1
10 1
.names new_n137 new_n138_1 new_n139
00 1
.names index[1] new_n139 outs[13]
00 1
.names ins[31] index[0] new_n141
11 1
.names ins[14] index[0] new_n142
10 1
.names new_n141 new_n142 new_n143_1
00 1
.names index[1] new_n143_1 outs[14]
00 1
.names ins[32] index[0] new_n145
11 1
.names ins[15] index[0] new_n146
10 1
.names new_n145 new_n146 new_n147
00 1
.names index[1] new_n147 outs[15]
00 1
.names ins[33] index[0] new_n149
11 1
.names ins[16] index[0] new_n150
10 1
.names new_n149 new_n150 new_n151
00 1
.names index[1] new_n151 outs[16]
00 1
.names ins_valid[0] new_n80 new_n153
00 1
.names control.tehb.control.fullReg new_n153 new_n154
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n154 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n154 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n157
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n158
01 1
.names new_n157 new_n158 new_n159
00 1
.names rst new_n159 new_n160
00 1
.names new_n154 new_n160 n148
01 1
.names new_n157 n148 n128
01 0
.names new_n158 n148 n133
01 0
.names control.tehb.control.fullReg new_n153 new_n164
00 1
.names new_n159 new_n164 new_n165
01 1
.names control.tehb.dataReg[0] new_n165 new_n166
10 1
.names new_n80 new_n165 new_n167
11 1
.names new_n166 new_n167 new_n168
00 1
.names rst new_n168 n138
00 1
.names rst control.tehb.dataReg[1] new_n170
01 1
.names new_n165 new_n170 n143
01 1
.end
