{
    "nl": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/36-openroad-resizertimingpostcts/pll_top.nl.v",
    "pnl": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/36-openroad-resizertimingpostcts/pll_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/36-openroad-resizertimingpostcts/pll_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/36-openroad-resizertimingpostcts/pll_top.odb",
    "sdc": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/36-openroad-resizertimingpostcts/pll_top.sdc",
    "sdf": {
        "nom_tt_025C_5v00": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/12-openroad-staprepnr/nom_tt_025C_5v00/pll_top__nom_tt_025C_5v00.sdf",
        "nom_ss_125C_4v50": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/12-openroad-staprepnr/nom_ss_125C_4v50/pll_top__nom_ss_125C_4v50.sdf",
        "nom_ff_n40C_5v50": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/12-openroad-staprepnr/nom_ff_n40C_5v50/pll_top__nom_ff_n40C_5v50.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/05-yosys-jsonheader/pll_top.h.json",
    "vh": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/28-odb-writeverilogheader/pll_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 2268,
        "design__instance__area": 42674.7,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 17,
        "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1,
        "power__internal__total": 0.0072043,
        "power__switching__total": 0.0035778,
        "power__leakage__total": 2.85896e-07,
        "power__total": 0.0107824,
        "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 1.58203,
        "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 2.08203,
        "timing__hold__ws__corner:nom_tt_025C_5v00": 0.545647,
        "timing__setup__ws__corner:nom_tt_025C_5v00": 11.7593,
        "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
        "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
        "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.545647,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 11.7593,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
        "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 406,
        "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 70,
        "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 5,
        "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 2.4294551502636947,
        "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 2.9294552057748473,
        "timing__hold__ws__corner:nom_ss_125C_4v50": 1.218938318116431,
        "timing__setup__ws__corner:nom_ss_125C_4v50": -3.403661449025385,
        "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__tns__corner:nom_ss_125C_4v50": -76.77353370342989,
        "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
        "timing__setup__wns__corner:nom_ss_125C_4v50": -3.403661449025385,
        "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.218938,
        "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
        "timing__setup_vio__count__corner:nom_ss_125C_4v50": 54,
        "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.403661,
        "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 8,
        "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 186,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 70,
        "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 5,
        "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.7331282455289375,
        "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 1.2331283010400902,
        "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.23193653210060086,
        "timing__setup__ws__corner:nom_ff_n40C_5v50": 11.419994162447171,
        "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.231937,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 17,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": 1.58203,
        "clock__skew__worst_setup": 2.08203,
        "timing__hold__ws": 0.545647,
        "timing__setup__ws": 11.7593,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.545647,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 11.7593,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 271.55 289.47",
        "design__core__bbox": "6.72 15.68 264.32 270.48",
        "design__io": 103,
        "design__die__area": 78605.6,
        "design__core__area": 65636.5,
        "design__instance__count__stdcell": 2268,
        "design__instance__area__stdcell": 42674.7,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.650167,
        "design__instance__utilization__stdcell": 0.650167,
        "design__instance__count__class:buffer": 1,
        "design__instance__count__class:inverter": 81,
        "design__instance__count__class:sequential_cell": 154,
        "design__instance__count__class:multi_input_combinational_cell": 1062,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:endcap_cell": 130,
        "design__instance__count__class:tap_cell": 435,
        "design__power_grid_violation__count__net:VSS": 0,
        "design__power_grid_violation__count__net:VDD": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 101,
        "design__io__hpwl": 14603777,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 46637.1,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 373,
        "design__instance__count__class:clock_buffer": 22,
        "design__instance__count__class:clock_inverter": 10,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}