Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 20 12:27:13 2024
| Host         : archbook running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ascon_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.711        0.000                      0                29304        0.008        0.000                      0                29304        4.020        0.000                       0                 10476  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.228        0.000                      0                20608        0.008        0.000                      0                20608        4.020        0.000                       0                 10476  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.711        0.000                      0                 8696        0.457        0.000                      0                 8696  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 0.718ns (8.417%)  route 7.813ns (91.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.813    11.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y64         LUT5 (Prop_lut5_I4_O)        0.299    11.497 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[30]_i_1/O
                         net (fo=1, routed)           0.000    11.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[30]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.492    12.684    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y64         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.079    12.725    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.718ns (8.471%)  route 7.758ns (91.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.758    11.143    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X11Y65         LUT5 (Prop_lut5_I4_O)        0.299    11.442 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg2[27]_i_1/O
                         net (fo=1, routed)           0.000    11.442    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg2[27]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.491    12.683    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y65         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.029    12.674    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 0.718ns (8.467%)  route 7.762ns (91.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.762    11.147    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.299    11.446 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[19]_i_1/O
                         net (fo=1, routed)           0.000    11.446    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[19]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.494    12.686    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y61         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X13Y61         FDRE (Setup_fdre_C_D)        0.031    12.679    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 0.718ns (8.435%)  route 7.794ns (91.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.794    11.179    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y64         LUT5 (Prop_lut5_I4_O)        0.299    11.478 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[29]_i_1/O
                         net (fo=1, routed)           0.000    11.478    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[29]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.492    12.684    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y64         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.079    12.725    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 0.718ns (8.447%)  route 7.782ns (91.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.782    11.167    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.299    11.466 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.000    11.466    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/p_1_in[31]
    SLICE_X2Y59          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.539    12.731    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y59          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.116    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.029    12.722    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.718ns (8.454%)  route 7.775ns (91.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.775    11.160    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.299    11.459 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1[28]_i_1/O
                         net (fo=1, routed)           0.000    11.459    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1[28]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.532    12.724    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y64          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.116    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.031    12.717    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.718ns (8.414%)  route 7.815ns (91.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.815    11.200    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.299    11.499 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=1, routed)           0.000    11.499    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X0Y60          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.535    12.727    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y60          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.116    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.077    12.766    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 0.718ns (8.474%)  route 7.755ns (91.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.755    11.140    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.299    11.439 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[26]_i_1/O
                         net (fo=1, routed)           0.000    11.439    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[26]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.536    12.728    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y63          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[26]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.031    12.721    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 0.718ns (8.479%)  route 7.750ns (91.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.750    11.135    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.299    11.434 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[28]_i_1/O
                         net (fo=1, routed)           0.000    11.434    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3[28]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.536    12.728    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y63          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[28]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.032    12.722    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.718ns (8.454%)  route 7.775ns (91.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.775    11.160    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.299    11.459 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0[21]_i_1/O
                         net (fo=1, routed)           0.000    11.459    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/p_1_in[21]
    SLICE_X4Y60          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.539    12.731    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y60          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[21]/C
                         clock pessimism              0.116    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.079    12.772    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  1.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/temp_state_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg15_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.560%)  route 0.207ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.567     0.908    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/s00_axi_aclk
    SLICE_X9Y49          FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/temp_state_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/temp_state_reg[113]/Q
                         net (fo=1, routed)           0.207     1.255    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/ciphertext[113]
    SLICE_X9Y50          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg15_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.834     1.204    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y50          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg15_reg[17]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.072     1.247    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg15_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/state_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.602%)  route 0.189ns (50.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.556     0.897    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/s00_axi_aclk
    SLICE_X23Y89         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[110]/Q
                         net (fo=3, routed)           0.189     1.227    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/sbox_inst/state_out[34]
    SLICE_X21Y88         LUT3 (Prop_lut3_I1_O)        0.045     1.272 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/sbox_inst/state_out[14]_i_1__18/O
                         net (fo=1, routed)           0.000     1.272    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/sbox_state_0[14]
    SLICE_X21Y88         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/state_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.827     1.197    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/s00_axi_aclk
    SLICE_X21Y88         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/state_out_reg[14]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X21Y88         FDCE (Hold_fdce_C_D)         0.091     1.254    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[10].round_inst/state_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/state_out_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.189ns (47.342%)  route 0.210ns (52.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.564     0.905    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/s00_axi_aclk
    SLICE_X29Y49         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/state_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/state_out_reg[124]/Q
                         net (fo=3, routed)           0.210     1.256    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/sbox_inst/state_out_reg[31][60]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.048     1.304 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/sbox_inst/state_out[92]_i_1__42/O
                         net (fo=1, routed)           0.000     1.304    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[127]_0[35]
    SLICE_X29Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.831     1.201    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/s00_axi_aclk
    SLICE_X29Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[92]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.107     1.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/state_out_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.189ns (43.977%)  route 0.241ns (56.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.558     0.899    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/s00_axi_aclk
    SLICE_X25Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/state_out_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/state_out_reg[102]/Q
                         net (fo=3, routed)           0.241     1.280    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/sbox_inst/state_out_reg[29][32]
    SLICE_X20Y39         LUT3 (Prop_lut3_I1_O)        0.048     1.328 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/sbox_inst/state_out[6]_i_1__48/O
                         net (fo=1, routed)           0.000     1.328    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/sbox_state[6]
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Hold_fdce_C_D)         0.131     1.295    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/state_out_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.944%)  route 0.210ns (53.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.564     0.905    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/s00_axi_aclk
    SLICE_X29Y49         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/state_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/state_out_reg[124]/Q
                         net (fo=3, routed)           0.210     1.256    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/sbox_inst/state_out_reg[31][60]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.301 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[3].round_inst/sbox_inst/state_out[124]_i_1__42/O
                         net (fo=1, routed)           0.000     1.301    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[127]_0[67]
    SLICE_X29Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.831     1.201    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/s00_axi_aclk
    SLICE_X29Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[124]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.091     1.263    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.536%)  route 0.199ns (48.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.557     0.898    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/s00_axi_aclk
    SLICE_X24Y92         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDCE (Prop_fdce_C_Q)         0.164     1.062 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[108]/Q
                         net (fo=3, routed)           0.199     1.261    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/sbox_inst/state_out_reg[31][44]
    SLICE_X21Y92         LUT3 (Prop_lut3_I2_O)        0.048     1.309 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/sbox_inst/state_out[76]_i_1__16/O
                         net (fo=1, routed)           0.000     1.309    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/D[19]
    SLICE_X21Y92         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/s00_axi_aclk
    SLICE_X21Y92         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[76]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y92         FDCE (Hold_fdce_C_D)         0.107     1.271    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.213ns (51.503%)  route 0.201ns (48.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.556     0.897    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/s00_axi_aclk
    SLICE_X24Y88         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDCE (Prop_fdce_C_Q)         0.164     1.061 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[105]/Q
                         net (fo=3, routed)           0.201     1.261    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/sbox_inst/state_out_reg[31][41]
    SLICE_X21Y88         LUT3 (Prop_lut3_I2_O)        0.049     1.310 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/sbox_inst/state_out[73]_i_1__16/O
                         net (fo=1, routed)           0.000     1.310    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/D[16]
    SLICE_X21Y88         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.827     1.197    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/s00_axi_aclk
    SLICE_X21Y88         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[73]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X21Y88         FDCE (Hold_fdce_C_D)         0.107     1.270    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.213ns (51.742%)  route 0.199ns (48.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.554     0.895    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/s00_axi_aclk
    SLICE_X24Y85         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[8].round_inst/state_out_reg[104]/Q
                         net (fo=3, routed)           0.199     1.257    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/sbox_inst/state_out_reg[28][35]
    SLICE_X21Y84         LUT3 (Prop_lut3_I1_O)        0.049     1.306 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/sbox_inst/state_out[8]_i_1__17/O
                         net (fo=1, routed)           0.000     1.306    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/sbox_state[8]
    SLICE_X21Y84         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.823     1.193    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/s00_axi_aclk
    SLICE_X21Y84         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[8]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y84         FDCE (Hold_fdce_C_D)         0.107     1.266    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/outer_hash_instance/genblk1[9].round_inst/state_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/temp_state_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg13_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.980%)  route 0.230ns (62.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.567     0.908    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/s00_axi_aclk
    SLICE_X9Y49          FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/temp_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/final_inst/temp_state_reg[49]/Q
                         net (fo=1, routed)           0.230     1.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/ciphertext[49]
    SLICE_X8Y50          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg13_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.834     1.204    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg13_reg[17]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.059     1.234    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/slv_reg13_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/state_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.212ns (47.354%)  route 0.236ns (52.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.560     0.901    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/s00_axi_aclk
    SLICE_X24Y45         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/state_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDCE (Prop_fdce_C_Q)         0.164     1.065 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/state_out_reg[113]/Q
                         net (fo=3, routed)           0.236     1.300    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/sbox_inst/state_out_reg[31][50]
    SLICE_X20Y48         LUT3 (Prop_lut3_I2_O)        0.048     1.348 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[5].round_inst/sbox_inst/state_out[81]_i_1__44/O
                         net (fo=1, routed)           0.000     1.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[127]_0[24]
    SLICE_X20Y48         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.831     1.201    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X20Y48         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[81]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.131     1.298    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X13Y40    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y41    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y42    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y41    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y42    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y41    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y42    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y41    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y41    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][100]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][100]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][101]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][101]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][102]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][102]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][103]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][103]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][104]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][104]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][100]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][100]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][101]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][101]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][102]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][102]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][103]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y52    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][103]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][104]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y57    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/ks_inst/round_key_reg[2][104]_srl3_inst_ascon_core_v1_1_S00_AXI_inst_u_ascon_top_ascon_128_inst_ks_inst_round_key_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[118]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.419ns (4.999%)  route 7.963ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.963    11.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/s00_axi_aresetn
    SLICE_X11Y69         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/s00_axi_aclk
    SLICE_X11Y69         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[118]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.580    12.060    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[118]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.419ns (4.999%)  route 7.963ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.963    11.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/s00_axi_aresetn
    SLICE_X11Y69         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/s00_axi_aclk
    SLICE_X11Y69         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[54]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.580    12.060    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[54]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[86]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.419ns (4.999%)  route 7.963ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.963    11.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/s00_axi_aresetn
    SLICE_X11Y69         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/s00_axi_aclk
    SLICE_X11Y69         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[86]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.580    12.060    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/round_inst/state_out_reg[86]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[118]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.419ns (4.999%)  route 7.963ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.963    11.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/s00_axi_aresetn
    SLICE_X11Y69         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/s00_axi_aclk
    SLICE_X11Y69         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[118]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.580    12.060    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[118]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.419ns (4.999%)  route 7.963ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.963    11.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/s00_axi_aresetn
    SLICE_X11Y69         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/s00_axi_aclk
    SLICE_X11Y69         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[54]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.580    12.060    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[54]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[86]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.419ns (4.999%)  route 7.963ns (95.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.963    11.348    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/s00_axi_aresetn
    SLICE_X11Y69         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/s00_axi_aclk
    SLICE_X11Y69         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[86]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.580    12.060    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_hmac_inst/inner_hash_instance/init_inst/state_out_reg[86]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[115]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.419ns (5.015%)  route 7.935ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.935    11.320    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aresetn
    SLICE_X5Y77          FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.527    12.719    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aclk
    SLICE_X5Y77          FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[115]/C
                         clock pessimism              0.116    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X5Y77          FDCE (Recov_fdce_C_CLR)     -0.580    12.101    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[115]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.419ns (5.015%)  route 7.935ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.935    11.320    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aresetn
    SLICE_X5Y77          FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.527    12.719    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aclk
    SLICE_X5Y77          FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[19]/C
                         clock pessimism              0.116    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X5Y77          FDCE (Recov_fdce_C_CLR)     -0.580    12.101    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[51]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.419ns (5.015%)  route 7.935ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.935    11.320    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aresetn
    SLICE_X5Y77          FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.527    12.719    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aclk
    SLICE_X5Y77          FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[51]/C
                         clock pessimism              0.116    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X5Y77          FDCE (Recov_fdce_C_CLR)     -0.580    12.101    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[51]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[83]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.419ns (5.015%)  route 7.935ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.658     2.966    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        7.935    11.320    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aresetn
    SLICE_X5Y77          FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.527    12.719    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/s00_axi_aclk
    SLICE_X5Y77          FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[83]/C
                         clock pessimism              0.116    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X5Y77          FDCE (Recov_fdce_C_CLR)     -0.580    12.101    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_kmac_inst/key_hash_inst/genblk1[2].round_inst/state_out_reg[83]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[104]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[104]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[40]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[40]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[72]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[72]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[8]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[11].round_inst/state_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[102]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[102]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[38]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[70]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.106%)  route 0.478ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.478     1.500    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X20Y39         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.828     1.198    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X20Y39         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[70]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.121     1.043    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[6].round_inst/state_out_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[102]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.199%)  route 0.246ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.246     1.268    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/s00_axi_aresetn
    SLICE_X25Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.826     1.196    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/s00_axi_aclk
    SLICE_X25Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[102]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.146     0.769    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.199%)  route 0.246ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.553     0.894    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X23Y31         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9236, routed)        0.246     1.268    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/s00_axi_aresetn
    SLICE_X25Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.826     1.196    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/s00_axi_aclk
    SLICE_X25Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[38]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.146     0.769    design_ascon_i/ascon_core_0/inst/ascon_core_v1_1_S00_AXI_inst/u_ascon_top/ascon_128_inst/genblk1[4].round_inst/state_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.499    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.073ns  (logic 0.124ns (5.983%)  route 1.949ns (94.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.949     1.949    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.073 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.073    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       1.492     2.684    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.045ns (5.145%)  route 0.830ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.830     0.830    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.875    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10476, routed)       0.823     1.193    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





