{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664674929748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664674929748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 19:42:09 2022 " "Processing started: Sat Oct 01 19:42:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664674929748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674929748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674929748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664674930113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664674930113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664674940983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674940986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674940986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674940988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674940988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674940991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674940991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674940994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674940994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogenerador.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogenerador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGenerador " "Found entity 1: videoGenerador" {  } { { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674940996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674940996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/divisorClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/divisorClk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "botonMove.sv(19) " "Verilog HDL information at botonMove.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "botonMove.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/botonMove.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664674941007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botonmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file botonmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 botonMove " "Found entity 1: botonMove" {  } { { "botonMove.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/botonMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deBounce " "Found entity 1: deBounce" {  } { { "deBounce.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deBounce.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_enable " "Found entity 1: clock_enable" {  } { { "clock_enable.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/clock_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dff_enable " "Found entity 1: Dff_enable" {  } { { "Dff_enable.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/Dff_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.sv 1 1 " "Found 1 design units, including 1 entities, in source file square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941018 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mux4a1.sv(9) " "Verilog HDL syntax warning at mux4a1.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "mux4a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux4a1.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1664674941020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/lineas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sleep.sv 1 1 " "Found 1 design units, including 1 entities, in source file sleep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleep " "Found entity 1: sleep" {  } { { "sleep.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sleep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButton " "Found entity 1: contadorPushButton" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_sprite " "Found entity 1: deco_sprite" {  } { { "deco_sprite.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressGen " "Found entity 1: addressGen" {  } { { "addressGen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/addressGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visiblelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visiblelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visibleLogic " "Found entity 1: visibleLogic" {  } { { "visibleLogic.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/visibleLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_top " "Found entity 1: sprite_top" {  } { { "sprite_top.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Rick " "Found entity 1: sprite_Rick" {  } { { "sprite_Rick.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Rick " "Found entity 1: deco_Rick" {  } { { "deco_Rick.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rick_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rick_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rick_rom " "Found entity 1: rick_rom" {  } { { "rick_rom.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rick_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_morty.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_morty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_morty " "Found entity 1: rom_morty" {  } { { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Morty " "Found entity 1: deco_Morty" {  } { { "deco_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Morty " "Found entity 1: sprite_Morty" {  } { { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbuttonseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbuttonseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButtonSeleccionador " "Found entity 1: contadorPushButtonSeleccionador" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButtonSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 deco.sv(30) " "Verilog HDL Expression warning at deco.sv(30): truncated literal to match 4 bits" {  } { { "deco.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664674941062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941063 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(49) " "Verilog HDL information at regfile1x24b.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664674941065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "pos_edge_det.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorwrite.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorwrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorWrite " "Found entity 1: contadorWrite" {  } { { "contadorWrite.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorWrite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det2 " "Found entity 1: pos_edge_det2" {  } { { "pos_edge_det2.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/pos_edge_det2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_gane.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificar_gane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_gane " "Found entity 1: verificar_gane" {  } { { "verificar_gane.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/verificar_gane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estado.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Estado " "Found entity 1: Maquina_Estado" {  } { { "Maquina_Estado.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_salida.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_salida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_salida " "Found entity 1: logica_salida" {  } { { "logica_salida.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/logica_salida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_juego " "Found entity 1: logica_juego" {  } { { "logica_juego.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/logica_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jugadavalida.sv 1 1 " "Found 1 design units, including 1 entities, in source file jugadavalida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jugadaValida " "Found entity 1: jugadaValida" {  } { { "jugadaValida.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/jugadaValida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_siguiente.sv 1 1 " "Found 1 design units, including 1 entities, in source file estado_siguiente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 estado_siguiente " "Found entity 1: estado_siguiente" {  } { { "estado_siguiente.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/estado_siguiente.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gano.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_gano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gano " "Found entity 1: mux_gano" {  } { { "mux_gano.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_gano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritecircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritecircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "spriteCircle.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spriteCircle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X " "Found entity 1: ROM_X" {  } { { "ROM_X.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X " "Found entity 1: sprite_X" {  } { { "sprite_X.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664674941106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out controlTOP.sv(29) " "Verilog HDL Implicit Net warning at controlTOP.sv(29): created implicit net for \"level_out\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton3 controlTOP.sv(31) " "Verilog HDL Implicit Net warning at controlTOP.sv(31): created implicit net for \"boton3\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cero controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cero\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uno controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"uno\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dos controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"dos\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tres controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"tres\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cuatro controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cuatro\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cinco controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cinco\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seis controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"seis\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "siete controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"siete\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ocho controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"ocho\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador20 controlTOP.sv(43) " "Verilog HDL Implicit Net warning at controlTOP.sv(43): created implicit net for \"jugador20\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador21 controlTOP.sv(53) " "Verilog HDL Implicit Net warning at controlTOP.sv(53): created implicit net for \"jugador21\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador22 controlTOP.sv(60) " "Verilog HDL Implicit Net warning at controlTOP.sv(60): created implicit net for \"jugador22\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador23 controlTOP.sv(67) " "Verilog HDL Implicit Net warning at controlTOP.sv(67): created implicit net for \"jugador23\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador24 controlTOP.sv(74) " "Verilog HDL Implicit Net warning at controlTOP.sv(74): created implicit net for \"jugador24\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador25 controlTOP.sv(82) " "Verilog HDL Implicit Net warning at controlTOP.sv(82): created implicit net for \"jugador25\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador26 controlTOP.sv(90) " "Verilog HDL Implicit Net warning at controlTOP.sv(90): created implicit net for \"jugador26\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador27 controlTOP.sv(98) " "Verilog HDL Implicit Net warning at controlTOP.sv(98): created implicit net for \"jugador27\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador28 controlTOP.sv(105) " "Verilog HDL Implicit Net warning at controlTOP.sv(105): created implicit net for \"jugador28\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(110) " "Verilog HDL Implicit Net warning at controlTOP.sv(110): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(115) " "Verilog HDL Implicit Net warning at controlTOP.sv(115): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gano controlTOP.sv(124) " "Verilog HDL Implicit Net warning at controlTOP.sv(124): created implicit net for \"gano\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(9) " "Verilog HDL Implicit Net warning at spritePosition.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941109 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(118) " "Verilog HDL Instantiation warning at controlTOP.sv(118): instance has no name" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664674941117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664674941204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "vga.sv" "dv" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "vga.sv" "cntVGA" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "D:/Proyectos/Taller/VGA Prueba/controladorVGA.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGenerador videoGenerador:vG " "Elaborating entity \"videoGenerador\" for hierarchy \"videoGenerador:vG\"" {  } { { "vga.sv" "vG" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP videoGenerador:vG\|controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"videoGenerador:vG\|controlTOP:control\"" {  } { { "videoGenerador.sv" "control" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorPushButton videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1 " "Elaborating entity \"contadorPushButton\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\"" {  } { { "controlTOP.sv" "boton1" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contadorPushButton.sv(69) " "Verilog HDL assignment warning at contadorPushButton.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941227 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButton:boton1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorPushButton.sv(99) " "Verilog HDL assignment warning at contadorPushButton.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941227 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButton:boton1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorPushButtonSeleccionador videoGenerador:vG\|controlTOP:control\|contadorPushButtonSeleccionador:botonSel " "Elaborating entity \"contadorPushButtonSeleccionador\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|contadorPushButtonSeleccionador:botonSel\"" {  } { { "controlTOP.sv" "botonSel" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contadorPushButtonSeleccionador.sv(69) " "Verilog HDL assignment warning at contadorPushButtonSeleccionador.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButtonSeleccionador.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941230 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButtonSeleccionador:botonSel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contadorPushButtonSeleccionador.sv(103) " "Verilog HDL assignment warning at contadorPushButtonSeleccionador.sv(103): truncated value with size 32 to match size of target (2)" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButtonSeleccionador.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941230 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButtonSeleccionador:botonSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det2 videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write " "Elaborating entity \"pos_edge_det2\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write\"" {  } { { "controlTOP.sv" "write" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\"" {  } { { "controlTOP.sv" "seleccionador" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941236 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941240 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941240 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941240 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941240 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941240 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(30) " "Verilog HDL assignment warning at rectgen.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(35) " "Verilog HDL assignment warning at rectgen.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941241 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(40) " "Verilog HDL assignment warning at rectgen.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(45) " "Verilog HDL assignment warning at rectgen.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941242 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(50) " "Verilog HDL assignment warning at rectgen.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(55) " "Verilog HDL assignment warning at rectgen.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941243 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(62) " "Verilog HDL assignment warning at rectgen.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(67) " "Verilog HDL assignment warning at rectgen.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941244 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(72) " "Verilog HDL assignment warning at rectgen.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rectgen.sv(27) " "Verilog HDL Always Construct warning at rectgen.sv(27): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp rectgen.sv(27) " "Inferred latch for \"temp\" at rectgen.sv(27)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941245 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco videoGenerador:vG\|controlTOP:control\|deco:decodificador " "Elaborating entity \"deco\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|deco:decodificador\"" {  } { { "controlTOP.sv" "decodificador" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0 " "Elaborating entity \"regfile1x24b\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\"" {  } { { "controlTOP.sv" "memoria_Casilla0" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 regfile1x24b.sv(20) " "Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 16 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941252 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile regfile1x24b.sv(22) " "Verilog HDL warning at regfile1x24b.sv(22): initial value for variable regfile should be constant" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1664674941252 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 regfile1x24b.sv(69) " "Verilog HDL assignment warning at regfile1x24b.sv(69): truncated value with size 2 to match size of target (1)" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941253 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controlTOP.sv" "casilla0" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941255 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_sprite1 muxSeleccionador.sv(30) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(30): variable \"visible_sprite1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941363 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 muxSeleccionador.sv(31) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(31): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941363 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_sprite2 muxSeleccionador.sv(35) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(35): variable \"visible_sprite2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941364 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 muxSeleccionador.sv(36) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(36): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941364 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "visible muxSeleccionador.sv(22) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(22): inferring latch(es) for variable \"visible\", which holds its previous value in one or more paths through the always construct" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664674941364 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgb muxSeleccionador.sv(22) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(22): inferring latch(es) for variable \"rgb\", which holds its previous value in one or more paths through the always construct" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664674941364 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[0\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[0\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941374 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[1\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[1\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941374 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[2\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[2\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941374 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[3\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[3\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941374 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[4\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[4\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941374 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[5\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[5\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[6\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[6\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[7\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[7\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[8\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[8\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[9\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[9\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[10\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[10\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[11\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[11\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[12\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[12\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941375 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[13\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[13\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[14\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[14\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[15\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[15\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[16\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[16\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[17\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[17\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[18\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[18\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[19\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[19\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[20\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[20\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941376 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[21\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[21\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941377 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[22\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[22\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941377 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[23\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[23\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941377 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visible muxSeleccionador.sv(22) " "Inferred latch for \"visible\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941377 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1 " "Elaborating entity \"sprite_X\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\"" {  } { { "muxSeleccionador.sv" "Jugador1" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom " "Elaborating entity \"ROM_X\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\"" {  } { { "sprite_X.sv" "rom" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_X.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position\"" {  } { { "sprite_X.sv" "position" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_X.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(5) " "Verilog HDL assignment warning at spritePosition.sv(5): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941441 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(6) " "Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941442 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(7) " "Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941442 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(8) " "Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941442 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2 " "Elaborating entity \"sprite_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\"" {  } { { "muxSeleccionador.sv" "Jugador2" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\"" {  } { { "spriteCircle.sv" "rom" { Text "D:/Proyectos/Taller/VGA Prueba/spriteCircle.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controlTOP.sv" "CuatroLineas" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(4) " "Verilog HDL assignment warning at lineas.sv(4): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/lineas.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664674941516 "|vga|videoGenerador:vG|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3 " "Elaborating entity \"mux_9a1\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3\"" {  } { { "controlTOP.sv" "comb_3" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941517 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(14) " "Verilog HDL Always Construct warning at mux_9a1.sv(14): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941519 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(15) " "Verilog HDL Always Construct warning at mux_9a1.sv(15): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664674941520 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina_Estado videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego " "Elaborating entity \"Maquina_Estado\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\"" {  } { { "controlTOP.sv" "logica_Juego" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|FF:ffs " "Elaborating entity \"FF\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|FF:ffs\"" {  } { { "Maquina_Estado.sv" "ffs" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_juego videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg " "Elaborating entity \"logica_juego\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\"" {  } { { "Maquina_Estado.sv" "lg" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_gane videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|verificar_gane:vg1 " "Elaborating entity \"verificar_gane\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|verificar_gane:vg1\"" {  } { { "logica_juego.sv" "vg1" { Text "D:/Proyectos/Taller/VGA Prueba/logica_juego.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jugadaValida videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|jugadaValida:jv1 " "Elaborating entity \"jugadaValida\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|jugadaValida:jv1\"" {  } { { "logica_juego.sv" "jv1" { Text "D:/Proyectos/Taller/VGA Prueba/logica_juego.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado_siguiente videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|estado_siguiente:ns " "Elaborating entity \"estado_siguiente\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|estado_siguiente:ns\"" {  } { { "Maquina_Estado.sv" "ns" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_salida videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_salida:outs " "Elaborating entity \"logica_salida\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_salida:outs\"" {  } { { "Maquina_Estado.sv" "outs" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gano videoGenerador:vG\|controlTOP:control\|mux_gano:gano_jugador " "Elaborating entity \"mux_gano\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|mux_gano:gano_jugador\"" {  } { { "controlTOP.sv" "gano_jugador" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674941538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_gano mux_gano.sv(6) " "Verilog HDL Always Construct warning at mux_gano.sv(6): inferring latch(es) for variable \"output_gano\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_gano.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_gano.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664674941539 "|vga|videoGenerador:vG|controlTOP:control|mux_gano:gano_jugador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_gano mux_gano.sv(6) " "Inferred latch for \"output_gano\" at mux_gano.sv(6)" {  } { { "mux_gano.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_gano.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674941539 "|vga|videoGenerador:vG|controlTOP:control|mux_gano:gano_jugador"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "18 " "Found 18 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_X.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664674942176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1664674942176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664674944200 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[17\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[17\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[19\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[19\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[20\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[20\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[23\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[23\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664674944314 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1664674944314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp " "Latch videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944322 ""}  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944322 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944322 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944322 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944323 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944323 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944323 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944323 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944323 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944324 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944324 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944324 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944324 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944324 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944324 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944325 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944325 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944325 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664674944325 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664674944325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_gano GND " "Pin \"output_gano\" is stuck at GND" {  } { { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664674945347 "|vga|output_gano"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664674945347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664674945699 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664674946583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Taller/VGA Prueba/output_files/vgaController.map.smsg " "Generated suppressed messages file D:/Proyectos/Taller/VGA Prueba/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674946706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664674946923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664674946923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "536 " "Implemented 536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664674947029 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664674947029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "493 " "Implemented 493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664674947029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664674947029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664674947084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 19:42:27 2022 " "Processing ended: Sat Oct 01 19:42:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664674947084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664674947084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664674947084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664674947084 ""}
