#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 19 19:58:12 2018
# Process ID: 6672
# Current directory: D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1
# Command line: vivado.exe -log i2c_eeprom_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_eeprom_test.tcl
# Log file: D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1/i2c_eeprom_test.vds
# Journal file: D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i2c_eeprom_test.tcl -notrace
Command: synth_design -top i2c_eeprom_test -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 426.215 ; gain = 100.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_eeprom_test' [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_eeprom_test.v:20]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_READ bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
	Parameter S_WRITE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ax_debounce' [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/ax_debounce.v:22]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_debounce' (1#1) [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/ax_debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_top.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_top.v:68]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_bit_ctrl.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_bit_ctrl.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_bit_ctrl.v:453]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_bit_ctrl.v:453]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (2#1) [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_byte_ctrl.v:236]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_byte_ctrl.v:236]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (3#1) [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (4#1) [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_top.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_eeprom_test.v:166]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1/.Xil/Vivado-6672-ALINX000008-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (5#1) [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1/.Xil/Vivado-6672-ALINX000008-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_m0'. This will prevent further optimization [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_eeprom_test.v:166]
INFO: [Synth 8-256] done synthesizing module 'i2c_eeprom_test' (6#1) [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_eeprom_test.v:20]
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.109 ; gain = 146.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.109 ; gain = 146.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1/.Xil/Vivado-6672-ALINX000008-PC/dcp1/ila_0_in_context.xdc] for cell 'ila_m0'
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1/.Xil/Vivado-6672-ALINX000008-PC/dcp1/ila_0_in_context.xdc] for cell 'ila_m0'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/constrs_1/new/eeprom.xdc]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/constrs_1/new/eeprom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/constrs_1/new/eeprom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_eeprom_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_eeprom_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 808.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 808.215 ; gain = 482.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 808.215 ; gain = 482.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 808.215 ; gain = 482.699
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-5544] ROM "read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_eeprom_test'
INFO: [Synth 8-5544] ROM "i2c_write_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_read_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_eeprom_test.v:75]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                 0000000000000001 |                             0000
           S_WR_DEV_ADDR |                 0000000000000010 |                             0001
           S_WR_REG_ADDR |                 0000000000010000 |                             0010
          S_WR_REG_ADDR1 |                 0000000000100000 |                             1101
               S_WR_DATA |                 0000000001000000 |                             0011
          S_RD_DEV_ADDR0 |                 0000000000000100 |                             0110
           S_WR_ERR_NACK |                 0000000000001000 |                             0101
               S_WR_STOP |                 0000000010000000 |                             1011
                S_WR_ACK |                 0000010000000000 |                             0100
           S_RD_REG_ADDR |                 0000100000000000 |                             0111
          S_RD_REG_ADDR1 |                 0001000000000000 |                             1110
          S_RD_DEV_ADDR1 |                 0010000000000000 |                             1000
               S_RD_DATA |                 0100000000000000 |                             1001
               S_RD_STOP |                 1000000000000000 |                             1010
                S_RD_ACK |                 0000000100000000 |                             1111
                  S_WAIT |                 0000001000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                             0000
                  S_READ |                               01 |                             0001
                  S_WAIT |                               10 |                             0010
                 S_WRITE |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_eeprom_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 808.215 ; gain = 482.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  18 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_eeprom_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ax_debounce_m0/button_posedge_reg was removed.  [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/ax_debounce.v:95]
WARNING: [Synth 8-6014] Unused sequential element i2c_master_top_m0/error_reg was removed.  [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_master/i2c_master_top.v:149]
INFO: [Synth 8-5545] ROM "ax_debounce_m0/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/src/i2c_eeprom_test.v:75]
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[0]' (FDCE) to 'i2c_slave_reg_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[8]' (FDCE) to 'i2c_slave_reg_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[9]' (FDCE) to 'i2c_slave_reg_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[1]' (FDCE) to 'i2c_slave_reg_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_dev_addr_reg[1]' (FDCE) to 'i2c_slave_reg_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[10]' (FDCE) to 'i2c_slave_reg_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[2]' (FDCE) to 'i2c_slave_reg_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_dev_addr_reg[2]' (FDCE) to 'i2c_slave_reg_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[11]' (FDCE) to 'i2c_slave_reg_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[3]' (FDCE) to 'i2c_slave_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_dev_addr_reg[3]' (FDCE) to 'i2c_slave_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[12]' (FDCE) to 'i2c_slave_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[4]' (FDCE) to 'i2c_slave_reg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_dev_addr_reg[4]' (FDCE) to 'i2c_slave_reg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[13]' (FDCE) to 'i2c_slave_reg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[5]' (FDCE) to 'i2c_slave_reg_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_dev_addr_reg[5]' (FDPE) to 'i2c_slave_dev_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[14]' (FDCE) to 'i2c_slave_reg_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[6]' (FDCE) to 'i2c_slave_reg_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_dev_addr_reg[6]' (FDCE) to 'i2c_slave_reg_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i2c_slave_reg_addr_reg[15]' (FDCE) to 'i2c_slave_reg_addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2c_slave_reg_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i2c_slave_dev_addr_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i2c_master_top_m0/byte_controller/bit_controller/sta_condition_reg) is unused and will be removed from module i2c_eeprom_test.
WARNING: [Synth 8-3332] Sequential element (i2c_master_top_m0/byte_controller/bit_controller/busy_reg) is unused and will be removed from module i2c_eeprom_test.
WARNING: [Synth 8-3332] Sequential element (i2c_slave_dev_addr_reg[7]) is unused and will be removed from module i2c_eeprom_test.
WARNING: [Synth 8-3332] Sequential element (i2c_slave_dev_addr_reg[0]) is unused and will be removed from module i2c_eeprom_test.
WARNING: [Synth 8-3332] Sequential element (i2c_slave_reg_addr_reg[7]) is unused and will be removed from module i2c_eeprom_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 808.215 ; gain = 482.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 813.023 ; gain = 487.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 838.516 ; gain = 513.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    24|
|4     |LUT1   |    37|
|5     |LUT2   |    21|
|6     |LUT3   |    54|
|7     |LUT4   |    36|
|8     |LUT5   |    39|
|9     |LUT6   |    65|
|10    |FDCE   |   123|
|11    |FDPE   |     3|
|12    |FDRE   |    65|
|13    |FDSE   |    18|
|14    |IBUF   |     3|
|15    |IOBUF  |     2|
|16    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |   495|
|2     |  ax_debounce_m0     |ax_debounce          |    98|
|3     |  i2c_master_top_m0  |i2c_master_top       |   309|
|4     |    byte_controller  |i2c_master_byte_ctrl |   232|
|5     |      bit_controller |i2c_master_bit_ctrl  |   163|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 839.793 ; gain = 178.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 839.793 ; gain = 514.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 839.793 ; gain = 516.012
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/6_i2c_eeprom_test/eeprom_test/eeprom_test.runs/synth_1/i2c_eeprom_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_eeprom_test_utilization_synth.rpt -pb i2c_eeprom_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 839.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 19:58:58 2018...
