(pcb /home/showard/scimpy/scimpy/boards/amp/amp.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5+dfsg1-4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  193294 -72136  89154 -72136  89154 -123952  193294 -123952
            193294 -72136  193294 -72136)
    )
    (via "Via[0-1]_685.8:330.2_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component scimpy_library:multiwatt11_heatsink
      (place HS2 164059 -76085.7 front 0 (PN multiwatt11_heatsink))
      (place HS1 113155 -75895.2 front 0 (PN multiwatt11_heatsink))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2
      (place C1 127254 -102394 front 270 (PN "1u-audio"))
      (place C9 178562 -100870 front 270 (PN "1u-audio"))
      (place C5 134112 -102394 front 270 (PN "1u-audio"))
      (place C13 141986 -103156 front 270 (PN 1u))
      (place C14 184912 -101092 front 270 (PN "1u-audio"))
    )
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C2 131572 -97028 front 0 (PN 100n))
      (place C6 126786 -97028 front 0 (PN 100n))
      (place C8 117094 -89408 front 270 (PN 100n))
      (place C10 182880 -97028 front 0 (PN 100n))
      (place C4 120650 -89408 front 270 (PN 100n))
      (place C12 171958 -89154 front 270 (PN 100n))
      (place C17 168148 -89154 front 270 (PN 100n))
      (place C15 177840 -97028 front 0 (PN 100n))
    )
    (component Capacitors_ThroughHole:C_Radial_D10_L20_P5
      (place C7 106172 -91440 front 270 (PN 1000u))
      (place C3 106172 -102616 front 270 (PN 1000u))
      (place C11 157988 -91948 front 270 (PN 1000u))
      (place C16 145288 -91948 front 270 (PN 1000u))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-4pol"
      (place P1 112428 -117856 front 0 (PN CONN_01X04))
      (place P4 174658 -117856 front 0 (PN CONN_01X04))
    )
    (component scimpy_library:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 131572 -88900 front 270 (PN 18K))
      (place R2 129032 -93980 front 90 (PN 4.8R))
      (place R3 134112 -93980 front 90 (PN 560R))
      (place R4 126492 -93980 front 90 (PN 68K))
      (place R5 123698 -93980 front 90 (PN 4.8R))
      (place R6 113284 -103378 front 90 (PN 1K5))
      (place R7 180340 -94234 front 90 (PN 18K))
      (place R8 182880 -94234 front 90 (PN 4.8R))
      (place R9 185420 -94234 front 90 (PN 560R))
      (place R10 147951 -106467 front 90 (PN 15K))
      (place R11 175006 -94234 front 90 (PN 68K))
      (place R12 177800 -94234 front 90 (PN 4.8R))
      (place R13 147574 -117602 front 0 (PN 10K))
      (place R14 167132 -109728 front 90 (PN 1K5))
      (place R15 160528 -110998 front 180 (PN 15K))
      (place R16 160528 -107188 front 180 (PN 47K))
    )
    (component Potentiometers:Potentiometer_Bourns_3339P_Angular_ScrewUp
      (place RV1 116840 -98298 front 0 (PN "1K POT"))
      (place RV2 167386 -98806 front 0 (PN "1K POT"))
    )
    (component Pin_Headers:Pin_Header_Angled_1x07
      (place P2 96520 -102108 front 180 (PN CONN_01X07))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-3pol"
      (place P3 94902 -117856 front 0 (PN CONN_01X03))
    )
    (component "TO_SOT_Packages_THT:Multiwatt-11_Vertical_StaggeredType1"
      (place U1 117348 -85598 front 0 (PN TDA7292))
      (place U2 168226 -85852 front 0 (PN TDA7292))
    )
    (component "TO_SOT_Packages_THT:TO-18-3"
      (place Q1 148590 -111760 front 0 (PN BC107))
    )
    (component "Diodes_ThroughHole:Diode_DO-35_SOD27_Horizontal_RM10"
      (place D1 154686 -120904 front 180 (PN 5.1V))
    )
    (component "Connectors_Molex:Molex_KK-6410-03_03x2.54mm_Straight"
      (place SW1 138430 -118618 front 180 (PN Standby))
    )
    (component "Connectors_Molex:Molex_KK-6410-02_02x2.54mm_Straight"
      (place SW2 161798 -118872 front 180 (PN Mute))
    )
  )
  (library
    (image scimpy_library:multiwatt11_heatsink
      (outline (path signal 150  14530 0  14530 1500))
      (outline (path signal 150  10870 0  10870 1500))
      (outline (path signal 150  6700 1500  6700 13000))
      (outline (path signal 150  18700 13000  18700 1500))
      (outline (path signal 150  6700 1500  18700 1500))
      (outline (path signal 150  25200 -12000  33700 -12000))
      (outline (path signal 150  -8300 -12000  200 -12000))
      (outline (path signal 150  200 -12000  200 0))
      (outline (path signal 150  200 0  25200 0))
      (outline (path signal 150  25200 0  25200 -12000))
      (outline (path signal 150  -8300 13000  -8300 -12000))
      (outline (path signal 150  33700 -12000  33700 13000))
      (outline (path signal 150  -8300 13000  33700 13000))
      (pin Round[A]Pad_4600_um @1 25400 0)
      (pin Round[A]Pad_4600_um @2 0 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2
      (outline (path signal 150  1075 2499  1075 -2499))
      (outline (path signal 150  1215 2491  1215 154))
      (outline (path signal 150  1215 -154  1215 -2491))
      (outline (path signal 150  1355 2475  1355 473))
      (outline (path signal 150  1355 -473  1355 -2475))
      (outline (path signal 150  1495 2451  1495 620))
      (outline (path signal 150  1495 -620  1495 -2451))
      (outline (path signal 150  1635 2418  1635 712))
      (outline (path signal 150  1635 -712  1635 -2418))
      (outline (path signal 150  1775 2377  1775 768))
      (outline (path signal 150  1775 -768  1775 -2377))
      (outline (path signal 150  1915 2327  1915 795))
      (outline (path signal 150  1915 -795  1915 -2327))
      (outline (path signal 150  2055 2266  2055 798))
      (outline (path signal 150  2055 -798  2055 -2266))
      (outline (path signal 150  2195 2196  2195 776))
      (outline (path signal 150  2195 -776  2195 -2196))
      (outline (path signal 150  2335 2114  2335 726))
      (outline (path signal 150  2335 -726  2335 -2114))
      (outline (path signal 150  2475 2019  2475 644))
      (outline (path signal 150  2475 -644  2475 -2019))
      (outline (path signal 150  2615 1908  2615 512))
      (outline (path signal 150  2615 -512  2615 -1908))
      (outline (path signal 150  2755 1780  2755 265))
      (outline (path signal 150  2755 -265  2755 -1780))
      (outline (path signal 150  2895 1631  2895 -1631))
      (outline (path signal 150  3035 1452  3035 -1452))
      (outline (path signal 150  3175 1233  3175 -1233))
      (outline (path signal 150  3315 944  3315 -944))
      (outline (path signal 150  3455 472  3455 -472))
      (outline (path signal 150  2800 0  2760.84 -247.214  2647.21 -470.228  2470.23 -647.214
            2247.21 -760.845  2000 -800  1752.79 -760.845  1529.77 -647.214
            1352.79 -470.228  1239.15 -247.214  1200 0  1239.15 247.214
            1352.79 470.228  1529.77 647.214  1752.79 760.845  2000 800
            2247.21 760.845  2470.23 647.214  2647.21 470.228  2760.84 247.214))
      (outline (path signal 150  3537.5 0  3413.31 -784.131  3052.88 -1491.51  2491.51 -2052.88
            1784.13 -2413.31  1000 -2537.5  215.869 -2413.31  -491.505 -2052.88
            -1052.88 -1491.51  -1413.31 -784.131  -1537.5 0  -1413.31 784.131
            -1052.88 1491.51  -491.505 2052.88  215.869 2413.31  1000 2537.5
            1784.13 2413.31  2491.51 2052.88  3052.88 1491.51  3413.31 784.131))
      (outline (path signal 50  3800 0  3662.96 -865.248  3265.25 -1645.8  2645.8 -2265.25
            1865.25 -2662.96  1000 -2800  134.752 -2662.96  -645.799 -2265.25
            -1265.25 -1645.8  -1662.96 -865.248  -1800 0  -1662.96 865.248
            -1265.25 1645.8  -645.799 2265.25  134.752 2662.96  1000 2800
            1865.25 2662.96  2645.8 2265.25  3265.25 1645.8  3662.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2000 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D10_L20_P5
      (outline (path signal 150  2575 4999  2575 -4999))
      (outline (path signal 150  2715 4995  2715 -4995))
      (outline (path signal 150  2855 4987  2855 -4987))
      (outline (path signal 150  2995 4975  2995 -4975))
      (outline (path signal 150  3135 4960  3135 -4960))
      (outline (path signal 150  3275 4940  3275 -4940))
      (outline (path signal 150  3415 4916  3415 -4916))
      (outline (path signal 150  3555 4887  3555 -4887))
      (outline (path signal 150  3695 4855  3695 -4855))
      (outline (path signal 150  3835 4818  3835 -4818))
      (outline (path signal 150  3975 4777  3975 -4777))
      (outline (path signal 150  4115 4732  4115 466))
      (outline (path signal 150  4115 -466  4115 -4732))
      (outline (path signal 150  4255 4682  4255 667))
      (outline (path signal 150  4255 -667  4255 -4682))
      (outline (path signal 150  4395 4627  4395 796))
      (outline (path signal 150  4395 -796  4395 -4627))
      (outline (path signal 150  4535 4567  4535 885))
      (outline (path signal 150  4535 -885  4535 -4567))
      (outline (path signal 150  4675 4502  4675 946))
      (outline (path signal 150  4675 -946  4675 -4502))
      (outline (path signal 150  4815 4432  4815 983))
      (outline (path signal 150  4815 -983  4815 -4432))
      (outline (path signal 150  4955 4356  4955 999))
      (outline (path signal 150  4955 -999  4955 -4356))
      (outline (path signal 150  5095 4274  5095 995))
      (outline (path signal 150  5095 -995  5095 -4274))
      (outline (path signal 150  5235 4186  5235 972))
      (outline (path signal 150  5235 -972  5235 -4186))
      (outline (path signal 150  5375 4091  5375 927))
      (outline (path signal 150  5375 -927  5375 -4091))
      (outline (path signal 150  5515 3989  5515 857))
      (outline (path signal 150  5515 -857  5515 -3989))
      (outline (path signal 150  5655 3879  5655 756))
      (outline (path signal 150  5655 -756  5655 -3879))
      (outline (path signal 150  5795 3761  5795 607))
      (outline (path signal 150  5795 -607  5795 -3761))
      (outline (path signal 150  5935 3633  5935 355))
      (outline (path signal 150  5935 -355  5935 -3633))
      (outline (path signal 150  6075 3496  6075 -3496))
      (outline (path signal 150  6215 3346  6215 -3346))
      (outline (path signal 150  6355 3184  6355 -3184))
      (outline (path signal 150  6495 3007  6495 -3007))
      (outline (path signal 150  6635 2811  6635 -2811))
      (outline (path signal 150  6775 2593  6775 -2593))
      (outline (path signal 150  6915 2347  6915 -2347))
      (outline (path signal 150  7055 2062  7055 -2062))
      (outline (path signal 150  7195 1720  7195 -1720))
      (outline (path signal 150  7335 1274  7335 -1274))
      (outline (path signal 150  7475 499  7475 -499))
      (outline (path signal 150  6000 0  5951.06 -309.017  5809.02 -587.785  5587.78 -809.017
            5309.02 -951.057  5000 -1000  4690.98 -951.057  4412.22 -809.017
            4190.98 -587.785  4048.94 -309.017  4000 0  4048.94 309.017
            4190.98 587.785  4412.22 809.017  4690.98 951.057  5000 1000
            5309.02 951.057  5587.78 809.017  5809.02 587.785  5951.06 309.017))
      (outline (path signal 150  7537.5 0  7290.95 -1556.67  6575.42 -2960.97  5460.97 -4075.42
            4056.67 -4790.95  2500 -5037.5  943.327 -4790.95  -460.968 -4075.42
            -1575.42 -2960.97  -2290.95 -1556.67  -2537.5 0  -2290.95 1556.67
            -1575.42 2960.97  -460.968 4075.42  943.327 4790.95  2500 5037.5
            4056.67 4790.95  5460.97 4075.42  6575.42 2960.97  7290.95 1556.67))
      (outline (path signal 50  7800 0  7540.6 -1637.79  6787.79 -3115.26  5615.26 -4287.79
            4137.79 -5040.6  2500 -5300  862.21 -5040.6  -615.262 -4287.79
            -1787.79 -3115.26  -2540.6 -1637.79  -2800 0  -2540.6 1637.79
            -1787.79 3115.26  -615.262 4287.79  862.21 5040.6  2500 5300
            4137.79 5040.6  5615.26 4287.79  6787.79 3115.26  7540.6 1637.79))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 5000 0)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-4pol"
      (outline (path signal 50  -2700 5400  17700 5400))
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  17700 -4800  -2700 -4800))
      (outline (path signal 50  17700 5400  17700 -4800))
      (outline (path signal 150  12500 -4100  12500 -4600))
      (outline (path signal 150  17000 -100  16902.1 -718.034  16618 -1275.57  16175.6 -1718.03
            15618 -2002.11  15000 -2100  14382 -2002.11  13824.4 -1718.03
            13382 -1275.57  13097.9 -718.034  13000 -100  13097.9 518.034
            13382 1075.57  13824.4 1518.03  14382 1802.11  15000 1900  15618 1802.11
            16175.6 1518.03  16618 1075.57  16902.1 518.034))
      (outline (path signal 150  12000 -100  11902.1 -718.034  11618 -1275.57  11175.6 -1718.03
            10618 -2002.11  10000 -2100  9381.97 -2002.11  8824.43 -1718.03
            8381.97 -1275.57  8097.89 -718.034  8000 -100  8097.89 518.034
            8381.97 1075.57  8824.43 1518.03  9381.97 1802.11  10000 1900
            10618 1802.11  11175.6 1518.03  11618 1075.57  11902.1 518.034))
      (outline (path signal 150  7500 -4100  7500 -4600))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  17500 -2600))
      (outline (path signal 150  -2500 2300  17500 2300))
      (outline (path signal 150  -2500 -4100  17500 -4100))
      (outline (path signal 150  -2500 -4600  17500 -4600))
      (outline (path signal 150  17500 -4600  17500 5200))
      (outline (path signal 150  17500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Round[A]Pad_2500_um 4 15000 0)
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image scimpy_library:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  680 860  4400 860))
      (outline (path signal 120  680 -860  4400 -860))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  6050 -1150))
      (outline (path signal 50  6050 -1150  6050 1150))
      (outline (path signal 50  6050 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Potentiometers:Potentiometer_Bourns_3339P_Angular_ScrewUp
      (outline (path signal 150  5334 -2667  4953 -2286))
      (outline (path signal 150  5969 -1778  5588 -1524))
      (outline (path signal 150  -762 -1778  -381 -1524))
      (outline (path signal 150  -127 -2667  127 -2413))
      (outline (path signal 150  3048 3302  3048 3683))
      (outline (path signal 150  2159 3302  2159 3683))
      (outline (path signal 150  5842 0  5680.39 -1020.37  5211.37 -1940.87  4480.87 -2671.37
            3560.37 -3140.39  2540 -3302  1519.63 -3140.39  599.133 -2671.37
            -131.374 -1940.87  -600.389 -1020.37  -762 0  -600.389 1020.37
            -131.374 1940.87  599.133 2671.37  1519.63 3140.39  2540 3302
            3560.37 3140.39  4480.87 2671.37  5211.37 1940.87  5680.39 1020.37))
      (outline (path signal 150  6350 0  6163.52 -1177.36  5622.35 -2239.46  4779.46 -3082.36
            3717.36 -3623.53  2540 -3810  1362.64 -3623.53  300.538 -3082.36
            -542.355 -2239.46  -1083.53 -1177.36  -1270 0  -1083.53 1177.36
            -542.355 2239.46  300.538 3082.36  1362.64 3623.53  2540 3810
            3717.36 3623.53  4779.46 3082.36  5622.35 2239.46  6163.52 1177.36))
      (pin Round[A]Pad_1524_um 2 2540 2540)
      (pin Round[A]Pad_1524_um 1 0 0)
      (pin Round[A]Pad_1524_um 3 5080 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x07
      (outline (path signal 50  -1500 1750  -1500 -17000))
      (outline (path signal 50  10650 1750  10650 -17000))
      (outline (path signal 50  -1500 1750  10650 1750))
      (outline (path signal 50  -1500 -17000  10650 -17000))
      (outline (path signal 150  -1300 1550  -1300 0))
      (outline (path signal 150  0 1550  -1300 1550))
      (outline (path signal 150  4191 127  10033 127))
      (outline (path signal 150  10033 127  10033 -127))
      (outline (path signal 150  10033 -127  4191 -127))
      (outline (path signal 150  4191 -127  4191 0))
      (outline (path signal 150  4191 0  10033 0))
      (outline (path signal 150  1524 254  1143 254))
      (outline (path signal 150  1524 -254  1143 -254))
      (outline (path signal 150  1524 -2286  1143 -2286))
      (outline (path signal 150  1524 -2794  1143 -2794))
      (outline (path signal 150  1524 -4826  1143 -4826))
      (outline (path signal 150  1524 -5334  1143 -5334))
      (outline (path signal 150  1524 -7366  1143 -7366))
      (outline (path signal 150  1524 -7874  1143 -7874))
      (outline (path signal 150  1524 -15494  1143 -15494))
      (outline (path signal 150  1524 -14986  1143 -14986))
      (outline (path signal 150  1524 -12954  1143 -12954))
      (outline (path signal 150  1524 -12446  1143 -12446))
      (outline (path signal 150  1524 -10414  1143 -10414))
      (outline (path signal 150  1524 -9906  1143 -9906))
      (outline (path signal 150  4064 -1270  4064 1270))
      (outline (path signal 150  10160 -254  4064 -254))
      (outline (path signal 150  10160 254  10160 -254))
      (outline (path signal 150  4064 254  10160 254))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 1270  1524 -1270))
      (outline (path signal 150  1524 1270  4064 1270))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  1524 -3810  1524 -6350))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (outline (path signal 150  4064 -4826  10160 -4826))
      (outline (path signal 150  10160 -4826  10160 -5334))
      (outline (path signal 150  10160 -5334  4064 -5334))
      (outline (path signal 150  4064 -6350  4064 -3810))
      (outline (path signal 150  4064 -3810  4064 -1270))
      (outline (path signal 150  10160 -2794  4064 -2794))
      (outline (path signal 150  10160 -2286  10160 -2794))
      (outline (path signal 150  4064 -2286  10160 -2286))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  1524 -1270  1524 -3810))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 -11430  4064 -11430))
      (outline (path signal 150  1524 -11430  1524 -13970))
      (outline (path signal 150  1524 -13970  4064 -13970))
      (outline (path signal 150  4064 -12446  10160 -12446))
      (outline (path signal 150  10160 -12446  10160 -12954))
      (outline (path signal 150  10160 -12954  4064 -12954))
      (outline (path signal 150  4064 -13970  4064 -11430))
      (outline (path signal 150  4064 -16510  4064 -13970))
      (outline (path signal 150  10160 -15494  4064 -15494))
      (outline (path signal 150  10160 -14986  10160 -15494))
      (outline (path signal 150  4064 -14986  10160 -14986))
      (outline (path signal 150  1524 -16510  4064 -16510))
      (outline (path signal 150  1524 -13970  1524 -16510))
      (outline (path signal 150  1524 -13970  4064 -13970))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  1524 -8890  1524 -11430))
      (outline (path signal 150  1524 -11430  4064 -11430))
      (outline (path signal 150  4064 -9906  10160 -9906))
      (outline (path signal 150  10160 -9906  10160 -10414))
      (outline (path signal 150  10160 -10414  4064 -10414))
      (outline (path signal 150  4064 -11430  4064 -8890))
      (outline (path signal 150  4064 -8890  4064 -6350))
      (outline (path signal 150  10160 -7874  4064 -7874))
      (outline (path signal 150  10160 -7366  10160 -7874))
      (outline (path signal 150  4064 -7366  10160 -7366))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  1524 -6350  1524 -8890))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-3pol"
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  12700 -4800  -2700 -4800))
      (outline (path signal 50  12700 5400  12700 -4800))
      (outline (path signal 50  -2700 5400  12700 5400))
      (outline (path signal 150  12000 -100  11902.1 -718.034  11618 -1275.57  11175.6 -1718.03
            10618 -2002.11  10000 -2100  9381.97 -2002.11  8824.43 -1718.03
            8381.97 -1275.57  8097.89 -718.034  8000 -100  8097.89 518.034
            8381.97 1075.57  8824.43 1518.03  9381.97 1802.11  10000 1900
            10618 1802.11  11175.6 1518.03  11618 1075.57  11902.1 518.034))
      (outline (path signal 150  7500 -4100  7500 -4600))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  12500 -2600))
      (outline (path signal 150  -2500 2300  12500 2300))
      (outline (path signal 150  -2500 -4100  12500 -4100))
      (outline (path signal 150  -2500 -4600  12500 -4600))
      (outline (path signal 150  12500 -4600  12500 5200))
      (outline (path signal 150  12500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image "TO_SOT_Packages_THT:Multiwatt-11_Vertical_StaggeredType1"
      (outline (path signal 100  -1600 9580  -1600 4580))
      (outline (path signal 100  -1600 4580  18600 4580))
      (outline (path signal 100  18600 4580  18600 9580))
      (outline (path signal 100  18600 9580  -1600 9580))
      (outline (path signal 100  -1600 7980  18600 7980))
      (outline (path signal 100  6650 9580  6650 7980))
      (outline (path signal 100  10350 9580  10350 7980))
      (outline (path signal 100  0 4580  0 0))
      (outline (path signal 100  3400 4580  3400 0))
      (outline (path signal 100  6800 4580  6800 0))
      (outline (path signal 100  10200 4580  10200 0))
      (outline (path signal 100  13600 4580  13600 0))
      (outline (path signal 100  17000 4580  17000 0))
      (outline (path signal 120  -1720 9700  18720 9700))
      (outline (path signal 120  -1720 4459  776 4459))
      (outline (path signal 120  2625 4459  4176 4459))
      (outline (path signal 120  6025 4459  7576 4459))
      (outline (path signal 120  9425 4459  10976 4459))
      (outline (path signal 120  12825 4459  14376 4459))
      (outline (path signal 120  16225 4459  18720 4459))
      (outline (path signal 120  -1720 9700  -1720 4459))
      (outline (path signal 120  18720 9700  18720 4459))
      (outline (path signal 120  -1720 7860  18720 7860))
      (outline (path signal 120  6650 9700  6650 7860))
      (outline (path signal 120  10350 9700  10350 7860))
      (outline (path signal 120  0 4459  0 1050))
      (outline (path signal 120  3400 4459  3400 1065))
      (outline (path signal 120  6800 4459  6800 1065))
      (outline (path signal 120  10200 4459  10200 1065))
      (outline (path signal 120  13600 4459  13600 1065))
      (outline (path signal 120  17000 4459  17000 1065))
      (outline (path signal 50  -1850 9830  -1850 -1160))
      (outline (path signal 50  -1850 -1160  18850 -1160))
      (outline (path signal 50  18850 -1160  18850 9830))
      (outline (path signal 50  18850 9830  -1850 9830))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 1700 5080)
      (pin Oval[A]Pad_1800x1800_um 3 3400 0)
      (pin Oval[A]Pad_1800x1800_um 4 5100 5080)
      (pin Oval[A]Pad_1800x1800_um 5 6800 0)
      (pin Oval[A]Pad_1800x1800_um 6 8500 5080)
      (pin Oval[A]Pad_1800x1800_um 7 10200 0)
      (pin Oval[A]Pad_1800x1800_um 8 11900 5080)
      (pin Oval[A]Pad_1800x1800_um 9 13600 0)
      (pin Oval[A]Pad_1800x1800_um 10 15300 5080)
      (pin Oval[A]Pad_1800x1800_um 11 17000 0)
    )
    (image "TO_SOT_Packages_THT:TO-18-3"
      (outline (path signal 100  -329.057 2419.3  -1156.37 3246.62))
      (outline (path signal 100  -1156.37 3246.62  -1976.62 2426.37))
      (outline (path signal 100  -1976.62 2426.37  -1149.3 1599.06))
      (outline (path signal 120  -312.331 2572.28  -1224.5 3484.45))
      (outline (path signal 120  -1224.5 3484.45  -2214.45 2494.5))
      (outline (path signal 120  -2214.45 2494.5  -1302.28 1582.33))
      (outline (path signal 50  -2230 3500  -2230 -3150))
      (outline (path signal 50  -2230 -3150  4420 -3150))
      (outline (path signal 50  4420 -3150  4420 3500))
      (outline (path signal 50  4420 3500  -2230 3500))
      (outline (path signal 100  3670 0  3552.54 -741.641  3211.64 -1410.68  2680.68 -1941.64
            2011.64 -2282.54  1270 -2400  528.359 -2282.54  -140.685 -1941.64
            -671.641 -1410.68  -1012.54 -741.641  -1130 0  -1012.54 741.641
            -671.641 1410.68  -140.685 1941.64  528.359 2282.54  1270 2400
            2011.64 2282.54  2680.68 1941.64  3211.64 1410.68  3552.54 741.641))
      (pin Oval[A]Pad_1600x1200_um 1 0 0)
      (pin Oval[A]Pad_1200x1200_um 2 1270 -1270)
      (pin Oval[A]Pad_1200x1200_um 3 2540 0)
    )
    (image "Diodes_ThroughHole:Diode_DO-35_SOD27_Horizontal_RM10"
      (outline (path signal 150  7366.52 2.54  8763.52 2.54))
      (outline (path signal 150  2921.52 2.54  1397.52 2.54))
      (outline (path signal 150  3302.52 764.54  3302.52 -759.46))
      (outline (path signal 150  3048.52 764.54  3048.52 -759.46))
      (outline (path signal 150  2794.52 2.54  2794.52 -759.46))
      (outline (path signal 150  2794.52 -759.46  7366.52 -759.46))
      (outline (path signal 150  7366.52 -759.46  7366.52 764.54))
      (outline (path signal 150  7366.52 764.54  2794.52 764.54))
      (outline (path signal 150  2794.52 764.54  2794.52 2.54))
      (pin Round[A]Pad_1699.26_um (rotate 180) 2 10160.5 2.54)
      (pin Rect[A]Pad_1699.26x1699.26_um (rotate 180) 1 0.52 2.54)
    )
    (image "Connectors_Molex:Molex_KK-6410-03_03x2.54mm_Straight"
      (outline (path signal 150  -1370 3020  -1370 -2980))
      (outline (path signal 150  -1370 -2980  6450 -2980))
      (outline (path signal 150  6450 -2980  6450 3020))
      (outline (path signal 150  6450 3020  -1370 3020))
      (outline (path signal 150  0 -2980  0 -1980))
      (outline (path signal 150  0 -1980  5080 -1980))
      (outline (path signal 150  5080 -1980  5080 -2980))
      (outline (path signal 150  0 -1980  250 -1550))
      (outline (path signal 150  250 -1550  4830 -1550))
      (outline (path signal 150  4830 -1550  5080 -1980))
      (outline (path signal 150  250 -2980  250 -1980))
      (outline (path signal 150  4830 -2980  4830 -1980))
      (outline (path signal 150  -800 3020  -800 2400))
      (outline (path signal 150  -800 2400  800 2400))
      (outline (path signal 150  800 2400  800 3020))
      (outline (path signal 150  1740 3020  1740 2400))
      (outline (path signal 150  1740 2400  3340 2400))
      (outline (path signal 150  3340 2400  3340 3020))
      (outline (path signal 150  4280 3020  4280 2400))
      (outline (path signal 150  4280 2400  5880 2400))
      (outline (path signal 150  5880 2400  5880 3020))
      (outline (path signal 50  -1900 -3500  -1900 3550))
      (outline (path signal 50  -1900 3550  7000 3550))
      (outline (path signal 50  7000 3550  7000 -3500))
      (outline (path signal 50  7000 -3500  -1900 -3500))
      (pin Rect[A]Pad_2000x2600_um 1 0 0)
      (pin Oval[A]Pad_2000x2600_um 2 2540 0)
      (pin Oval[A]Pad_2000x2600_um 3 5080 0)
    )
    (image "Connectors_Molex:Molex_KK-6410-02_02x2.54mm_Straight"
      (outline (path signal 150  -1370 3020  -1370 -2980))
      (outline (path signal 150  -1370 -2980  3910 -2980))
      (outline (path signal 150  3910 -2980  3910 3020))
      (outline (path signal 150  3910 3020  -1370 3020))
      (outline (path signal 150  0 -2980  0 -1980))
      (outline (path signal 150  0 -1980  2540 -1980))
      (outline (path signal 150  2540 -1980  2540 -2980))
      (outline (path signal 150  0 -1980  250 -1550))
      (outline (path signal 150  250 -1550  2290 -1550))
      (outline (path signal 150  2290 -1550  2540 -1980))
      (outline (path signal 150  250 -2980  250 -1980))
      (outline (path signal 150  2290 -2980  2290 -1980))
      (outline (path signal 150  -800 3020  -800 2400))
      (outline (path signal 150  -800 2400  800 2400))
      (outline (path signal 150  800 2400  800 3020))
      (outline (path signal 150  1740 3020  1740 2400))
      (outline (path signal 150  1740 2400  3340 2400))
      (outline (path signal 150  3340 2400  3340 3020))
      (outline (path signal 50  -1900 -3500  -1900 3550))
      (outline (path signal 50  -1900 3550  4450 3550))
      (outline (path signal 50  4450 3550  4450 -3500))
      (outline (path signal 50  4450 -3500  -1900 -3500))
      (pin Rect[A]Pad_2000x2600_um 1 0 0)
      (pin Oval[A]Pad_2000x2600_um 2 2540 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1699.26_um
      (shape (circle F.Cu 1699.26))
      (shape (circle B.Cu 1699.26))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_4600_um
      (shape (circle F.Cu 4600))
      (shape (circle B.Cu 4600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1200_um
      (shape (path F.Cu 1200  -200 0  200 0))
      (shape (path B.Cu 1200  -200 0  200 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1200_um
      (shape (path F.Cu 1200  0 0  0 0))
      (shape (path B.Cu 1200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2600_um
      (shape (path F.Cu 2000  0 -300  0 300))
      (shape (path B.Cu 2000  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2600_um
      (shape (rect F.Cu -1000 -1300 1000 1300))
      (shape (rect B.Cu -1000 -1300 1000 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1699.26x1699.26_um
      (shape (rect F.Cu -849.63 -849.63 849.63 849.63))
      (shape (rect B.Cu -849.63 -849.63 849.63 849.63))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_685.8:330.2_um"
      (shape (circle F.Cu 685.8))
      (shape (circle B.Cu 685.8))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C2-2 C6-2 C7-1 C8-2 C10-2 P1-3 P1-2 R3-1 R6-1 R9-1 C3-2 C4-2 C11-2 C12-2
        P2-3 P3-2 P4-3 P4-2 U1-9 U2-9 C17-2 R14-1 R16-1 C15-2 C16-1 D1-2 SW1-1 SW2-1)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 R8-1)
    )
    (net /right_high_out
      (pins P1-4 R1-2 R2-2 U1-4)
    )
    (net /left_high_out
      (pins R7-2 R8-2 P4-4 U2-4)
    )
    (net /left_low_out
      (pins R11-2 R12-2 P4-1 U2-2)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R2-1)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 R5-1)
    )
    (net "Net-(C14-Pad1)"
      (pins U2-11 C14-1)
    )
    (net +15V
      (pins R10-2 C3-1 C4-1 C11-1 C12-1 C13-1 P2-1 P3-1 U1-3 U2-3)
    )
    (net -15V
      (pins C7-2 C8-1 P2-2 P3-3 U1-1 U1-6 U2-1 U2-6 C17-1 C16-2)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 R3-2 U1-8)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 RV1-3)
    )
    (net /right_low_out
      (pins P1-1 R4-2 R5-2 U1-2)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 RV1-1)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 R9-2 U2-8)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-7)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U1-11)
    )
    (net "Net-(C9-Pad1)"
      (pins C9-1 U2-7)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U1-10)
    )
    (net "Net-(RV2-Pad2)"
      (pins RV2-2 U2-10)
    )
    (net /right_high_in
      (pins C1-2 P2-7)
    )
    (net /left_high_in
      (pins C9-2 P2-5)
    )
    (net /left_low_in
      (pins P2-4 C14-2)
    )
    (net "Net-(C15-Pad1)"
      (pins R12-1 C15-1)
    )
    (net "Net-(D1-Pad1)"
      (pins Q1-2 R13-2 D1-1)
    )
    (net "Net-(Q1-Pad3)"
      (pins Q1-3 R15-2 R16-2)
    )
    (net "Net-(R11-Pad1)"
      (pins R11-1 RV2-3)
    )
    (net "Net-(R14-Pad2)"
      (pins RV2-1 R14-2)
    )
    (net /M/SB
      (pins R10-1 C13-2 U1-5 U2-5 Q1-1 SW1-3)
    )
    (net /right_low_in
      (pins C5-2 P2-6)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1 SW1-2)
    )
    (net "Net-(R15-Pad1)"
      (pins R15-1 SW2-2)
    )
    (class kicad_default "" /M/SB /left_high_in /left_low_in /right_high_in
      /right_low_in "Net-(C1-Pad1)" "Net-(C10-Pad1)" "Net-(C14-Pad1)" "Net-(C15-Pad1)"
      "Net-(C2-Pad1)" "Net-(C5-Pad1)" "Net-(C6-Pad1)" "Net-(C9-Pad1)" "Net-(D1-Pad1)"
      "Net-(Q1-Pad3)" "Net-(R1-Pad1)" "Net-(R11-Pad1)" "Net-(R13-Pad1)" "Net-(R14-Pad2)"
      "Net-(R15-Pad1)" "Net-(R4-Pad1)" "Net-(R6-Pad2)" "Net-(R7-Pad1)" "Net-(RV1-Pad2)"
      "Net-(RV2-Pad2)"
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class "Audio Out" /left_high_out /left_low_out /right_high_out /right_low_out
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 635)
        (clearance 254.1)
      )
    )
    (class Power +15V -15V GND
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 1270)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
