INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/imports/lab34_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/imports/lab34_code/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/imports/lab34_code/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/new/NeedFlush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NeedFlush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/imports/lab34_code/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/new/Stall_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/new/Top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/imports/lab34_code/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/new/isShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sources_1/imports/lab34_code/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab6/lab6.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
