# Single cycle RISC-V CPU
A basic attempt to build a RISC-V processor so I can learn more about digital logic design and computer architecture. Uses [This project](https://github.com/0BAB1/HOLY_CORE_COURSE) as a model. Testbenches are in python with cocotb and modules are in system verilog.
  - [x] Program Counter
    - [ ] Testbench
  - [x] Registers
    - [x] Testbench
  - [ ] Control
    - [ ] Testbench
  - [x] Arithmetic Logic Unit
    - [x] Testbench
  - [ ] Load/Store Decoder
    - [ ] Testbench
  - [ ] Cache Reader
    - [ ] Testbench
  - [x] Memory
    - [ ] Testbench
  - [x] Signext
    - [ ] Testbench  
  - [ ] FPGA Syth
  - [x] C Code/Assembly
