

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Sun Dec  8 18:16:46 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1209|     1209| 12.090 us | 12.090 us |  1209|  1209|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     1208|     1208|       302|          -|          -|     4|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      300|      300|        50|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%icmp_ln215 = icmp eq i3 %i_0, -4" [./layer.h:215]   --->   Operation 8 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:215]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %6, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin" [./layer.h:215]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1821) nounwind" [./layer.h:216]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1821)" [./layer.h:216]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:218]   --->   Operation 14 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_2 to i7" [./layer.h:218]   --->   Operation 15 'zext' 'zext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:218]   --->   Operation 16 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i4 %tmp_3 to i7" [./layer.h:218]   --->   Operation 17 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i7 %zext_ln203, %zext_ln203_1" [./layer.h:218]   --->   Operation 18 'sub' 'sub_ln203' <Predicate = (!icmp_ln215)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %sub_ln203 to i8" [./layer.h:218]   --->   Operation 19 'sext' 'sext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 20 'br' <Predicate = (!icmp_ln215)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [./layer.h:219]   --->   Operation 21 'ret' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln216 = icmp eq i3 %j_0, -2" [./layer.h:216]   --->   Operation 23 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 24 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:216]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:216]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1822) nounwind" [./layer.h:217]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1822)" [./layer.h:217]   --->   Operation 28 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %j_0 to i9" [./layer.h:218]   --->   Operation 29 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i3 %j_0 to i8" [./layer.h:218]   --->   Operation 30 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln203_3, %sext_ln203" [./layer.h:218]   --->   Operation 31 'add' 'add_ln203' <Predicate = (!icmp_ln216)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203 to i6" [./layer.h:218]   --->   Operation 32 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln203, i5 0)" [./layer.h:218]   --->   Operation 33 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [./layer.h:218]   --->   Operation 34 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.63ns)   --->   "%sub_ln203_1 = sub i11 %p_shl2_cast, %p_shl3_cast" [./layer.h:218]   --->   Operation 35 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln216)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 36 'br' <Predicate = (!icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1821, i32 %tmp)" [./layer.h:218]   --->   Operation 37 'specregionend' 'empty_75' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 38 'br' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin ], [ %k, %5 ]"   --->   Operation 39 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln217 = icmp eq i5 %k_0, -8" [./layer.h:217]   --->   Operation 40 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 41 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%k = add i5 %k_0, 1" [./layer.h:217]   --->   Operation 42 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end, label %4" [./layer.h:217]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i5 %k_0 to i11" [./layer.h:218]   --->   Operation 44 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.63ns)   --->   "%add_ln203_1 = add i11 %sub_ln203_1, %zext_ln203_4" [./layer.h:218]   --->   Operation 45 'add' 'add_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i11 %add_ln203_1 to i64" [./layer.h:218]   --->   Operation 46 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [576 x i38]* %input_V, i64 0, i64 %zext_ln203_5" [./layer.h:218]   --->   Operation 47 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%input_V_load = load i38* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 48 'load' 'input_V_load' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i5 %k_0 to i2" [./layer.h:218]   --->   Operation 49 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %k_0, i32 2, i32 4)" [./layer.h:218]   --->   Operation 50 'partselect' 'tmp_4' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %tmp_4 to i8" [./layer.h:218]   --->   Operation 51 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln203_2 = add i8 %sext_ln203, %zext_ln203_6" [./layer.h:218]   --->   Operation 52 'add' 'add_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i8 %add_ln203_2 to i6" [./layer.h:218]   --->   Operation 53 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln203_2, i3 0)" [./layer.h:218]   --->   Operation 54 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_2, i1 false)" [./layer.h:218]   --->   Operation 55 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i9 %p_shl4_cast, %p_shl5_cast" [./layer.h:218]   --->   Operation 56 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i9 %sub_ln203_2, %zext_ln203_2" [./layer.h:218]   --->   Operation 57 'add' 'add_ln203_3' <Predicate = (!icmp_ln217)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1822, i32 %tmp_1)" [./layer.h:218]   --->   Operation 58 'specregionend' 'empty_74' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 59 'br' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1823) nounwind" [./layer.h:218]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%input_V_load = load i38* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 61 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i9 %add_ln203_3 to i64" [./layer.h:218]   --->   Operation 62 'zext' 'zext_ln203_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [144 x i38]* %output_0_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 63 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%output_1_V_addr = getelementptr [144 x i38]* %output_1_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 64 'getelementptr' 'output_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%output_2_V_addr = getelementptr [144 x i38]* %output_2_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 65 'getelementptr' 'output_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%output_3_V_addr = getelementptr [144 x i38]* %output_3_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 66 'getelementptr' 'output_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:218]   --->   Operation 67 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_2_V_addr, align 8" [./layer.h:218]   --->   Operation 68 'store' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 69 'br' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_1_V_addr, align 8" [./layer.h:218]   --->   Operation 70 'store' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 71 'br' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_0_V_addr, align 8" [./layer.h:218]   --->   Operation 72 'store' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 73 'br' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_3_V_addr, align 8" [./layer.h:218]   --->   Operation 74 'store' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 75 'br' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln215           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln215         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln215           (br               ) [ 000000]
specloopname_ln216 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
tmp_2              (bitconcatenate   ) [ 000000]
zext_ln203         (zext             ) [ 000000]
tmp_3              (bitconcatenate   ) [ 000000]
zext_ln203_1       (zext             ) [ 000000]
sub_ln203          (sub              ) [ 000000]
sext_ln203         (sext             ) [ 000111]
br_ln216           (br               ) [ 001111]
ret_ln219          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln216         (icmp             ) [ 001111]
empty_72           (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln216           (br               ) [ 000000]
specloopname_ln217 (specloopname     ) [ 000000]
tmp_1              (specregionbegin  ) [ 000011]
zext_ln203_2       (zext             ) [ 000011]
zext_ln203_3       (zext             ) [ 000000]
add_ln203          (add              ) [ 000000]
trunc_ln203        (trunc            ) [ 000000]
p_shl2_cast        (bitconcatenate   ) [ 000000]
p_shl3_cast        (bitconcatenate   ) [ 000000]
sub_ln203_1        (sub              ) [ 000011]
br_ln217           (br               ) [ 001111]
empty_75           (specregionend    ) [ 000000]
br_ln215           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln217         (icmp             ) [ 001111]
empty_73           (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln217           (br               ) [ 000000]
zext_ln203_4       (zext             ) [ 000000]
add_ln203_1        (add              ) [ 000000]
zext_ln203_5       (zext             ) [ 000000]
input_V_addr       (getelementptr    ) [ 000001]
trunc_ln203_1      (trunc            ) [ 000001]
tmp_4              (partselect       ) [ 000000]
zext_ln203_6       (zext             ) [ 000000]
add_ln203_2        (add              ) [ 000000]
trunc_ln203_2      (trunc            ) [ 000000]
p_shl4_cast        (bitconcatenate   ) [ 000000]
p_shl5_cast        (bitconcatenate   ) [ 000000]
sub_ln203_2        (sub              ) [ 000000]
add_ln203_3        (add              ) [ 000001]
empty_74           (specregionend    ) [ 000000]
br_ln216           (br               ) [ 001111]
specloopname_ln218 (specloopname     ) [ 000000]
input_V_load       (load             ) [ 000000]
zext_ln203_7       (zext             ) [ 000000]
output_0_V_addr    (getelementptr    ) [ 000000]
output_1_V_addr    (getelementptr    ) [ 000000]
output_2_V_addr    (getelementptr    ) [ 000000]
output_3_V_addr    (getelementptr    ) [ 000000]
switch_ln218       (switch           ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
br_ln217           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1822"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="38" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_0_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="38" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_1_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="38" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_V_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_2_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="38" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="9" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_V_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="output_3_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="38" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_V_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln218_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="38" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln218_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="38" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln218_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="38" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln218_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="38" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="j_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="k_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="k_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln215_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln203_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln203_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln203_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln203_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln216_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln203_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln203_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln203_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="1"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln203_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl2_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl3_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln203_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln217_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="k_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln203_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln203_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="1"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln203_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln203_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="0" index="3" bw="4" slack="0"/>
<pin id="306" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln203_6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln203_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="2"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln203_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl4_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl5_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln203_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln203_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="1"/>
<pin id="349" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln203_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/5 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="366" class="1005" name="sext_ln203_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="380" class="1005" name="zext_ln203_2_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="1"/>
<pin id="382" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="sub_ln203_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="1"/>
<pin id="387" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="k_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="398" class="1005" name="input_V_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="trunc_ln203_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="1"/>
<pin id="405" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln203_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="1"/>
<pin id="409" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="52" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="79" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="99" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="79" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="92" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="79" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="85" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="79" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="106" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="145" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="145" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="145" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="145" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="194" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="156" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="156" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="156" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="156" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="240" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="249" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="257" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="167" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="167" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="167" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="300"><net_src comp="167" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="167" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="301" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="315" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="324" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="364"><net_src comp="180" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="369"><net_src comp="216" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="378"><net_src comp="226" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="383"><net_src comp="232" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="388"><net_src comp="265" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="396"><net_src comp="277" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="401"><net_src comp="72" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="406"><net_src comp="297" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="346" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="351" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {5 }
	Port: output_1_V | {5 }
	Port: output_2_V | {5 }
	Port: output_3_V | {5 }
 - Input state : 
	Port: transpose_last_two_d : input_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln215 : 1
		i : 1
		br_ln215 : 2
		tmp_2 : 1
		zext_ln203 : 2
		tmp_3 : 1
		zext_ln203_1 : 2
		sub_ln203 : 3
		sext_ln203 : 4
	State 3
		icmp_ln216 : 1
		j : 1
		br_ln216 : 2
		zext_ln203_2 : 1
		zext_ln203_3 : 1
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl2_cast : 4
		p_shl3_cast : 3
		sub_ln203_1 : 5
	State 4
		icmp_ln217 : 1
		k : 1
		br_ln217 : 2
		zext_ln203_4 : 1
		add_ln203_1 : 2
		zext_ln203_5 : 3
		input_V_addr : 4
		input_V_load : 5
		trunc_ln203_1 : 1
		tmp_4 : 1
		zext_ln203_6 : 2
		add_ln203_2 : 3
		trunc_ln203_2 : 4
		p_shl4_cast : 5
		p_shl5_cast : 4
		sub_ln203_2 : 6
		add_ln203_3 : 7
	State 5
		output_0_V_addr : 1
		output_1_V_addr : 1
		output_2_V_addr : 1
		output_3_V_addr : 1
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_180       |    0    |    12   |
|          |       j_fu_226       |    0    |    12   |
|          |   add_ln203_fu_240   |    0    |    15   |
|    add   |       k_fu_277       |    0    |    15   |
|          |  add_ln203_1_fu_287  |    0    |    13   |
|          |  add_ln203_2_fu_315  |    0    |    15   |
|          |  add_ln203_3_fu_346  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |   sub_ln203_fu_210   |    0    |    15   |
|    sub   |  sub_ln203_1_fu_265  |    0    |    13   |
|          |  sub_ln203_2_fu_340  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |   icmp_ln215_fu_174  |    0    |    9    |
|   icmp   |   icmp_ln216_fu_220  |    0    |    9    |
|          |   icmp_ln217_fu_271  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |     tmp_2_fu_186     |    0    |    0    |
|          |     tmp_3_fu_198     |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_249  |    0    |    0    |
|          |  p_shl3_cast_fu_257  |    0    |    0    |
|          |  p_shl4_cast_fu_324  |    0    |    0    |
|          |  p_shl5_cast_fu_332  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln203_fu_194  |    0    |    0    |
|          |  zext_ln203_1_fu_206 |    0    |    0    |
|          |  zext_ln203_2_fu_232 |    0    |    0    |
|   zext   |  zext_ln203_3_fu_236 |    0    |    0    |
|          |  zext_ln203_4_fu_283 |    0    |    0    |
|          |  zext_ln203_5_fu_292 |    0    |    0    |
|          |  zext_ln203_6_fu_311 |    0    |    0    |
|          |  zext_ln203_7_fu_351 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln203_fu_216  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln203_fu_245  |    0    |    0    |
|   trunc  | trunc_ln203_1_fu_297 |    0    |    0    |
|          | trunc_ln203_2_fu_320 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_4_fu_301     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   157   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln203_3_reg_407 |    9   |
|     i_0_reg_141     |    3   |
|      i_reg_361      |    3   |
| input_V_addr_reg_398|   10   |
|     j_0_reg_152     |    3   |
|      j_reg_375      |    3   |
|     k_0_reg_163     |    5   |
|      k_reg_393      |    5   |
|  sext_ln203_reg_366 |    8   |
| sub_ln203_1_reg_385 |   11   |
|trunc_ln203_1_reg_403|    2   |
| zext_ln203_2_reg_380|    9   |
+---------------------+--------+
|        Total        |   71   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   71   |   166  |
+-----------+--------+--------+--------+
