// generated by newgenasym  Wed May 09 14:16:52 2007


module csmd0402 (a, b);
    input [0:0] a;
    output [0:0] b;


    initial
        begin
        end

endmodule
