# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_7.srcs/sources_1/new/mux_2bit_4to1.vhd" \
"../../../../project_7.srcs/sim_1/new/tb_mux_2bit_4to1.vhd" \

# Do not sort compile order
nosort
