\hypertarget{struct_n_v_i_c___type}{}\doxysection{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a0bf79013b539f9f929c75bd50f8ec67d}{I\+S\+ER}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ac881b676be4d9659951f43c2fccb34b4}\label{struct_n_v_i_c___type_ac881b676be4d9659951f43c2fccb34b4}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_af458bc93cfb899fc1c77c5d1f39dde88}{I\+C\+ER}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ab993fe7f0b489b30bc677ccf53426a92}\label{struct_n_v_i_c___type_ab993fe7f0b489b30bc677ccf53426a92}} 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ab39acf254b485e3ad71b18aa9f1ca594}{I\+S\+PR}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a86dfd6bf6c297be163d078945f67e8b6}\label{struct_n_v_i_c___type_a86dfd6bf6c297be163d078945f67e8b6}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a8165d9a8c0090021e56bbe91c2c44667}{I\+C\+PR}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a3371761ff5e69fb1b6b3c2c3b4d69b18}\label{struct_n_v_i_c___type_a3371761ff5e69fb1b6b3c2c3b4d69b18}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ac8694e172f431db09b5d570993da3917}{I\+A\+BR}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a0c75e6c517dc8e5596ffa3ef6285c232}\label{struct_n_v_i_c___type_a0c75e6c517dc8e5596ffa3ef6285c232}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{IP}} \mbox{[}240\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a77017390737a14d5eb4cdb41f0aa3dce}\label{struct_n_v_i_c___type_a77017390737a14d5eb4cdb41f0aa3dce}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{S\+T\+IR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 126 of file core\+\_\+cm3.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_ac8694e172f431db09b5d570993da3917}\label{struct_n_v_i_c___type_ac8694e172f431db09b5d570993da3917}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+A\+BR\mbox{[}8\mbox{]}}

Interrupt Active bit Register ~\newline
 

Definition at line 136 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_af458bc93cfb899fc1c77c5d1f39dde88}\label{struct_n_v_i_c___type_af458bc93cfb899fc1c77c5d1f39dde88}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+C\+ER\mbox{[}8\mbox{]}}

Interrupt Clear Enable Register ~\newline
 

Definition at line 130 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a8165d9a8c0090021e56bbe91c2c44667}\label{struct_n_v_i_c___type_a8165d9a8c0090021e56bbe91c2c44667}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+C\+PR\mbox{[}8\mbox{]}}

Interrupt Clear Pending Register ~\newline
 

Definition at line 134 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}\label{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IP\mbox{[}240\mbox{]}}

Interrupt Priority Register, 8Bit wide ~\newline
 

Definition at line 138 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a0bf79013b539f9f929c75bd50f8ec67d}\label{struct_n_v_i_c___type_a0bf79013b539f9f929c75bd50f8ec67d}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+ER\mbox{[}8\mbox{]}}

Interrupt Set Enable Register ~\newline
 

Definition at line 128 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_ab39acf254b485e3ad71b18aa9f1ca594}\label{struct_n_v_i_c___type_ab39acf254b485e3ad71b18aa9f1ca594}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+PR\mbox{[}8\mbox{]}}

Interrupt Set Pending Register ~\newline
 

Definition at line 132 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}\label{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t S\+T\+IR}

Software Trigger Interrupt Register ~\newline
 

Definition at line 140 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Git\+Hub/eiefirmware/eiebook/eiebook/firmware\+\_\+common/cmsis/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\end{DoxyCompactItemize}
