verilog work "netgen/translate/iterative_1d_translate.v"
vhdl work "tb_iterative_1d.vhd"
