Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Tue Mar 10 17:03:03 2015
| Host              : WK86 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file vga_ctrl_timing_summary_routed.rpt -rpx vga_ctrl_timing_summary_routed.rpx
| Design            : vga_ctrl
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.715        0.000                      0                  588        0.130        0.000                      0                  588        3.000        0.000                       0                   345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.715        0.000                      0                  588        0.130        0.000                      0                  588        4.130        0.000                       0                   341  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                     
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.756ns (50.271%)  route 2.726ns (49.729%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.697    -0.843    Inst_MouseCtl/clk_out1
    SLICE_X78Y133                                                     r  Inst_MouseCtl/x_inc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y133        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  Inst_MouseCtl/x_inc_reg[5]/Q
                         net (fo=2, routed)           1.149     0.783    Inst_MouseCtl/x_inc[5]
    SLICE_X81Y138        LUT3 (Prop_lut3_I2_O)        0.301     1.084 r  Inst_MouseCtl/x_pos[7]_i_10/O
                         net (fo=1, routed)           0.000     1.084    Inst_MouseCtl/n_0_x_pos[7]_i_10
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.634    Inst_MouseCtl/n_0_x_pos_reg[7]_i_3
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.966     2.935    Inst_MouseCtl/plusOp6[9]
    SLICE_X78Y138        LUT2 (Prop_lut2_I1_O)        0.303     3.238 r  Inst_MouseCtl/x_pos[11]_i_11/O
                         net (fo=1, routed)           0.000     3.238    Inst_MouseCtl/n_0_x_pos[11]_i_11
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.696 r  Inst_MouseCtl/x_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.611     4.307    Inst_MouseCtl/gtOp
    SLICE_X79Y137        LUT5 (Prop_lut5_I0_O)        0.332     4.639 r  Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.639    Inst_MouseCtl/n_0_x_pos[2]_i_1
    SLICE_X79Y137        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.580     7.818    Inst_MouseCtl/clk_out1
    SLICE_X79Y137                                                     r  Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.577     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X79Y137        FDRE (Setup_fdre_C_D)        0.031     8.354    Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.756ns (50.308%)  route 2.722ns (49.692%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.697    -0.843    Inst_MouseCtl/clk_out1
    SLICE_X78Y133                                                     r  Inst_MouseCtl/x_inc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y133        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  Inst_MouseCtl/x_inc_reg[5]/Q
                         net (fo=2, routed)           1.149     0.783    Inst_MouseCtl/x_inc[5]
    SLICE_X81Y138        LUT3 (Prop_lut3_I2_O)        0.301     1.084 r  Inst_MouseCtl/x_pos[7]_i_10/O
                         net (fo=1, routed)           0.000     1.084    Inst_MouseCtl/n_0_x_pos[7]_i_10
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.634    Inst_MouseCtl/n_0_x_pos_reg[7]_i_3
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.966     2.935    Inst_MouseCtl/plusOp6[9]
    SLICE_X78Y138        LUT2 (Prop_lut2_I1_O)        0.303     3.238 r  Inst_MouseCtl/x_pos[11]_i_11/O
                         net (fo=1, routed)           0.000     3.238    Inst_MouseCtl/n_0_x_pos[11]_i_11
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.696 r  Inst_MouseCtl/x_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.607     4.303    Inst_MouseCtl/gtOp
    SLICE_X79Y137        LUT5 (Prop_lut5_I0_O)        0.332     4.635 r  Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.635    Inst_MouseCtl/n_0_x_pos[1]_i_1
    SLICE_X79Y137        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.580     7.818    Inst_MouseCtl/clk_out1
    SLICE_X79Y137                                                     r  Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.577     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X79Y137        FDRE (Setup_fdre_C_D)        0.029     8.352    Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.597ns (47.773%)  route 2.839ns (52.227%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.700    -0.840    Inst_MouseCtl/clk_out1
    SLICE_X78Y135                                                     r  Inst_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  Inst_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          0.781     0.459    Inst_MouseCtl/y_overflow
    SLICE_X81Y133        LUT3 (Prop_lut3_I1_O)        0.124     0.583 r  Inst_MouseCtl/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.583    Inst_MouseCtl/n_0_y_pos[3]_i_10
    SLICE_X81Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  Inst_MouseCtl/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.133    Inst_MouseCtl/n_0_y_pos_reg[3]_i_3
    SLICE_X81Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.355 r  Inst_MouseCtl/y_pos_reg[7]_i_3/O[0]
                         net (fo=2, routed)           1.051     2.406    Inst_MouseCtl/plusOp10[4]
    SLICE_X82Y134        LUT2 (Prop_lut2_I0_O)        0.299     2.705 r  Inst_MouseCtl/y_pos[11]_i_13/O
                         net (fo=1, routed)           0.000     2.705    Inst_MouseCtl/n_0_y_pos[11]_i_13
    SLICE_X82Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.103 r  Inst_MouseCtl/y_pos_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.103    Inst_MouseCtl/n_0_y_pos_reg[11]_i_8
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.260 r  Inst_MouseCtl/y_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          1.007     4.267    Inst_MouseCtl/n_2_y_pos_reg[11]_i_3
    SLICE_X79Y134        LUT5 (Prop_lut5_I0_O)        0.329     4.596 r  Inst_MouseCtl/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.596    Inst_MouseCtl/n_0_y_pos[5]_i_1
    SLICE_X79Y134        FDRE                                         r  Inst_MouseCtl/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.578     7.816    Inst_MouseCtl/clk_out1
    SLICE_X79Y134                                                     r  Inst_MouseCtl/y_pos_reg[5]/C
                         clock pessimism              0.577     8.393    
                         clock uncertainty           -0.072     8.321    
    SLICE_X79Y134        FDRE (Setup_fdre_C_D)        0.031     8.352    Inst_MouseCtl/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.597ns (47.918%)  route 2.823ns (52.082%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 7.817 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.700    -0.840    Inst_MouseCtl/clk_out1
    SLICE_X78Y135                                                     r  Inst_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  Inst_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          0.781     0.459    Inst_MouseCtl/y_overflow
    SLICE_X81Y133        LUT3 (Prop_lut3_I1_O)        0.124     0.583 r  Inst_MouseCtl/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.583    Inst_MouseCtl/n_0_y_pos[3]_i_10
    SLICE_X81Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  Inst_MouseCtl/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.133    Inst_MouseCtl/n_0_y_pos_reg[3]_i_3
    SLICE_X81Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.355 r  Inst_MouseCtl/y_pos_reg[7]_i_3/O[0]
                         net (fo=2, routed)           1.051     2.406    Inst_MouseCtl/plusOp10[4]
    SLICE_X82Y134        LUT2 (Prop_lut2_I0_O)        0.299     2.705 r  Inst_MouseCtl/y_pos[11]_i_13/O
                         net (fo=1, routed)           0.000     2.705    Inst_MouseCtl/n_0_y_pos[11]_i_13
    SLICE_X82Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.103 r  Inst_MouseCtl/y_pos_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.103    Inst_MouseCtl/n_0_y_pos_reg[11]_i_8
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.260 r  Inst_MouseCtl/y_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.991     4.251    Inst_MouseCtl/n_2_y_pos_reg[11]_i_3
    SLICE_X81Y132        LUT5 (Prop_lut5_I0_O)        0.329     4.580 r  Inst_MouseCtl/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.580    Inst_MouseCtl/n_0_y_pos[2]_i_1
    SLICE_X81Y132        FDRE                                         r  Inst_MouseCtl/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.579     7.817    Inst_MouseCtl/clk_out1
    SLICE_X81Y132                                                     r  Inst_MouseCtl/y_pos_reg[2]/C
                         clock pessimism              0.560     8.377    
                         clock uncertainty           -0.072     8.305    
    SLICE_X81Y132        FDRE (Setup_fdre_C_D)        0.031     8.336    Inst_MouseCtl/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.597ns (47.808%)  route 2.835ns (52.192%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.700    -0.840    Inst_MouseCtl/clk_out1
    SLICE_X78Y135                                                     r  Inst_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  Inst_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          0.781     0.459    Inst_MouseCtl/y_overflow
    SLICE_X81Y133        LUT3 (Prop_lut3_I1_O)        0.124     0.583 r  Inst_MouseCtl/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.583    Inst_MouseCtl/n_0_y_pos[3]_i_10
    SLICE_X81Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  Inst_MouseCtl/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.133    Inst_MouseCtl/n_0_y_pos_reg[3]_i_3
    SLICE_X81Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.355 r  Inst_MouseCtl/y_pos_reg[7]_i_3/O[0]
                         net (fo=2, routed)           1.051     2.406    Inst_MouseCtl/plusOp10[4]
    SLICE_X82Y134        LUT2 (Prop_lut2_I0_O)        0.299     2.705 r  Inst_MouseCtl/y_pos[11]_i_13/O
                         net (fo=1, routed)           0.000     2.705    Inst_MouseCtl/n_0_y_pos[11]_i_13
    SLICE_X82Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.103 r  Inst_MouseCtl/y_pos_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.103    Inst_MouseCtl/n_0_y_pos_reg[11]_i_8
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.260 r  Inst_MouseCtl/y_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          1.003     4.263    Inst_MouseCtl/n_2_y_pos_reg[11]_i_3
    SLICE_X79Y134        LUT5 (Prop_lut5_I0_O)        0.329     4.592 r  Inst_MouseCtl/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.592    Inst_MouseCtl/n_0_y_pos[4]_i_1
    SLICE_X79Y134        FDRE                                         r  Inst_MouseCtl/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.578     7.816    Inst_MouseCtl/clk_out1
    SLICE_X79Y134                                                     r  Inst_MouseCtl/y_pos_reg[4]/C
                         clock pessimism              0.577     8.393    
                         clock uncertainty           -0.072     8.321    
    SLICE_X79Y134        FDRE (Setup_fdre_C_D)        0.029     8.350    Inst_MouseCtl/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.597ns (47.953%)  route 2.819ns (52.047%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 7.817 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.700    -0.840    Inst_MouseCtl/clk_out1
    SLICE_X78Y135                                                     r  Inst_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  Inst_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          0.781     0.459    Inst_MouseCtl/y_overflow
    SLICE_X81Y133        LUT3 (Prop_lut3_I1_O)        0.124     0.583 r  Inst_MouseCtl/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.583    Inst_MouseCtl/n_0_y_pos[3]_i_10
    SLICE_X81Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  Inst_MouseCtl/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.133    Inst_MouseCtl/n_0_y_pos_reg[3]_i_3
    SLICE_X81Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.355 r  Inst_MouseCtl/y_pos_reg[7]_i_3/O[0]
                         net (fo=2, routed)           1.051     2.406    Inst_MouseCtl/plusOp10[4]
    SLICE_X82Y134        LUT2 (Prop_lut2_I0_O)        0.299     2.705 r  Inst_MouseCtl/y_pos[11]_i_13/O
                         net (fo=1, routed)           0.000     2.705    Inst_MouseCtl/n_0_y_pos[11]_i_13
    SLICE_X82Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.103 r  Inst_MouseCtl/y_pos_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.103    Inst_MouseCtl/n_0_y_pos_reg[11]_i_8
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.260 r  Inst_MouseCtl/y_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.987     4.247    Inst_MouseCtl/n_2_y_pos_reg[11]_i_3
    SLICE_X81Y132        LUT5 (Prop_lut5_I0_O)        0.329     4.576 r  Inst_MouseCtl/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.576    Inst_MouseCtl/n_0_y_pos[1]_i_1
    SLICE_X81Y132        FDRE                                         r  Inst_MouseCtl/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.579     7.817    Inst_MouseCtl/clk_out1
    SLICE_X81Y132                                                     r  Inst_MouseCtl/y_pos_reg[1]/C
                         clock pessimism              0.560     8.377    
                         clock uncertainty           -0.072     8.305    
    SLICE_X81Y132        FDRE (Setup_fdre_C_D)        0.029     8.334    Inst_MouseCtl/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 2.756ns (50.838%)  route 2.665ns (49.162%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.697    -0.843    Inst_MouseCtl/clk_out1
    SLICE_X78Y133                                                     r  Inst_MouseCtl/x_inc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y133        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  Inst_MouseCtl/x_inc_reg[5]/Q
                         net (fo=2, routed)           1.149     0.783    Inst_MouseCtl/x_inc[5]
    SLICE_X81Y138        LUT3 (Prop_lut3_I2_O)        0.301     1.084 r  Inst_MouseCtl/x_pos[7]_i_10/O
                         net (fo=1, routed)           0.000     1.084    Inst_MouseCtl/n_0_x_pos[7]_i_10
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.634    Inst_MouseCtl/n_0_x_pos_reg[7]_i_3
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.966     2.935    Inst_MouseCtl/plusOp6[9]
    SLICE_X78Y138        LUT2 (Prop_lut2_I1_O)        0.303     3.238 r  Inst_MouseCtl/x_pos[11]_i_11/O
                         net (fo=1, routed)           0.000     3.238    Inst_MouseCtl/n_0_x_pos[11]_i_11
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.696 r  Inst_MouseCtl/x_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.550     4.246    Inst_MouseCtl/gtOp
    SLICE_X79Y139        LUT5 (Prop_lut5_I0_O)        0.332     4.578 r  Inst_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.578    Inst_MouseCtl/n_0_x_pos[10]_i_1
    SLICE_X79Y139        FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.582     7.820    Inst_MouseCtl/clk_out1
    SLICE_X79Y139                                                     r  Inst_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.577     8.397    
                         clock uncertainty           -0.072     8.325    
    SLICE_X79Y139        FDRE (Setup_fdre_C_D)        0.029     8.354    Inst_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.756ns (50.866%)  route 2.662ns (49.134%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.697    -0.843    Inst_MouseCtl/clk_out1
    SLICE_X78Y133                                                     r  Inst_MouseCtl/x_inc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y133        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  Inst_MouseCtl/x_inc_reg[5]/Q
                         net (fo=2, routed)           1.149     0.783    Inst_MouseCtl/x_inc[5]
    SLICE_X81Y138        LUT3 (Prop_lut3_I2_O)        0.301     1.084 r  Inst_MouseCtl/x_pos[7]_i_10/O
                         net (fo=1, routed)           0.000     1.084    Inst_MouseCtl/n_0_x_pos[7]_i_10
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.634    Inst_MouseCtl/n_0_x_pos_reg[7]_i_3
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.966     2.935    Inst_MouseCtl/plusOp6[9]
    SLICE_X78Y138        LUT2 (Prop_lut2_I1_O)        0.303     3.238 r  Inst_MouseCtl/x_pos[11]_i_11/O
                         net (fo=1, routed)           0.000     3.238    Inst_MouseCtl/n_0_x_pos[11]_i_11
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.696 f  Inst_MouseCtl/x_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.547     4.243    Inst_MouseCtl/gtOp
    SLICE_X79Y139        LUT5 (Prop_lut5_I0_O)        0.332     4.575 r  Inst_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.575    Inst_MouseCtl/n_0_x_pos[8]_i_1
    SLICE_X79Y139        FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.582     7.820    Inst_MouseCtl/clk_out1
    SLICE_X79Y139                                                     r  Inst_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.577     8.397    
                         clock uncertainty           -0.072     8.325    
    SLICE_X79Y139        FDRE (Setup_fdre_C_D)        0.031     8.356    Inst_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_inc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.756ns (51.310%)  route 2.615ns (48.690%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.818 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.697    -0.843    Inst_MouseCtl/clk_out1
    SLICE_X78Y133                                                     r  Inst_MouseCtl/x_inc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y133        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  Inst_MouseCtl/x_inc_reg[5]/Q
                         net (fo=2, routed)           1.149     0.783    Inst_MouseCtl/x_inc[5]
    SLICE_X81Y138        LUT3 (Prop_lut3_I2_O)        0.301     1.084 r  Inst_MouseCtl/x_pos[7]_i_10/O
                         net (fo=1, routed)           0.000     1.084    Inst_MouseCtl/n_0_x_pos[7]_i_10
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.634 r  Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.634    Inst_MouseCtl/n_0_x_pos_reg[7]_i_3
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.968 f  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.966     2.935    Inst_MouseCtl/plusOp6[9]
    SLICE_X78Y138        LUT2 (Prop_lut2_I1_O)        0.303     3.238 r  Inst_MouseCtl/x_pos[11]_i_11/O
                         net (fo=1, routed)           0.000     3.238    Inst_MouseCtl/n_0_x_pos[11]_i_11
    SLICE_X78Y138        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.696 r  Inst_MouseCtl/x_pos_reg[11]_i_3/CO[1]
                         net (fo=12, routed)          0.500     4.196    Inst_MouseCtl/gtOp
    SLICE_X79Y137        LUT5 (Prop_lut5_I0_O)        0.332     4.528 r  Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.528    Inst_MouseCtl/n_0_x_pos[0]_i_1
    SLICE_X79Y137        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.580     7.818    Inst_MouseCtl/clk_out1
    SLICE_X79Y137                                                     r  Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.577     8.395    
                         clock uncertainty           -0.072     8.323    
    SLICE_X79Y137        FDRE (Setup_fdre_C_D)        0.032     8.355    Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 MOUSE_X_POS_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.659ns (49.245%)  route 2.741ns (50.755%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.705    -0.835    clk
    SLICE_X81Y138                                                     r  MOUSE_X_POS_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  MOUSE_X_POS_REG_reg[1]/Q
                         net (fo=6, routed)           0.972     0.593    Inst_MouseDisplay/I2[1]
    SLICE_X84Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.230 r  Inst_MouseDisplay/enable_mouse_display_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     1.230    Inst_MouseDisplay/n_0_enable_mouse_display_reg_i_46
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  Inst_MouseDisplay/enable_mouse_display_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.347    Inst_MouseDisplay/n_0_enable_mouse_display_reg_i_27
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  Inst_MouseDisplay/enable_mouse_display_reg_i_26/O[1]
                         net (fo=2, routed)           0.943     2.613    Inst_MouseDisplay/plusOp15[10]
    SLICE_X85Y139        LUT4 (Prop_lut4_I1_O)        0.306     2.919 r  Inst_MouseDisplay/enable_mouse_display_i_9/O
                         net (fo=1, routed)           0.000     2.919    Inst_MouseDisplay/n_0_enable_mouse_display_i_9
    SLICE_X85Y139        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.410 r  Inst_MouseDisplay/enable_mouse_display_reg_i_2/CO[1]
                         net (fo=1, routed)           0.825     4.235    Inst_MouseDisplay/geqOp
    SLICE_X84Y137        LUT5 (Prop_lut5_I0_O)        0.329     4.564 r  Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     4.564    Inst_MouseDisplay/n_0_enable_mouse_display_i_1
    SLICE_X84Y137        FDRE                                         r  Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     4.746 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         1.590     7.828    Inst_MouseDisplay/clk_out1
    SLICE_X84Y137                                                     r  Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.072     8.316    
    SLICE_X84Y137        FDRE (Setup_fdre_C_D)        0.077     8.393    Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            MOUSE_X_POS_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.593    -0.571    Inst_MouseCtl/clk_out1
    SLICE_X81Y137                                                     r  Inst_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.343    xpos[0]
    SLICE_X80Y137        FDRE                                         r  MOUSE_X_POS_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.863    -0.809    clk
    SLICE_X80Y137                                                     r  MOUSE_X_POS_REG_reg[0]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X80Y137        FDRE (Hold_fdre_C_D)         0.085    -0.473    MOUSE_X_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.591    -0.573    Inst_MouseCtl/clk_out1
    SLICE_X79Y137                                                     r  Inst_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.158    -0.275    Inst_MouseCtl/x_pos[1]
    SLICE_X80Y138        FDRE                                         r  Inst_MouseCtl/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.866    -0.807    Inst_MouseCtl/clk_out1
    SLICE_X80Y138                                                     r  Inst_MouseCtl/xpos_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X80Y138        FDRE (Hold_fdre_C_D)         0.085    -0.447    Inst_MouseCtl/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.582    -0.582    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X79Y123                                                     r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.441 r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=6, routed)           0.123    -0.319    Inst_MouseCtl/Inst_Ps2Interface/n_0_delay_20us_count_reg[6]
    SLICE_X78Y123        LUT5 (Prop_lut5_I3_O)        0.045    -0.274 r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Inst_MouseCtl/Inst_Ps2Interface/n_0_delay_20us_count[8]_i_1
    SLICE_X78Y123        FDSE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.850    -0.822    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X78Y123                                                     r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X78Y123        FDSE (Hold_fdse_C_D)         0.120    -0.449    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            MOUSE_X_POS_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.594    -0.570    Inst_MouseCtl/clk_out1
    SLICE_X80Y139                                                     r  Inst_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Inst_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.324    xpos[10]
    SLICE_X81Y139        FDRE                                         r  MOUSE_X_POS_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.866    -0.807    clk
    SLICE_X81Y139                                                     r  MOUSE_X_POS_REG_reg[10]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X81Y139        FDRE (Hold_fdre_C_D)         0.057    -0.500    MOUSE_X_POS_REG_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            MOUSE_X_POS_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.594    -0.570    Inst_MouseCtl/clk_out1
    SLICE_X80Y138                                                     r  Inst_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Inst_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.082    -0.324    xpos[1]
    SLICE_X81Y138        FDRE                                         r  MOUSE_X_POS_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.866    -0.807    clk
    SLICE_X81Y138                                                     r  MOUSE_X_POS_REG_reg[1]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X81Y138        FDRE (Hold_fdre_C_D)         0.057    -0.500    MOUSE_X_POS_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            MOUSE_X_POS_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.594    -0.570    Inst_MouseCtl/clk_out1
    SLICE_X80Y139                                                     r  Inst_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  Inst_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.324    xpos[8]
    SLICE_X81Y139        FDRE                                         r  MOUSE_X_POS_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.866    -0.807    clk
    SLICE_X81Y139                                                     r  MOUSE_X_POS_REG_reg[8]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X81Y139        FDRE (Hold_fdre_C_D)         0.055    -0.502    MOUSE_X_POS_REG_reg[8]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            v_cntr_reg_dly_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.001%)  route 0.125ns (46.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.598    -0.566    clk
    SLICE_X86Y137                                                     r  v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  v_cntr_reg_reg[11]/Q
                         net (fo=11, routed)          0.125    -0.300    v_cntr_reg_reg[11]
    SLICE_X87Y138        FDRE                                         r  v_cntr_reg_dly_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.871    -0.802    clk
    SLICE_X87Y138                                                     r  v_cntr_reg_dly_reg[11]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X87Y138        FDRE (Hold_fdre_C_D)         0.066    -0.483    v_cntr_reg_dly_reg[11]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.586    -0.578    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X79Y130                                                     r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.138    -0.299    Inst_MouseCtl/Inst_Ps2Interface/tx_parity
    SLICE_X78Y130        LUT3 (Prop_lut3_I0_O)        0.049    -0.250 r  Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Inst_MouseCtl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X78Y130        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.855    -0.817    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X78Y130                                                     r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X78Y130        FDRE (Hold_fdre_C_D)         0.131    -0.434    Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.590    -0.574    Inst_MouseCtl/clk_out1
    SLICE_X81Y132                                                     r  Inst_MouseCtl/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_MouseCtl/y_pos_reg[0]/Q
                         net (fo=5, routed)           0.128    -0.305    Inst_MouseCtl/y_pos[0]
    SLICE_X81Y133        FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.860    -0.812    Inst_MouseCtl/clk_out1
    SLICE_X81Y133                                                     r  Inst_MouseCtl/ypos_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X81Y133        FDRE (Hold_fdre_C_D)         0.070    -0.489    Inst_MouseCtl/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.002%)  route 0.135ns (41.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.583    -0.581    Inst_MouseCtl/clk_out1
    SLICE_X77Y130                                                     r  Inst_MouseCtl/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_MouseCtl/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.305    Inst_MouseCtl/Inst_Ps2Interface/tx_data[5]
    SLICE_X79Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.260 r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.260    Inst_MouseCtl/Inst_Ps2Interface/n_0_tx_parity_i_1
    SLICE_X79Y130        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=339, routed)         0.855    -0.817    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X79Y130                                                     r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.275    -0.542    
    SLICE_X79Y130        FDRE (Hold_fdre_C_D)         0.092    -0.450    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 4.62963 }
Period:             9.259
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                            
Min Period        n/a     BUFG/I              n/a            2.155     9.259   7.104    BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I                                
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     9.259   8.010    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0                        
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X74Y131    Inst_MouseCtl/FSM_sequential_state_reg[0]/C                    
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X75Y131    Inst_MouseCtl/FSM_sequential_state_reg[1]/C                    
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X75Y131    Inst_MouseCtl/FSM_sequential_state_reg[2]/C                    
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X77Y131    Inst_MouseCtl/FSM_sequential_state_reg[3]/C                    
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X77Y132    Inst_MouseCtl/FSM_sequential_state_reg[4]/C                    
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X75Y129    Inst_MouseCtl/FSM_sequential_state_reg[5]/C                    
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X78Y128    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     9.259   8.259    SLICE_X78Y127    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   9.259   204.101  MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X81Y137    Inst_MouseCtl/xpos_reg[0]/C                                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X81Y137    Inst_MouseCtl/xpos_reg[3]/C                                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X81Y137    Inst_MouseCtl/xpos_reg[5]/C                                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X81Y137    Inst_MouseCtl/ypos_reg[11]/C                                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X80Y137    MOUSE_X_POS_REG_reg[0]/C                                       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X80Y137    MOUSE_Y_POS_REG_reg[11]/C                                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X74Y131    Inst_MouseCtl/FSM_sequential_state_reg[0]/C                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X75Y131    Inst_MouseCtl/FSM_sequential_state_reg[1]/C                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X75Y131    Inst_MouseCtl/FSM_sequential_state_reg[2]/C                    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X77Y131    Inst_MouseCtl/FSM_sequential_state_reg[3]/C                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X74Y131    Inst_MouseCtl/FSM_sequential_state_reg[0]/C                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X75Y131    Inst_MouseCtl/FSM_sequential_state_reg[1]/C                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X75Y131    Inst_MouseCtl/FSM_sequential_state_reg[2]/C                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X77Y131    Inst_MouseCtl/FSM_sequential_state_reg[3]/C                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X77Y132    Inst_MouseCtl/FSM_sequential_state_reg[4]/C                    
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X75Y129    Inst_MouseCtl/FSM_sequential_state_reg[5]/C                    
High Pulse Width  Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X87Y124    Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X87Y124    Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X87Y124    Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X87Y124    Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C             



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                       
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT  



