#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 17 23:00:39 2023
# Process ID: 12580
# Current directory: E:/eda/9_counter8/counter_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14556 E:\eda\9_counter8\counter_8\counter_8.xpr
# Log file: E:/eda/9_counter8/counter_8/vivado.log
# Journal file: E:/eda/9_counter8/counter_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/eda/9_counter8/counter_8/counter_8.xpr
INFO: [Project 1-313] Project file moved from 'E:/eda/9Ãþ°Ë¼ÆÊýÆ÷/counter_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri Mar 17 23:01:23 2023] Launched synth_1...
Run output will be captured here: E:/eda/9_counter8/counter_8/counter_8.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.207 ; gain = 431.113
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7k70tfbv676-1
current_run [get_runs synth_2]
set_property part xc7a100ticsg324-1L [current_project]
launch_runs synth_2 -jobs 8
[Fri Mar 17 23:02:34 2023] Launched synth_2...
Run output will be captured here: E:/eda/9_counter8/counter_8/counter_8.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100ticsg324-1L
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports CLK E3
place_ports rst_n M18
place_ports {oQ[0]} H17
place_ports {oQ[1]} K15
place_ports {oQ[2]} J13
set_property package_pin "" [get_ports [list  {oDisplay[0]}]]
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100ticsg324-1L
current_run [get_runs synth_3]
set_property part xc7a100tcsg324-1 [current_project]
launch_runs synth_3 -jobs 8
[Fri Mar 17 23:09:13 2023] Launched synth_3...
Run output will be captured here: E:/eda/9_counter8/counter_8/counter_8.runs/synth_3/runme.log
close_design
open_run synth_3 -name synth_3
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.902 ; gain = 0.000
place_ports CLK E3
place_ports rst_n M18
place_ports {oQ[0]} H17
place_ports {oQ[1]} K15
place_ports {oQ[2]} J13
set_property package_pin "" [get_ports [list  {oDisplay[0]}]]
set_property package_pin "" [get_ports [list  {oDisplay[0]}]]
set_property package_pin "" [get_ports [list  {oDisplay[1]}]]
place_ports {oDisplay[0]} T10
place_ports {oDisplay[1]} R10
place_ports {oDisplay[2]} K16
place_ports {oDisplay[3]} K13
place_ports {oDisplay[4]} P15
place_ports {oDisplay[5]} T11
place_ports {oDisplay[6]} L18
file mkdir E:/eda/9_counter8/counter_8/counter_8.srcs/constrs_1/new
close [ open E:/eda/9_counter8/counter_8/counter_8.srcs/constrs_1/new/counter.xdc w ]
add_files -fileset constrs_1 E:/eda/9_counter8/counter_8/counter_8.srcs/constrs_1/new/counter.xdc
set_property target_constrs_file E:/eda/9_counter8/counter_8/counter_8.srcs/constrs_1/new/counter.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS18 [get_ports [list {oDisplay[6]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {oDisplay[6]} {oDisplay[5]} {oDisplay[4]} {oDisplay[3]} {oDisplay[2]} {oDisplay[1]} {oDisplay[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {oQ[2]} {oQ[1]} {oQ[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list CLK]]
set_property IOSTANDARD LVCMOS18 [get_ports [list rst_n]]
save_constraints
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_3' is stale and will not be used when launching 'impl_3'
[Fri Mar 17 23:13:57 2023] Launched synth_3...
Run output will be captured here: E:/eda/9_counter8/counter_8/counter_8.runs/synth_3/runme.log
[Fri Mar 17 23:13:57 2023] Launched impl_3...
Run output will be captured here: E:/eda/9_counter8/counter_8/counter_8.runs/impl_3/runme.log
close_design
open_run impl_3
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/eda/9_counter8/counter_8/.Xil/Vivado-12580-MM-202212071428/dcp3/counter8.xdc]
Finished Parsing XDC File [E:/eda/9_counter8/counter_8/.Xil/Vivado-12580-MM-202212071428/dcp3/counter8.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1916.820 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1916.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 23:16:47 2023...
