Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Dec 30 19:25:13 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decrypt_top_timing_summary_routed.rpt -pb decrypt_top_timing_summary_routed.pb -rpx decrypt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decrypt_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                40335        0.021        0.000                      0                40335        1.607        0.000                       0                 27773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.857}        5.714           175.009         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.040        0.000                      0                40335        0.021        0.000                      0                40335        1.607        0.000                       0                 27773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 10.368 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.673    10.368    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[0]/C
                         clock pessimism              0.263    10.631    
                         clock uncertainty           -0.035    10.596    
    SLICE_X82Y80         FDRE (Setup_fdre_C_CE)      -0.205    10.391    RSR/CTRL/max_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 10.368 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.673    10.368    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[1]/C
                         clock pessimism              0.263    10.631    
                         clock uncertainty           -0.035    10.596    
    SLICE_X82Y80         FDRE (Setup_fdre_C_CE)      -0.205    10.391    RSR/CTRL/max_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 10.368 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.673    10.368    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[2]/C
                         clock pessimism              0.263    10.631    
                         clock uncertainty           -0.035    10.596    
    SLICE_X82Y80         FDRE (Setup_fdre_C_CE)      -0.205    10.391    RSR/CTRL/max_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 10.368 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.673    10.368    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  RSR/CTRL/max_addr_reg[3]/C
                         clock pessimism              0.263    10.631    
                         clock uncertainty           -0.035    10.596    
    SLICE_X82Y80         FDRE (Setup_fdre_C_CE)      -0.205    10.391    RSR/CTRL/max_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.391    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 10.371 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.676    10.371    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[5]/C
                         clock pessimism              0.263    10.634    
                         clock uncertainty           -0.035    10.599    
    SLICE_X82Y82         FDRE (Setup_fdre_C_CE)      -0.205    10.394    RSR/CTRL/max_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 10.371 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.676    10.371    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[6]/C
                         clock pessimism              0.263    10.634    
                         clock uncertainty           -0.035    10.599    
    SLICE_X82Y82         FDRE (Setup_fdre_C_CE)      -0.205    10.394    RSR/CTRL/max_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 10.371 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.676    10.371    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[7]/C
                         clock pessimism              0.263    10.634    
                         clock uncertainty           -0.035    10.599    
    SLICE_X82Y82         FDRE (Setup_fdre_C_CE)      -0.205    10.394    RSR/CTRL/max_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 RSR/SA/result_col57_reg[109]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/CTRL/max_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.133ns (40.215%)  route 3.171ns (59.785%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 10.371 - 5.714 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.819     5.047    RSR/SA/clk_IBUF_BUFG
    SLICE_X90Y76         FDRE                                         r  RSR/SA/result_col57_reg[109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.478     5.525 f  RSR/SA/result_col57_reg[109]__0/Q
                         net (fo=3, routed)           0.822     6.347    RSR/SA/RSR_S1S2_dia[108]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.295     6.642 r  RSR/SA/first_half_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.642    RSR/CTRL/result_col47_reg[119]__0[0]
    SLICE_X89Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  RSR/CTRL/first_half_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    RSR/CTRL/first_half_carry__1_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  RSR/CTRL/first_half_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.288    RSR/CTRL/first_half_carry__2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  RSR/CTRL/first_half_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.402    RSR/CTRL/first_half_carry__3_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  RSR/CTRL/first_half_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.516    RSR/CTRL/first_half_carry__4_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  RSR/CTRL/first_half_carry__5/CO[3]
                         net (fo=7, routed)           1.180     8.810    RSR/CTRL/first_half
    SLICE_X83Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.934 r  RSR/CTRL/max_addr[8]_i_4/O
                         net (fo=10, routed)          0.653     9.587    RSR/CTRL/second_half_lock1__3
    SLICE_X83Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.711 r  RSR/CTRL/max_addr[8]_i_3/O
                         net (fo=2, routed)           0.160     9.871    RSR/CTRL/max_addr[8]_i_3_n_0
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.995 r  RSR/CTRL/max_addr[8]_i_1/O
                         net (fo=9, routed)           0.356    10.351    RSR/CTRL/max_addr[8]_i_1_n_0
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.676    10.371    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X82Y82         FDRE                                         r  RSR/CTRL/max_addr_reg[8]/C
                         clock pessimism              0.263    10.634    
                         clock uncertainty           -0.035    10.599    
    SLICE_X82Y82         FDRE (Setup_fdre_C_CE)      -0.205    10.394    RSR/CTRL/max_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            gf2mz/ctrl/B_doa_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.188ns (21.072%)  route 4.450ns (78.928%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 10.252 - 5.714 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.646     4.873    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X93Y168        FDRE                                         r  gf2mz/ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.456     5.329 f  gf2mz/ctrl/cnt_reg[1]/Q
                         net (fo=661, routed)         1.478     6.807    gf2mz/ctrl/cnt_reg[4]_0[1]
    SLICE_X112Y173       LUT2 (Prop_lut2_I0_O)        0.153     6.960 r  gf2mz/ctrl/B_dob[314]_i_3/O
                         net (fo=170, routed)         1.065     8.025    gf2mz/ctrl_n_627
    SLICE_X116Y177       LUT2 (Prop_lut2_I1_O)        0.331     8.356 r  gf2mz/B_doa[179]_i_2/O
                         net (fo=100, routed)         1.500     9.856    gf2mz/ctrl/cnt_reg[2]_6
    SLICE_X127Y189       LUT6 (Prop_lut6_I0_O)        0.124     9.980 r  gf2mz/ctrl/B_doa[292]_i_2/O
                         net (fo=1, routed)           0.407    10.387    gf2mz/ctrl/B_doa[292]_i_2_n_0
    SLICE_X127Y189       LUT5 (Prop_lut5_I4_O)        0.124    10.511 r  gf2mz/ctrl/B_doa[292]_i_1/O
                         net (fo=1, routed)           0.000    10.511    gf2mz/ctrl/B_doa[292]_i_1_n_0
    SLICE_X127Y189       FDRE                                         r  gf2mz/ctrl/B_doa_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.557    10.252    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X127Y189       FDRE                                         r  gf2mz/ctrl/B_doa_reg[292]/C
                         clock pessimism              0.325    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X127Y189       FDRE (Setup_fdre_C_D)        0.031    10.572    gf2mz/ctrl/B_doa_reg[292]
  -------------------------------------------------------------------
                         required time                         10.572    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            gf2mz/ctrl/B_doa_reg[293]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk rise@5.714ns - clk rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.188ns (21.298%)  route 4.390ns (78.702%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 10.251 - 5.714 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.646     4.873    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X93Y168        FDRE                                         r  gf2mz/ctrl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y168        FDRE (Prop_fdre_C_Q)         0.456     5.329 f  gf2mz/ctrl/cnt_reg[1]/Q
                         net (fo=661, routed)         1.478     6.807    gf2mz/ctrl/cnt_reg[4]_0[1]
    SLICE_X112Y173       LUT2 (Prop_lut2_I0_O)        0.153     6.960 r  gf2mz/ctrl/B_dob[314]_i_3/O
                         net (fo=170, routed)         1.065     8.025    gf2mz/ctrl_n_627
    SLICE_X116Y177       LUT2 (Prop_lut2_I1_O)        0.331     8.356 r  gf2mz/B_doa[179]_i_2/O
                         net (fo=100, routed)         1.444     9.800    gf2mz/ctrl/cnt_reg[2]_6
    SLICE_X131Y187       LUT6 (Prop_lut6_I0_O)        0.124     9.924 r  gf2mz/ctrl/B_doa[293]_i_2/O
                         net (fo=1, routed)           0.403    10.327    gf2mz/ctrl/B_doa[293]_i_2_n_0
    SLICE_X131Y187       LUT5 (Prop_lut5_I4_O)        0.124    10.451 r  gf2mz/ctrl/B_doa[293]_i_1/O
                         net (fo=1, routed)           0.000    10.451    gf2mz/ctrl/B_doa[293]_i_1_n_0
    SLICE_X131Y187       FDRE                                         r  gf2mz/ctrl/B_doa_reg[293]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.714     5.714 r  
    U20                                               0.000     5.714 r  clk (IN)
                         net (fo=0)                   0.000     5.714    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.563 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       1.556    10.251    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X131Y187       FDRE                                         r  gf2mz/ctrl/B_doa_reg[293]/C
                         clock pessimism              0.325    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X131Y187       FDRE (Setup_fdre_C_D)        0.029    10.569    gf2mz/ctrl/B_doa_reg[293]
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  0.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RSR/SA/pivot_in_0_129_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/SA/data_in_1_129_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.254ns (53.252%)  route 0.223ns (46.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.579     1.506    RSR/SA/clk_IBUF_BUFG
    SLICE_X68Y100        FDRE                                         r  RSR/SA/pivot_in_0_129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.164     1.670 r  RSR/SA/pivot_in_0_129_reg/Q
                         net (fo=5, routed)           0.107     1.777    RSR/SA/AB_0_129/pivot_in_0_129
    SLICE_X67Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  RSR/SA/AB_0_129/data_in_1_129_i_2/O
                         net (fo=1, routed)           0.116     1.938    RSR/SA/AB_0_129/data_in_1_129_i_2_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  RSR/SA/AB_0_129/data_in_1_129_i_1/O
                         net (fo=1, routed)           0.000     1.983    RSR/SA/data_out_0_129
    SLICE_X66Y99         FDRE                                         r  RSR/SA/data_in_1_129_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.920     2.099    RSR/SA/clk_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  RSR/SA/data_in_1_129_reg/C
                         clock pessimism             -0.257     1.842    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120     1.962    RSR/SA/data_in_1_129_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 S1S2gen/shift_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            S1S2gen/shift_reg_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.120%)  route 0.201ns (51.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.587     1.514    S1S2gen/clk_IBUF_BUFG
    SLICE_X103Y149       FDRE                                         r  S1S2gen/shift_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y149       FDRE (Prop_fdre_C_Q)         0.141     1.655 r  S1S2gen/shift_reg_reg[70]/Q
                         net (fo=1, routed)           0.201     1.856    S1S2gen/shift_reg_reg_n_0_[70]
    SLICE_X103Y150       LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  S1S2gen/shift_reg[153]_i_1/O
                         net (fo=1, routed)           0.000     1.901    S1S2gen/shift_reg[153]_i_1_n_0
    SLICE_X103Y150       FDRE                                         r  S1S2gen/shift_reg_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.854     2.034    S1S2gen/clk_IBUF_BUFG
    SLICE_X103Y150       FDRE                                         r  S1S2gen/shift_reg_reg[153]/C
                         clock pessimism             -0.252     1.782    
    SLICE_X103Y150       FDRE (Hold_fdre_C_D)         0.092     1.874    S1S2gen/shift_reg_reg[153]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 S1S2gen/S1S2_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            S1S2_dia_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.622     1.550    S1S2gen/clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  S1S2gen/S1S2_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  S1S2gen/S1S2_dout_reg[6]/Q
                         net (fo=1, routed)           0.197     1.888    ctrl_top/S1S2gen_S1S2_di[6]
    SLICE_X81Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.933 r  ctrl_top/S1S2_dia[6]_i_1/O
                         net (fo=1, routed)           0.000     1.933    ctrl_top_n_176
    SLICE_X81Y71         FDRE                                         r  S1S2_dia_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.895     2.074    clk_IBUF_BUFG
    SLICE_X81Y71         FDRE                                         r  S1S2_dia_reg[6]/C
                         clock pessimism             -0.260     1.814    
    SLICE_X81Y71         FDRE (Hold_fdre_C_D)         0.092     1.906    S1S2_dia_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 S1S2_dia_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            mem_S1S2/mem_reg_4/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.635     1.563    clk_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  S1S2_dia_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  S1S2_dia_reg[149]/Q
                         net (fo=1, routed)           0.107     1.811    mem_S1S2/dia[149]
    RAMB36_X5Y16         RAMB36E1                                     r  mem_S1S2/mem_reg_4/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.949     2.128    mem_S1S2/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  mem_S1S2/mem_reg_4/CLKARDCLK
                         clock pessimism             -0.509     1.619    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.774    mem_S1S2/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            mem_S/mem_reg_3/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.585     1.512    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y151       FDRE                                         r  gf2mz/ctrl/C_do_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDRE (Prop_fdre_C_Q)         0.141     1.653 r  gf2mz/ctrl/C_do_reg[139]/Q
                         net (fo=1, routed)           0.109     1.762    mem_S/di[139]
    RAMB18_X6Y60         RAMB18E1                                     r  mem_S/mem_reg_3/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.897     2.076    mem_S/clk_IBUF_BUFG
    RAMB18_X6Y60         RAMB18E1                                     r  mem_S/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.505     1.571    
    RAMB18_X6Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.726    mem_S/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S1S2_dia_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            mem_S1S2/mem_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.636     1.564    clk_IBUF_BUFG
    SLICE_X89Y84         FDRE                                         r  S1S2_dia_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  S1S2_dia_reg[147]/Q
                         net (fo=1, routed)           0.106     1.811    mem_S1S2/dia[147]
    RAMB36_X5Y16         RAMB36E1                                     r  mem_S1S2/mem_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.949     2.128    mem_S1S2/clk_IBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  mem_S1S2/mem_reg_4/CLKARDCLK
                         clock pessimism             -0.509     1.619    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.774    mem_S1S2/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RSR/SA/data_in_7_20_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/SA/data_in_8_20_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.254ns (50.414%)  route 0.250ns (49.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.621     1.548    RSR/SA/clk_IBUF_BUFG
    SLICE_X146Y100       FDRE                                         r  RSR/SA/data_in_7_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y100       FDRE (Prop_fdre_C_Q)         0.164     1.712 r  RSR/SA/data_in_7_20_reg/Q
                         net (fo=4, routed)           0.194     1.906    RSR/SA/AB_7_20/data_in_7_20
    SLICE_X146Y99        LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  RSR/SA/AB_7_20/data_in_8_20_i_2/O
                         net (fo=1, routed)           0.056     2.007    RSR/SA/AB_7_20/data_in_8_20_i_2_n_0
    SLICE_X146Y99        LUT4 (Prop_lut4_I0_O)        0.045     2.052 r  RSR/SA/AB_7_20/data_in_8_20_i_1/O
                         net (fo=1, routed)           0.000     2.052    RSR/SA/data_out_7_20
    SLICE_X146Y99        FDRE                                         r  RSR/SA/data_in_8_20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.963     2.142    RSR/SA/clk_IBUF_BUFG
    SLICE_X146Y99        FDRE                                         r  RSR/SA/data_in_8_20_reg/C
                         clock pessimism             -0.257     1.885    
    SLICE_X146Y99        FDRE (Hold_fdre_C_D)         0.120     2.005    RSR/SA/data_in_8_20_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 RSR/SA/op_in_8_18_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/SA/data_in_9_18_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.091%)  route 0.249ns (51.909%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.619     1.546    RSR/SA/clk_IBUF_BUFG
    SLICE_X141Y100       FDRE                                         r  RSR/SA/op_in_8_18_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.141     1.687 r  RSR/SA/op_in_8_18_reg[0]/Q
                         net (fo=3, routed)           0.138     1.825    RSR/SA/AB_8_18/Q[0]
    SLICE_X142Y99        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  RSR/SA/AB_8_18/data_in_9_18_i_2/O
                         net (fo=1, routed)           0.111     1.982    RSR/SA/AB_8_18/data_in_9_18_i_2_n_0
    SLICE_X143Y99        LUT4 (Prop_lut4_I0_O)        0.045     2.027 r  RSR/SA/AB_8_18/data_in_9_18_i_1/O
                         net (fo=1, routed)           0.000     2.027    RSR/SA/data_out_8_18
    SLICE_X143Y99        FDRE                                         r  RSR/SA/data_in_9_18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.962     2.141    RSR/SA/clk_IBUF_BUFG
    SLICE_X143Y99        FDRE                                         r  RSR/SA/data_in_9_18_reg/C
                         clock pessimism             -0.257     1.884    
    SLICE_X143Y99        FDRE (Hold_fdre_C_D)         0.091     1.975    RSR/SA/data_in_9_18_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 RSR/SA/data_in_4_128_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            RSR/SA/pivot_in_4_129_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.077%)  route 0.276ns (56.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.617     1.544    RSR/SA/clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  RSR/SA/data_in_4_128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.164     1.708 r  RSR/SA/data_in_4_128_reg/Q
                         net (fo=4, routed)           0.276     1.985    RSR/SA/AB_4_128/data_in_4_128
    SLICE_X33Y98         LUT6 (Prop_lut6_I2_O)        0.045     2.030 r  RSR/SA/AB_4_128/pivot_in_4_129_i_1/O
                         net (fo=1, routed)           0.000     2.030    RSR/SA/pivot_out_4_128
    SLICE_X33Y98         FDRE                                         r  RSR/SA/pivot_in_4_129_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.962     2.141    RSR/SA/clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  RSR/SA/pivot_in_4_129_reg/C
                         clock pessimism             -0.257     1.884    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     1.976    RSR/SA/pivot_in_4_129_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            mem_S/mem_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.833%)  route 0.148ns (51.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.581     1.508    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X101Y156       FDRE                                         r  gf2mz/ctrl/C_do_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDRE (Prop_fdre_C_Q)         0.141     1.649 r  gf2mz/ctrl/C_do_reg[144]/Q
                         net (fo=1, routed)           0.148     1.797    mem_S/di[144]
    RAMB18_X6Y62         RAMB18E1                                     r  mem_S/mem_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=27772, routed)       0.895     2.074    mem_S/clk_IBUF_BUFG
    RAMB18_X6Y62         RAMB18E1                                     r  mem_S/mem_reg_4/CLKARDCLK
                         clock pessimism             -0.485     1.589    
    RAMB18_X6Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.744    mem_S/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.714       2.770      RAMB18_X6Y64   mem_S/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.714       2.770      RAMB18_X6Y64   mem_S/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.714       2.770      RAMB18_X6Y60   mem_S/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.714       2.770      RAMB18_X6Y60   mem_S/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.714       2.770      RAMB36_X6Y36   mem_x/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.714       2.770      RAMB36_X6Y36   mem_x/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.714       2.770      RAMB18_X6Y62   mem_S/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.714       2.770      RAMB18_X6Y62   mem_S/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.714       2.770      RAMB36_X7Y34   mem_x/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.714       2.770      RAMB36_X7Y34   mem_x/mem_reg_10/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X80Y109  mem_finv/mem_reg_0_7_71_71/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X80Y109  mem_finv/mem_reg_0_7_72_72/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X80Y109  mem_finv/mem_reg_0_7_73_73/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X80Y109  mem_finv/mem_reg_0_7_74_74/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y107  mem_finv/mem_reg_0_7_39_39/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y107  mem_finv/mem_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y107  mem_finv/mem_reg_0_7_40_40/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y107  mem_finv/mem_reg_0_7_41_41/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X88Y107  mem_finv/mem_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X88Y107  mem_finv/mem_reg_0_7_50_50/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y105  mem_finv/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y105  mem_finv/mem_reg_0_7_32_32/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y105  mem_finv/mem_reg_0_7_33_33/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y105  mem_finv/mem_reg_0_7_34_34/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y106  mem_finv/mem_reg_0_7_35_35/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y106  mem_finv/mem_reg_0_7_36_36/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y106  mem_finv/mem_reg_0_7_37_37/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X98Y106  mem_finv/mem_reg_0_7_38_38/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X96Y104  mem_finv/mem_reg_0_7_42_42/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.857       1.607      SLICE_X96Y104  mem_finv/mem_reg_0_7_43_43/SP/CLK



