
AVRASM ver. 2.1.30  D:\projectschool _c\paj92\Debug\List\paj92.asm Fri Dec 17 17:57:35 2021

D:\projectschool _c\paj92\Debug\List\paj92.asm(1086): warning: Register r4 already defined by the .DEF directive
D:\projectschool _c\paj92\Debug\List\paj92.asm(1087): warning: Register r5 already defined by the .DEF directive
D:\projectschool _c\paj92\Debug\List\paj92.asm(1088): warning: Register r7 already defined by the .DEF directive
D:\projectschool _c\paj92\Debug\List\paj92.asm(1089): warning: Register r6 already defined by the .DEF directive
D:\projectschool _c\paj92\Debug\List\paj92.asm(1090): warning: Register r9 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 1/000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R4
                 	.DEF _a_msb=R5
                 	.DEF __lcd_x=R7
                 	.DEF __lcd_y=R6
                 	.DEF __lcd_maxx=R9
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c023      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G101:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G101:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
00001c 3025
00001d 6432
D:\projectschool _c\paj92\Debug\List\paj92.asm(1126): warning: .cseg .db misalignment - padding zero byte
00001e 0000      	.DB  0x25,0x30,0x32,0x64,0x0
                 _0x2000003:
00001f c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000020 0002      	.DW  0x02
000021 0166      	.DW  __base_y_G100
000022 003e      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000023 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000024 94f8      	CLI
000025 27ee      	CLR  R30
000026 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000027 e0f1      	LDI  R31,1
000028 bffb      	OUT  GICR,R31
000029 bfeb      	OUT  GICR,R30
00002a bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00002b e08d      	LDI  R24,(14-2)+1
00002c e0a2      	LDI  R26,2
00002d 27bb      	CLR  R27
                 __CLEAR_REG:
00002e 93ed      	ST   X+,R30
00002f 958a      	DEC  R24
000030 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000031 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000032 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000033 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000034 93ed      	ST   X+,R30
000035 9701      	SBIW R24,1
000036 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000037 e4e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000038 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000039 9185      	LPM  R24,Z+
00003a 9195      	LPM  R25,Z+
00003b 9700      	SBIW R24,0
00003c f061      	BREQ __GLOBAL_INI_END
00003d 91a5      	LPM  R26,Z+
00003e 91b5      	LPM  R27,Z+
00003f 9005      	LPM  R0,Z+
000040 9015      	LPM  R1,Z+
000041 01bf      	MOVW R22,R30
000042 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000043 9005      	LPM  R0,Z+
000044 920d      	ST   X+,R0
000045 9701      	SBIW R24,1
000046 f7e1      	BRNE __GLOBAL_INI_LOOP
000047 01fb      	MOVW R30,R22
000048 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000049 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00004a bfed      	OUT  SPL,R30
00004b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00004c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00004d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00004e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00004f c00e      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 15/12/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <stdio.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Voltage Reference: Int., cap. on AREF
                 ;#define ADC_VREF_TYPE ((1<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;char s[6];
                 ;unsigned int a;
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0029 {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 002A ADMUX=adc_input | ADC_VREF_TYPE;
000050 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000051 81e8      	LD   R30,Y
000052 6ce0      	ORI  R30,LOW(0xC0)
000053 b9e7      	OUT  0x7,R30
                 ; 0000 002B // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002C delay_us(10);
                +
000054 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
000055 958a     +DEC R24
000056 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 002D // Start the AD conversion
                 ; 0000 002E ADCSRA|=(1<<ADSC);
000057 9a36      	SBI  0x6,6
                 ; 0000 002F // Wait for the AD conversion to complete
                 ; 0000 0030 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
000058 9b34      	SBIS 0x6,4
000059 cffe      	RJMP _0x3
                 ; 0000 0031 ADCSRA|=(1<<ADIF);
00005a 9a34      	SBI  0x6,4
                 ; 0000 0032 return ADCW;
00005b b1e4      	IN   R30,0x4
00005c b1f5      	IN   R31,0x4+1
00005d c0bf      	RJMP _0x2080002
                 ; 0000 0033 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0036 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0037 // Declare your local variables here
                 ; 0000 0038 
                 ; 0000 0039 // Input/Output Ports initialization
                 ; 0000 003A // Port B initialization
                 ; 0000 003B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003C DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00005e e0e0      	LDI  R30,LOW(0)
00005f bbe7      	OUT  0x17,R30
                 ; 0000 003D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003E PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000060 bbe8      	OUT  0x18,R30
                 ; 0000 003F 
                 ; 0000 0040 // Port C initialization
                 ; 0000 0041 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0042 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000061 bbe4      	OUT  0x14,R30
                 ; 0000 0043 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0044 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000062 bbe5      	OUT  0x15,R30
                 ; 0000 0045 
                 ; 0000 0046 // Port D initialization
                 ; 0000 0047 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0048 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000063 bbe1      	OUT  0x11,R30
                 ; 0000 0049 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004A PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000064 bbe2      	OUT  0x12,R30
                 ; 0000 004B 
                 ; 0000 004C // Timer/Counter 0 initialization
                 ; 0000 004D // Clock source: System Clock
                 ; 0000 004E // Clock value: Timer 0 Stopped
                 ; 0000 004F TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
000065 bfe3      	OUT  0x33,R30
                 ; 0000 0050 TCNT0=0x00;
000066 bfe2      	OUT  0x32,R30
                 ; 0000 0051 
                 ; 0000 0052 // Timer/Counter 1 initialization
                 ; 0000 0053 // Clock source: System Clock
                 ; 0000 0054 // Clock value: Timer1 Stopped
                 ; 0000 0055 // Mode: Normal top=0xFFFF
                 ; 0000 0056 // OC1A output: Disconnected
                 ; 0000 0057 // OC1B output: Disconnected
                 ; 0000 0058 // Noise Canceler: Off
                 ; 0000 0059 // Input Capture on Falling Edge
                 ; 0000 005A // Timer1 Overflow Interrupt: Off
                 ; 0000 005B // Input Capture Interrupt: Off
                 ; 0000 005C // Compare A Match Interrupt: Off
                 ; 0000 005D // Compare B Match Interrupt: Off
                 ; 0000 005E TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000067 bdef      	OUT  0x2F,R30
                 ; 0000 005F TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000068 bdee      	OUT  0x2E,R30
                 ; 0000 0060 TCNT1H=0x00;
000069 bded      	OUT  0x2D,R30
                 ; 0000 0061 TCNT1L=0x00;
00006a bdec      	OUT  0x2C,R30
                 ; 0000 0062 ICR1H=0x00;
00006b bde7      	OUT  0x27,R30
                 ; 0000 0063 ICR1L=0x00;
00006c bde6      	OUT  0x26,R30
                 ; 0000 0064 OCR1AH=0x00;
00006d bdeb      	OUT  0x2B,R30
                 ; 0000 0065 OCR1AL=0x00;
00006e bdea      	OUT  0x2A,R30
                 ; 0000 0066 OCR1BH=0x00;
00006f bde9      	OUT  0x29,R30
                 ; 0000 0067 OCR1BL=0x00;
000070 bde8      	OUT  0x28,R30
                 ; 0000 0068 
                 ; 0000 0069 // Timer/Counter 2 initialization
                 ; 0000 006A // Clock source: System Clock
                 ; 0000 006B // Clock value: Timer2 Stopped
                 ; 0000 006C // Mode: Normal top=0xFF
                 ; 0000 006D // OC2 output: Disconnected
                 ; 0000 006E ASSR=0<<AS2;
000071 bde2      	OUT  0x22,R30
                 ; 0000 006F TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000072 bde5      	OUT  0x25,R30
                 ; 0000 0070 TCNT2=0x00;
000073 bde4      	OUT  0x24,R30
                 ; 0000 0071 OCR2=0x00;
000074 bde3      	OUT  0x23,R30
                 ; 0000 0072 
                 ; 0000 0073 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0074 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
000075 bfe9      	OUT  0x39,R30
                 ; 0000 0075 
                 ; 0000 0076 // External Interrupt(s) initialization
                 ; 0000 0077 // INT0: Off
                 ; 0000 0078 // INT1: Off
                 ; 0000 0079 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000076 bfe5      	OUT  0x35,R30
                 ; 0000 007A 
                 ; 0000 007B // USART initialization
                 ; 0000 007C // USART disabled
                 ; 0000 007D UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000077 b9ea      	OUT  0xA,R30
                 ; 0000 007E 
                 ; 0000 007F // Analog Comparator initialization
                 ; 0000 0080 // Analog Comparator: Off
                 ; 0000 0081 // The Analog Comparator's positive input is
                 ; 0000 0082 // connected to the AIN0 pin
                 ; 0000 0083 // The Analog Comparator's negative input is
                 ; 0000 0084 // connected to the AIN1 pin
                 ; 0000 0085 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000078 e8e0      	LDI  R30,LOW(128)
000079 b9e8      	OUT  0x8,R30
                 ; 0000 0086 
                 ; 0000 0087 // ADC initialization
                 ; 0000 0088 // ADC Clock frequency: 125/000 kHz
                 ; 0000 0089 // ADC Voltage Reference: Int., cap. on AREF
                 ; 0000 008A ADMUX=ADC_VREF_TYPE;
00007a ece0      	LDI  R30,LOW(192)
00007b b9e7      	OUT  0x7,R30
                 ; 0000 008B ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00007c e8e3      	LDI  R30,LOW(131)
00007d b9e6      	OUT  0x6,R30
                 ; 0000 008C SFIOR=(0<<ACME);
00007e e0e0      	LDI  R30,LOW(0)
00007f bfe0      	OUT  0x30,R30
                 ; 0000 008D 
                 ; 0000 008E // SPI initialization
                 ; 0000 008F // SPI disabled
                 ; 0000 0090 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000080 b9ed      	OUT  0xD,R30
                 ; 0000 0091 
                 ; 0000 0092 // TWI initialization
                 ; 0000 0093 // TWI disabled
                 ; 0000 0094 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000081 bfe6      	OUT  0x36,R30
                 ; 0000 0095 
                 ; 0000 0096 // Alphanumeric LCD initialization
                 ; 0000 0097 // Connections are specified in the
                 ; 0000 0098 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0099 // RS - PORTD Bit 0
                 ; 0000 009A // RD - PORTD Bit 1
                 ; 0000 009B // EN - PORTD Bit 2
                 ; 0000 009C // D4 - PORTD Bit 4
                 ; 0000 009D // D5 - PORTD Bit 5
                 ; 0000 009E // D6 - PORTD Bit 6
                 ; 0000 009F // D7 - PORTD Bit 7
                 ; 0000 00A0 // Characters/line: 8
                 ; 0000 00A1 lcd_init(16);
000082 e1a0      	LDI  R26,LOW(16)
000083 d072      	RCALL _lcd_init
                 ; 0000 00A2 
                 ; 0000 00A3 while (1)
                 _0x6:
                 ; 0000 00A4       {
                 ; 0000 00A5       a=read_adc(0);
000084 e0a0      	LDI  R26,LOW(0)
000085 dfca      	RCALL _read_adc
000086 012f      	MOVW R4,R30
                 ; 0000 00A6       sprintf (s,"%02d",a);
000087 e6e0      	LDI  R30,LOW(_s)
000088 e0f1      	LDI  R31,HIGH(_s)
000089 d21c      	RCALL SUBOPT_0x0
                +
00008a e3e8     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
00008b e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
00008c d219      	RCALL SUBOPT_0x0
00008d 01f2      	MOVW R30,R4
00008e 2766      	CLR  R22
00008f 2777      	CLR  R23
000090 d278      	RCALL __PUTPARD1
000091 e084      	LDI  R24,4
000092 d1d2      	RCALL _sprintf
000093 9628      	ADIW R28,8
                 ; 0000 00A7       lcd_gotoxy(0,0);
000094 e0e0      	LDI  R30,LOW(0)
000095 93ea      	ST   -Y,R30
000096 e0a0      	LDI  R26,LOW(0)
000097 d023      	RCALL _lcd_gotoxy
                 ; 0000 00A8       lcd_clear();
000098 d02f      	RCALL _lcd_clear
                 ; 0000 00A9       lcd_puts(s);
000099 e6a0      	LDI  R26,LOW(_s)
00009a e0b1      	LDI  R27,HIGH(_s)
00009b d04a      	RCALL _lcd_puts
                 ; 0000 00AA       delay_ms(500);
00009c efa4      	LDI  R26,LOW(500)
00009d e0b1      	LDI  R27,HIGH(500)
00009e d250      	RCALL _delay_ms
                 ; 0000 00AB 
                 ; 0000 00AC       }
00009f cfe4      	RJMP _0x6
                 ; 0000 00AD }
                 _0x9:
0000a0 cfff      	RJMP _0x9
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000a1 93aa      	ST   -Y,R26
0000a2 b3e2      	IN   R30,0x12
0000a3 70ef      	ANDI R30,LOW(0xF)
0000a4 2fae      	MOV  R26,R30
0000a5 81e8      	LD   R30,Y
0000a6 7fe0      	ANDI R30,LOW(0xF0)
0000a7 2bea      	OR   R30,R26
0000a8 bbe2      	OUT  0x12,R30
0000a9 d1ff      	RCALL SUBOPT_0x1
0000aa 9a92      	SBI  0x12,2
0000ab d1fd      	RCALL SUBOPT_0x1
0000ac 9892      	CBI  0x12,2
0000ad d1fb      	RCALL SUBOPT_0x1
0000ae c06e      	RJMP _0x2080002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000af 93aa      	ST   -Y,R26
0000b0 81a8      	LD   R26,Y
0000b1 dfef      	RCALL __lcd_write_nibble_G100
0000b2 81e8          ld    r30,y
0000b3 95e2          swap  r30
0000b4 83e8          st    y,r30
0000b5 81a8      	LD   R26,Y
0000b6 dfea      	RCALL __lcd_write_nibble_G100
                +
0000b7 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0000b8 958a     +DEC R24
0000b9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0000ba c062      	RJMP _0x2080002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0000bb 93aa      	ST   -Y,R26
0000bc 81e8      	LD   R30,Y
0000bd e0f0      	LDI  R31,0
0000be 59ea      	SUBI R30,LOW(-__base_y_G100)
0000bf 4ffe      	SBCI R31,HIGH(-__base_y_G100)
0000c0 81e0      	LD   R30,Z
0000c1 81a9      	LDD  R26,Y+1
0000c2 0fae      	ADD  R26,R30
0000c3 dfeb      	RCALL __lcd_write_data
0000c4 8079      	LDD  R7,Y+1
0000c5 8068      	LDD  R6,Y+0
0000c6 9622      	ADIW R28,2
0000c7 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000c8 e0a2      	LDI  R26,LOW(2)
0000c9 d1e3      	RCALL SUBOPT_0x2
0000ca e0ac      	LDI  R26,LOW(12)
0000cb dfe3      	RCALL __lcd_write_data
0000cc e0a1      	LDI  R26,LOW(1)
0000cd d1df      	RCALL SUBOPT_0x2
0000ce e0e0      	LDI  R30,LOW(0)
0000cf 2e6e      	MOV  R6,R30
0000d0 2e7e      	MOV  R7,R30
0000d1 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0000d2 93aa      	ST   -Y,R26
0000d3 81a8      	LD   R26,Y
0000d4 30aa      	CPI  R26,LOW(0xA)
0000d5 f011      	BREQ _0x2000005
0000d6 1479      	CP   R7,R9
0000d7 f040      	BRLO _0x2000004
                 _0x2000005:
0000d8 e0e0      	LDI  R30,LOW(0)
0000d9 93ea      	ST   -Y,R30
0000da 9463      	INC  R6
0000db 2da6      	MOV  R26,R6
0000dc dfde      	RCALL _lcd_gotoxy
0000dd 81a8      	LD   R26,Y
0000de 30aa      	CPI  R26,LOW(0xA)
0000df f1e9      	BREQ _0x2080002
                 _0x2000004:
0000e0 9473      	INC  R7
0000e1 9a90      	SBI  0x12,0
0000e2 81a8      	LD   R26,Y
0000e3 dfcb      	RCALL __lcd_write_data
0000e4 9890      	CBI  0x12,0
0000e5 c037      	RJMP _0x2080002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0000e6 d1ca      	RCALL SUBOPT_0x3
0000e7 931a      	ST   -Y,R17
                 _0x2000008:
0000e8 81a9      	LDD  R26,Y+1
0000e9 81ba      	LDD  R27,Y+1+1
0000ea 91ed      	LD   R30,X+
0000eb 83a9      	STD  Y+1,R26
0000ec 83ba      	STD  Y+1+1,R27
0000ed 2f1e      	MOV  R17,R30
0000ee 30e0      	CPI  R30,0
0000ef f019      	BREQ _0x200000A
0000f0 2fa1      	MOV  R26,R17
0000f1 dfe0      	RCALL _lcd_putchar
0000f2 cff5      	RJMP _0x2000008
                 _0x200000A:
0000f3 8118      	LDD  R17,Y+0
0000f4 9623      	ADIW R28,3
0000f5 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0000f6 93aa      	ST   -Y,R26
0000f7 b3e1      	IN   R30,0x11
0000f8 6fe0      	ORI  R30,LOW(0xF0)
0000f9 bbe1      	OUT  0x11,R30
0000fa 9a8a      	SBI  0x11,2
0000fb 9a88      	SBI  0x11,0
0000fc 9a89      	SBI  0x11,1
0000fd 9892      	CBI  0x12,2
0000fe 9890      	CBI  0x12,0
0000ff 9891      	CBI  0x12,1
000100 8098      	LDD  R9,Y+0
000101 81e8      	LD   R30,Y
000102 58e0      	SUBI R30,-LOW(128)
                +
000103 93e0 0168+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000105 81e8      	LD   R30,Y
000106 54e0      	SUBI R30,-LOW(192)
                +
000107 93e0 0169+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000109 e1a4      	LDI  R26,LOW(20)
00010a e0b0      	LDI  R27,0
00010b d1e3      	RCALL _delay_ms
00010c d1a7      	RCALL SUBOPT_0x4
00010d d1a6      	RCALL SUBOPT_0x4
00010e d1a5      	RCALL SUBOPT_0x4
00010f e2a0      	LDI  R26,LOW(32)
000110 df90      	RCALL __lcd_write_nibble_G100
                +
000111 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
000112 958a     +DEC R24
000113 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
000114 e2a8      	LDI  R26,LOW(40)
000115 df99      	RCALL __lcd_write_data
000116 e0a4      	LDI  R26,LOW(4)
000117 df97      	RCALL __lcd_write_data
000118 e8a5      	LDI  R26,LOW(133)
000119 df95      	RCALL __lcd_write_data
00011a e0a6      	LDI  R26,LOW(6)
00011b df93      	RCALL __lcd_write_data
00011c dfab      	RCALL _lcd_clear
                 _0x2080002:
00011d 9621      	ADIW R28,1
00011e 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
00011f d191      	RCALL SUBOPT_0x3
000120 d1f1      	RCALL __SAVELOCR2
000121 d198      	RCALL SUBOPT_0x5
000122 9612      	ADIW R26,2
000123 d1dd      	RCALL __GETW1P
000124 9730      	SBIW R30,0
000125 f0f1      	BREQ _0x2020010
000126 d193      	RCALL SUBOPT_0x5
000127 d195      	RCALL SUBOPT_0x6
000128 018f      	MOVW R16,R30
000129 9730      	SBIW R30,0
00012a f061      	BREQ _0x2020012
                +
00012b 3002     +CPI R16 , LOW ( 2 )
00012c e0e0     +LDI R30 , HIGH ( 2 )
00012d 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00012e f070      	BRLO _0x2020013
00012f 01f8      	MOVW R30,R16
000130 9731      	SBIW R30,1
000131 018f      	MOVW R16,R30
                +
000132 81aa     +LDD R26 , Y + 2
000133 81bb     +LDD R27 , Y + 2 + 1
000134 9614     +ADIW R26 , 4
000135 93ed     +ST X + , R30
000136 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
000137 d182      	RCALL SUBOPT_0x5
000138 9612      	ADIW R26,2
000139 d186      	RCALL SUBOPT_0x7
00013a 9731      	SBIW R30,1
00013b 81ac      	LDD  R26,Y+4
00013c 83a0      	STD  Z+0,R26
                 _0x2020013:
00013d d17c      	RCALL SUBOPT_0x5
00013e d1c2      	RCALL __GETW1P
00013f 23ff      	TST  R31
000140 f012      	BRMI _0x2020014
000141 d178      	RCALL SUBOPT_0x5
000142 d17d      	RCALL SUBOPT_0x7
                 _0x2020014:
000143 c005      	RJMP _0x2020015
                 _0x2020010:
000144 d175      	RCALL SUBOPT_0x5
000145 efef      	LDI  R30,LOW(65535)
000146 efff      	LDI  R31,HIGH(65535)
000147 93ed      	ST   X+,R30
000148 93fc      	ST   X,R31
                 _0x2020015:
000149 d1cf      	RCALL __LOADLOCR2
00014a 9625      	ADIW R28,5
00014b 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
00014c d164      	RCALL SUBOPT_0x3
00014d 9726      	SBIW R28,6
00014e d1bf      	RCALL __SAVELOCR6
00014f e010      	LDI  R17,0
000150 85ac      	LDD  R26,Y+12
000151 85bd      	LDD  R27,Y+12+1
000152 e0e0      	LDI  R30,LOW(0)
000153 e0f0      	LDI  R31,HIGH(0)
000154 93ed      	ST   X+,R30
000155 93fc      	ST   X,R31
                 _0x2020016:
000156 89ea      	LDD  R30,Y+18
000157 89fb      	LDD  R31,Y+18+1
000158 9631      	ADIW R30,1
000159 8bea      	STD  Y+18,R30
00015a 8bfb      	STD  Y+18+1,R31
00015b 9731      	SBIW R30,1
00015c 91e4      	LPM  R30,Z
00015d 2f2e      	MOV  R18,R30
00015e 30e0      	CPI  R30,0
00015f f409      	BRNE PC+2
000160 c0fe      	RJMP _0x2020018
000161 2fe1      	MOV  R30,R17
000162 30e0      	CPI  R30,0
000163 f431      	BRNE _0x202001C
000164 3225      	CPI  R18,37
000165 f411      	BRNE _0x202001D
000166 e011      	LDI  R17,LOW(1)
000167 c001      	RJMP _0x202001E
                 _0x202001D:
000168 d15d      	RCALL SUBOPT_0x8
                 _0x202001E:
000169 c0f4      	RJMP _0x202001B
                 _0x202001C:
00016a 30e1      	CPI  R30,LOW(0x1)
00016b f4a1      	BRNE _0x202001F
00016c 3225      	CPI  R18,37
00016d f411      	BRNE _0x2020020
00016e d157      	RCALL SUBOPT_0x8
00016f c0ed      	RJMP _0x20200CC
                 _0x2020020:
000170 e012      	LDI  R17,LOW(2)
000171 e040      	LDI  R20,LOW(0)
000172 e000      	LDI  R16,LOW(0)
000173 322d      	CPI  R18,45
000174 f411      	BRNE _0x2020021
000175 e001      	LDI  R16,LOW(1)
000176 c0e7      	RJMP _0x202001B
                 _0x2020021:
000177 322b      	CPI  R18,43
000178 f411      	BRNE _0x2020022
000179 e24b      	LDI  R20,LOW(43)
00017a c0e3      	RJMP _0x202001B
                 _0x2020022:
00017b 3220      	CPI  R18,32
00017c f411      	BRNE _0x2020023
00017d e240      	LDI  R20,LOW(32)
00017e c0df      	RJMP _0x202001B
                 _0x2020023:
00017f c002      	RJMP _0x2020024
                 _0x202001F:
000180 30e2      	CPI  R30,LOW(0x2)
000181 f439      	BRNE _0x2020025
                 _0x2020024:
000182 e050      	LDI  R21,LOW(0)
000183 e013      	LDI  R17,LOW(3)
000184 3320      	CPI  R18,48
000185 f411      	BRNE _0x2020026
000186 6800      	ORI  R16,LOW(128)
000187 c0d6      	RJMP _0x202001B
                 _0x2020026:
000188 c003      	RJMP _0x2020027
                 _0x2020025:
000189 30e3      	CPI  R30,LOW(0x3)
00018a f009      	BREQ PC+2
00018b c0d2      	RJMP _0x202001B
                 _0x2020027:
00018c 3320      	CPI  R18,48
00018d f010      	BRLO _0x202002A
00018e 332a      	CPI  R18,58
00018f f008      	BRLO _0x202002B
                 _0x202002A:
000190 c007      	RJMP _0x2020029
                 _0x202002B:
000191 e0aa      	LDI  R26,LOW(10)
000192 9f5a      	MUL  R21,R26
000193 2d50      	MOV  R21,R0
000194 2fe2      	MOV  R30,R18
000195 53e0      	SUBI R30,LOW(48)
000196 0f5e      	ADD  R21,R30
000197 c0c6      	RJMP _0x202001B
                 _0x2020029:
000198 2fe2      	MOV  R30,R18
000199 36e3      	CPI  R30,LOW(0x63)
00019a f439      	BRNE _0x202002F
00019b d131      	RCALL SUBOPT_0x9
00019c d133      	RCALL SUBOPT_0xA
00019d d12f      	RCALL SUBOPT_0x9
00019e 81a4      	LDD  R26,Z+4
00019f 93aa      	ST   -Y,R26
0001a0 d133      	RCALL SUBOPT_0xB
0001a1 c0bb      	RJMP _0x2020030
                 _0x202002F:
0001a2 37e3      	CPI  R30,LOW(0x73)
0001a3 f431      	BRNE _0x2020032
0001a4 d135      	RCALL SUBOPT_0xC
0001a5 d136      	RCALL SUBOPT_0xD
0001a6 d138      	RCALL SUBOPT_0xE
0001a7 d0e7      	RCALL _strlen
0001a8 2f1e      	MOV  R17,R30
0001a9 c008      	RJMP _0x2020033
                 _0x2020032:
0001aa 37e0      	CPI  R30,LOW(0x70)
0001ab f451      	BRNE _0x2020035
0001ac d12d      	RCALL SUBOPT_0xC
0001ad d12e      	RCALL SUBOPT_0xD
0001ae d130      	RCALL SUBOPT_0xE
0001af d0ea      	RCALL _strlenf
0001b0 2f1e      	MOV  R17,R30
0001b1 6008      	ORI  R16,LOW(8)
                 _0x2020033:
0001b2 6002      	ORI  R16,LOW(2)
0001b3 770f      	ANDI R16,LOW(127)
0001b4 e030      	LDI  R19,LOW(0)
0001b5 c02e      	RJMP _0x2020036
                 _0x2020035:
0001b6 36e4      	CPI  R30,LOW(0x64)
0001b7 f011      	BREQ _0x2020039
0001b8 36e9      	CPI  R30,LOW(0x69)
0001b9 f411      	BRNE _0x202003A
                 _0x2020039:
0001ba 6004      	ORI  R16,LOW(4)
0001bb c002      	RJMP _0x202003B
                 _0x202003A:
0001bc 37e5      	CPI  R30,LOW(0x75)
0001bd f429      	BRNE _0x202003C
                 _0x202003B:
0001be e2e6      	LDI  R30,LOW(_tbl10_G101*2)
0001bf e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
0001c0 d123      	RCALL SUBOPT_0xF
0001c1 e015      	LDI  R17,LOW(5)
0001c2 c00b      	RJMP _0x202003D
                 _0x202003C:
0001c3 35e8      	CPI  R30,LOW(0x58)
0001c4 f411      	BRNE _0x202003F
0001c5 6008      	ORI  R16,LOW(8)
0001c6 c003      	RJMP _0x2020040
                 _0x202003F:
0001c7 37e8      	CPI  R30,LOW(0x78)
0001c8 f009      	BREQ PC+2
0001c9 c093      	RJMP _0x2020071
                 _0x2020040:
0001ca e3e0      	LDI  R30,LOW(_tbl16_G101*2)
0001cb e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
0001cc d117      	RCALL SUBOPT_0xF
0001cd e014      	LDI  R17,LOW(4)
                 _0x202003D:
0001ce ff02      	SBRS R16,2
0001cf c011      	RJMP _0x2020042
0001d0 d109      	RCALL SUBOPT_0xC
0001d1 d10a      	RCALL SUBOPT_0xD
0001d2 d114      	RCALL SUBOPT_0x10
0001d3 85ab      	LDD  R26,Y+11
0001d4 23aa      	TST  R26
0001d5 f42a      	BRPL _0x2020043
0001d6 85ea      	LDD  R30,Y+10
0001d7 85fb      	LDD  R31,Y+10+1
0001d8 d124      	RCALL __ANEGW1
0001d9 d10d      	RCALL SUBOPT_0x10
0001da e24d      	LDI  R20,LOW(45)
                 _0x2020043:
0001db 3040      	CPI  R20,0
0001dc f011      	BREQ _0x2020044
0001dd 5f1f      	SUBI R17,-LOW(1)
0001de c001      	RJMP _0x2020045
                 _0x2020044:
0001df 7f0b      	ANDI R16,LOW(251)
                 _0x2020045:
0001e0 c003      	RJMP _0x2020046
                 _0x2020042:
0001e1 d0f8      	RCALL SUBOPT_0xC
0001e2 d0f9      	RCALL SUBOPT_0xD
0001e3 d103      	RCALL SUBOPT_0x10
                 _0x2020046:
                 _0x2020036:
0001e4 fd00      	SBRC R16,0
0001e5 c010      	RJMP _0x2020047
                 _0x2020048:
0001e6 1715      	CP   R17,R21
0001e7 f470      	BRSH _0x202004A
0001e8 ff07      	SBRS R16,7
0001e9 c008      	RJMP _0x202004B
0001ea ff02      	SBRS R16,2
0001eb c004      	RJMP _0x202004C
0001ec 7f0b      	ANDI R16,LOW(251)
0001ed 2f24      	MOV  R18,R20
0001ee 5011      	SUBI R17,LOW(1)
0001ef c001      	RJMP _0x202004D
                 _0x202004C:
0001f0 e320      	LDI  R18,LOW(48)
                 _0x202004D:
0001f1 c001      	RJMP _0x202004E
                 _0x202004B:
0001f2 e220      	LDI  R18,LOW(32)
                 _0x202004E:
0001f3 d0d2      	RCALL SUBOPT_0x8
0001f4 5051      	SUBI R21,LOW(1)
0001f5 cff0      	RJMP _0x2020048
                 _0x202004A:
                 _0x2020047:
0001f6 2f31      	MOV  R19,R17
0001f7 ff01      	SBRS R16,1
0001f8 c015      	RJMP _0x202004F
                 _0x2020050:
0001f9 3030      	CPI  R19,0
0001fa f091      	BREQ _0x2020052
0001fb ff03      	SBRS R16,3
0001fc c005      	RJMP _0x2020053
0001fd 81ee      	LDD  R30,Y+6
0001fe 81ff      	LDD  R31,Y+6+1
0001ff 9125      	LPM  R18,Z+
000200 d0e3      	RCALL SUBOPT_0xF
000201 c005      	RJMP _0x2020054
                 _0x2020053:
000202 81ae      	LDD  R26,Y+6
000203 81bf      	LDD  R27,Y+6+1
000204 912d      	LD   R18,X+
000205 83ae      	STD  Y+6,R26
000206 83bf      	STD  Y+6+1,R27
                 _0x2020054:
000207 d0be      	RCALL SUBOPT_0x8
000208 3050      	CPI  R21,0
000209 f009      	BREQ _0x2020055
00020a 5051      	SUBI R21,LOW(1)
                 _0x2020055:
00020b 5031      	SUBI R19,LOW(1)
00020c cfec      	RJMP _0x2020050
                 _0x2020052:
00020d c046      	RJMP _0x2020056
                 _0x202004F:
                 _0x2020058:
00020e e320      	LDI  R18,LOW(48)
00020f 81ee      	LDD  R30,Y+6
000210 81ff      	LDD  R31,Y+6+1
000211 d0f3      	RCALL __GETW1PF
000212 87e8      	STD  Y+8,R30
000213 87f9      	STD  Y+8+1,R31
000214 81ee      	LDD  R30,Y+6
000215 81ff      	LDD  R31,Y+6+1
000216 9632      	ADIW R30,2
000217 d0cc      	RCALL SUBOPT_0xF
                 _0x202005A:
000218 85e8      	LDD  R30,Y+8
000219 85f9      	LDD  R31,Y+8+1
00021a 85aa      	LDD  R26,Y+10
00021b 85bb      	LDD  R27,Y+10+1
00021c 17ae      	CP   R26,R30
00021d 07bf      	CPC  R27,R31
00021e f048      	BRLO _0x202005C
00021f 5f2f      	SUBI R18,-LOW(1)
000220 85a8      	LDD  R26,Y+8
000221 85b9      	LDD  R27,Y+8+1
000222 85ea      	LDD  R30,Y+10
000223 85fb      	LDD  R31,Y+10+1
000224 1bea      	SUB  R30,R26
000225 0bfb      	SBC  R31,R27
000226 d0c0      	RCALL SUBOPT_0x10
000227 cff0      	RJMP _0x202005A
                 _0x202005C:
000228 332a      	CPI  R18,58
000229 f028      	BRLO _0x202005D
00022a ff03      	SBRS R16,3
00022b c002      	RJMP _0x202005E
00022c 5f29      	SUBI R18,-LOW(7)
00022d c001      	RJMP _0x202005F
                 _0x202005E:
00022e 5d29      	SUBI R18,-LOW(39)
                 _0x202005F:
                 _0x202005D:
00022f fd04      	SBRC R16,4
000230 c019      	RJMP _0x2020061
000231 3321      	CPI  R18,49
000232 f420      	BRSH _0x2020063
000233 85a8      	LDD  R26,Y+8
000234 85b9      	LDD  R27,Y+8+1
000235 9711      	SBIW R26,1
000236 f409      	BRNE _0x2020062
                 _0x2020063:
000237 c009      	RJMP _0x20200CD
                 _0x2020062:
000238 1753      	CP   R21,R19
000239 f010      	BRLO _0x2020067
00023a ff00      	SBRS R16,0
00023b c001      	RJMP _0x2020068
                 _0x2020067:
00023c c011      	RJMP _0x2020066
                 _0x2020068:
00023d e220      	LDI  R18,LOW(32)
00023e ff07      	SBRS R16,7
00023f c00a      	RJMP _0x2020069
000240 e320      	LDI  R18,LOW(48)
                 _0x20200CD:
000241 6100      	ORI  R16,LOW(16)
000242 ff02      	SBRS R16,2
000243 c006      	RJMP _0x202006A
000244 7f0b      	ANDI R16,LOW(251)
000245 934a      	ST   -Y,R20
000246 d08d      	RCALL SUBOPT_0xB
000247 3050      	CPI  R21,0
000248 f009      	BREQ _0x202006B
000249 5051      	SUBI R21,LOW(1)
                 _0x202006B:
                 _0x202006A:
                 _0x2020069:
                 _0x2020061:
00024a d07b      	RCALL SUBOPT_0x8
00024b 3050      	CPI  R21,0
00024c f009      	BREQ _0x202006C
00024d 5051      	SUBI R21,LOW(1)
                 _0x202006C:
                 _0x2020066:
00024e 5031      	SUBI R19,LOW(1)
00024f 85a8      	LDD  R26,Y+8
000250 85b9      	LDD  R27,Y+8+1
000251 9712      	SBIW R26,2
000252 f008      	BRLO _0x2020059
000253 cfba      	RJMP _0x2020058
                 _0x2020059:
                 _0x2020056:
000254 ff00      	SBRS R16,0
000255 c007      	RJMP _0x202006D
                 _0x202006E:
000256 3050      	CPI  R21,0
000257 f029      	BREQ _0x2020070
000258 5051      	SUBI R21,LOW(1)
000259 e2e0      	LDI  R30,LOW(32)
00025a 93ea      	ST   -Y,R30
00025b d078      	RCALL SUBOPT_0xB
00025c cff9      	RJMP _0x202006E
                 _0x2020070:
                 _0x202006D:
                 _0x2020071:
                 _0x2020030:
                 _0x20200CC:
00025d e010      	LDI  R17,LOW(0)
                 _0x202001B:
00025e cef7      	RJMP _0x2020016
                 _0x2020018:
00025f 85ac      	LDD  R26,Y+12
000260 85bd      	LDD  R27,Y+12+1
000261 d09f      	RCALL __GETW1P
000262 d0b2      	RCALL __LOADLOCR6
000263 9664      	ADIW R28,20
000264 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
000265 92ff      	PUSH R15
000266 2ef8      	MOV  R15,R24
000267 9726      	SBIW R28,6
000268 d0a7      	RCALL __SAVELOCR4
000269 d080      	RCALL SUBOPT_0x11
00026a 9730      	SBIW R30,0
00026b f419      	BRNE _0x2020072
00026c efef      	LDI  R30,LOW(65535)
00026d efff      	LDI  R31,HIGH(65535)
00026e c01c      	RJMP _0x2080001
                 _0x2020072:
00026f 01de      	MOVW R26,R28
000270 9616      	ADIW R26,6
000271 d087      	RCALL __ADDW2R15
000272 018d      	MOVW R16,R26
000273 d076      	RCALL SUBOPT_0x11
000274 d06f      	RCALL SUBOPT_0xF
000275 e0e0      	LDI  R30,LOW(0)
000276 87e8      	STD  Y+8,R30
000277 87e9      	STD  Y+8+1,R30
000278 01de      	MOVW R26,R28
000279 961a      	ADIW R26,10
00027a d07e      	RCALL __ADDW2R15
00027b d085      	RCALL __GETW1P
00027c d029      	RCALL SUBOPT_0x0
00027d 931a      	ST   -Y,R17
00027e 930a      	ST   -Y,R16
00027f e1ef      	LDI  R30,LOW(_put_buff_G101)
000280 e0f1      	LDI  R31,HIGH(_put_buff_G101)
000281 d024      	RCALL SUBOPT_0x0
000282 01de      	MOVW R26,R28
000283 961a      	ADIW R26,10
000284 dec7      	RCALL __print_G101
000285 019f      	MOVW R18,R30
000286 81ae      	LDD  R26,Y+6
000287 81bf      	LDD  R27,Y+6+1
000288 e0e0      	LDI  R30,LOW(0)
000289 93ec      	ST   X,R30
00028a 01f9      	MOVW R30,R18
                 _0x2080001:
00028b d08b      	RCALL __LOADLOCR4
00028c 962a      	ADIW R28,10
00028d 90ff      	POP  R15
00028e 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00028f d021      	RCALL SUBOPT_0x3
000290 91a9          ld   r26,y+
000291 91b9          ld   r27,y+
000292 27ee          clr  r30
000293 27ff          clr  r31
                 strlen0:
000294 916d          ld   r22,x+
000295 2366          tst  r22
000296 f011          breq strlen1
000297 9631          adiw r30,1
000298 cffb          rjmp strlen0
                 strlen1:
000299 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00029a d016      	RCALL SUBOPT_0x3
00029b 27aa          clr  r26
00029c 27bb          clr  r27
00029d 91e9          ld   r30,y+
00029e 91f9          ld   r31,y+
                 strlenf0:
00029f 9005      	lpm  r0,z+
0002a0 2000          tst  r0
0002a1 f011          breq strlenf1
0002a2 9611          adiw r26,1
0002a3 cffb          rjmp strlenf0
                 strlenf1:
0002a4 01fd          movw r30,r26
0002a5 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _s:
000160           	.BYTE 0x6
                 __base_y_G100:
000166           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0002a6 93fa      	ST   -Y,R31
0002a7 93ea      	ST   -Y,R30
0002a8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
                +
0002a9 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0002aa 958a     +DEC R24
0002ab f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0002ac 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0002ad de01      	RCALL __lcd_write_data
0002ae e0a3      	LDI  R26,LOW(3)
0002af e0b0      	LDI  R27,0
0002b0 c03e      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x3:
0002b1 93ba      	ST   -Y,R27
0002b2 93aa      	ST   -Y,R26
0002b3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x4:
0002b4 e3a0      	LDI  R26,LOW(48)
0002b5 ddeb      	RCALL __lcd_write_nibble_G100
                +
0002b6 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
0002b7 958a     +DEC R24
0002b8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
0002b9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x5:
0002ba 81aa      	LDD  R26,Y+2
0002bb 81bb      	LDD  R27,Y+2+1
0002bc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
0002bd 9614      	ADIW R26,4
0002be d042      	RCALL __GETW1P
0002bf 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x7:
0002c0 91ed      	LD   R30,X+
0002c1 91fd      	LD   R31,X+
0002c2 9631      	ADIW R30,1
0002c3 93fe      	ST   -X,R31
0002c4 93ee      	ST   -X,R30
0002c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x8:
0002c6 932a      	ST   -Y,R18
0002c7 85ad      	LDD  R26,Y+13
0002c8 85be      	LDD  R27,Y+13+1
0002c9 85ef      	LDD  R30,Y+15
0002ca 89f8      	LDD  R31,Y+15+1
0002cb 9509      	ICALL
0002cc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x9:
0002cd 89e8      	LDD  R30,Y+16
0002ce 89f9      	LDD  R31,Y+16+1
0002cf 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0xA:
0002d0 9734      	SBIW R30,4
0002d1 8be8      	STD  Y+16,R30
0002d2 8bf9      	STD  Y+16+1,R31
0002d3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0xB:
0002d4 85ad      	LDD  R26,Y+13
0002d5 85be      	LDD  R27,Y+13+1
0002d6 85ef      	LDD  R30,Y+15
0002d7 89f8      	LDD  R31,Y+15+1
0002d8 9509      	ICALL
0002d9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xC:
0002da dff2      	RCALL SUBOPT_0x9
0002db cff4      	RJMP SUBOPT_0xA
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xD:
0002dc 89a8      	LDD  R26,Y+16
0002dd 89b9      	LDD  R27,Y+16+1
0002de cfde      	RJMP SUBOPT_0x6
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xE:
0002df 83ee      	STD  Y+6,R30
0002e0 83ff      	STD  Y+6+1,R31
0002e1 81ae      	LDD  R26,Y+6
0002e2 81bf      	LDD  R27,Y+6+1
0002e3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xF:
0002e4 83ee      	STD  Y+6,R30
0002e5 83ff      	STD  Y+6+1,R31
0002e6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
0002e7 87ea      	STD  Y+10,R30
0002e8 87fb      	STD  Y+10+1,R31
0002e9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x11:
0002ea 01de      	MOVW R26,R28
0002eb 961c      	ADIW R26,12
0002ec d00c      	RCALL __ADDW2R15
0002ed d013      	RCALL __GETW1P
0002ee 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0002ef 9610      	adiw r26,0
0002f0 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002f1 ef8a     +LDI R24 , LOW ( 0xFA )
0002f2 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0002f3 9701     +SBIW R24 , 1
0002f4 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0002f5 95a8      	wdr
0002f6 9711      	sbiw r26,1
0002f7 f7c9      	brne __delay_ms0
                 __delay_ms1:
0002f8 9508      	ret
                 
                 __ADDW2R15:
0002f9 2400      	CLR  R0
0002fa 0daf      	ADD  R26,R15
0002fb 1db0      	ADC  R27,R0
0002fc 9508      	RET
                 
                 __ANEGW1:
0002fd 95f1      	NEG  R31
0002fe 95e1      	NEG  R30
0002ff 40f0      	SBCI R31,0
000300 9508      	RET
                 
                 __GETW1P:
000301 91ed      	LD   R30,X+
000302 91fc      	LD   R31,X
000303 9711      	SBIW R26,1
000304 9508      	RET
                 
                 __GETW1PF:
000305 9005      	LPM  R0,Z+
000306 91f4      	LPM  R31,Z
000307 2de0      	MOV  R30,R0
000308 9508      	RET
                 
                 __PUTPARD1:
000309 937a      	ST   -Y,R23
00030a 936a      	ST   -Y,R22
00030b 93fa      	ST   -Y,R31
00030c 93ea      	ST   -Y,R30
00030d 9508      	RET
                 
                 __SAVELOCR6:
00030e 935a      	ST   -Y,R21
                 __SAVELOCR5:
00030f 934a      	ST   -Y,R20
                 __SAVELOCR4:
000310 933a      	ST   -Y,R19
                 __SAVELOCR3:
000311 932a      	ST   -Y,R18
                 __SAVELOCR2:
000312 931a      	ST   -Y,R17
000313 930a      	ST   -Y,R16
000314 9508      	RET
                 
                 __LOADLOCR6:
000315 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000316 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000317 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000318 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000319 8119      	LDD  R17,Y+1
00031a 8108      	LD   R16,Y
00031b 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   2 r5 :   0 r6 :   4 r7 :   4 
r8 :   0 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  32 r17:  22 r18:  29 r19:   8 r20:   9 r21:  17 r22:   6 r23:   2 
r24:  21 r25:   3 r26:  89 r27:  29 r28:  14 r29:   1 r30: 175 r31:  46 
x  :  19 y  : 126 z  :  15 
Registers used: 26 out of 35 (74.3%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   3 
adiw  :  21 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  18 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  28 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   5 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   9 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 
cpc   :   2 cpi   :  33 cpse  :   0 dec   :   6 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :   4 
inc   :   2 ld    :  24 ldd   :  63 ldi   :  90 lds   :   0 lpm   :  14 
lsl   :   0 lsr   :   0 mov   :  17 movw  :  16 mul   :   1 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   1 ori   :   8 out   :  40 
pop   :   1 push  :   1 rcall : 103 ret   :  32 reti  :   0 rjmp  :  83 
rol   :   0 ror   :   0 sbc   :   1 sbci  :   2 sbi   :   7 sbic  :   0 
sbis  :   1 sbiw  :  17 sbr   :   0 sbrc  :   2 sbrs  :  10 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  42 std   :  19 
sts   :   2 sub   :   1 subi  :  16 swap  :   1 tst   :   4 wdr   :   1 

Instructions used: 51 out of 114 (44.7%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000638   1558     34   1592    8192  19.4%
[.dseg] 0x000060 0x00016a      0     10     10    1024   1.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 6 warnings
