<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html lang="en" xml:lang="en" xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta content="text/html; charset=utf-8" http-equiv="Content-type"/>
  <meta content="en-us" http-equiv="Content-Language"/>
  <title>
   /hacklab-x-digi-perus-harjoituksia
  </title>
 </head>
 <body>
  // Verilog harjoitus v1.0
  <br/>
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  <br/>
  <br/>
  module main(
  <br/>
  input   wire    sw0,
  <br/>
  input   wire    sw1,
  <br/>
  <br/>
  output  wire    led0
  <br/>
  );
  <br/>
  <br/>
  wire    sw0_not;
  <br/>
  wire    sw1_not;
  <br/>
  <br/>
  assign sw0_not = ~sw0;
  <br/>
  assign sw1_not = ~sw1;
  <br/>
  <br/>
  assign led0 = sw0_not &amp; sw1_not;
  <br/>
  <br/>
  endmodule
  <br/>
  <br/>
  ----------------------------------------------------------------------------------
  <br/>
  <br/>
  // Verilog harjoitus v1.1
  <br/>
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  <br/>
  <br/>
  module main(
  <br/>
  input   wire    sw0,
  <br/>
  input   wire    sw1,
  <br/>
  <br/>
  output  wire    led0
  <br/>
  );
  <br/>
  <br/>
  wire    sw0_not = ~sw0;
  <br/>
  wire    sw1_not = ~sw1;
  <br/>
  <br/>
  assign led0 = sw0_not &amp; sw1_not;
  <br/>
  <br/>
  endmodule
  <br/>
  <br/>
  <br/>
  ----------------------------------------------------------------------------------
  <br/>
  <br/>
  <br/>
  // Verilog harjoitus v1.2
  <br/>
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  module main(
  <br/>
  input   wire    sw0,
  <br/>
  input   wire    sw1,
  <br/>
  <br/>
  output  wire    led0
  <br/>
  );
  <br/>
  <br/>
  assign led0 = (~sw0) &amp; (~sw1);
  <br/>
  <br/>
  endmodule
  <br/>
  <br/>
  <br/>
  ----------------------------------------------------------------------------------
  <br/>
  <br/>
  # Punaisen levyn UCF
  <br/>
  NET "led0"  LOC = "P3";
  <br/>
  <br/>
  NET "sw0"  LOC = "P29";
  <br/>
  NET "sw1"  LOC = "P30";
  <br/>
  <br/>
  ----------------------------------------------------------------------------
  <br/>
  <br/>
  NET "slowclk"    LOC = "P44" | BUFG = CLK;      # slowCLK (1...100 Hz oscillator)
  <br/>
  <br/>
  NET "led&lt;3&gt;"  LOC = "P38";                    # signal sw1, labeled '7' (leftmost)
  <br/>
  NET "led&lt;2&gt;"  LOC = "P39";                    # signal sw2, labeled '6'
  <br/>
  NET "led&lt;1&gt;"  LOC = "P40";                    # signal sw3, labeled '5'
  <br/>
  NET "led&lt;0&gt;"  LOC = "P41";                    # signal sw4, labeled '4'
  <br/>
  <br/>
  <br/>
  <br/>
  <br/>
  <br/>
  <br/>
  <br/>
  <br/>
  <br/>
 </body>
</html>