# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe FreeRTOSTestTop-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module FreeRTOSTestTop +define+TOP_TYPE=VFreeRTOSTestTop -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VFreeRTOSTestTop -include VFreeRTOSTestTop.h -fPIC -shared -I'/home/fret/.sdkman/candidates/java/17.0.12-oracle/include' -I'/home/fret/.sdkman/candidates/java/17.0.12-oracle/include/linux' -fvisibility=hidden -Mdir /home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden FreeRTOSTestTop.sv"
T      4457 16023233  1767623164   449062910  1767623164   449062910 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop.cpp"
T      3787 16023232  1767623164   448524327  1767623164   448524327 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop.h"
T      2252 16023242  1767623164   501095629  1767623164   501095629 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop.mk"
T       529 16023231  1767623164   448077690  1767623164   448077690 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop__ConstPool_0.cpp"
T       833 16023229  1767623164   447176016  1767623164   447176016 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop__Syms.cpp"
T      1020 16023230  1767623164   447744991  1767623164   447744991 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop__Syms.h"
T     75281 16023235  1767623164   452062836  1767623164   452062836 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop___024root.h"
T      1795 16023239  1767623164   476171592  1767623164   476171592 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop___024root__DepSet_h708cfe80__0.cpp"
T       970 16023237  1767623164   455062761  1767623164   455062761 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop___024root__DepSet_h708cfe80__0__Slow.cpp"
T    807636 16023240  1767623164   498061693  1767623164   498061693 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop___024root__DepSet_ha58fa927__0.cpp"
T    622621 16023238  1767623164   473070195  1767623164   473070195 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop___024root__DepSet_ha58fa927__0__Slow.cpp"
T      1562 16023236  1767623164   453095202  1767623164   453095202 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop___024root__Slow.cpp"
T       744 16023234  1767623164   450113539  1767623164   450113539 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop__pch.h"
T      3053 16023243  1767623164   501095629  1767623164   501095629 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop__ver.d"
T         0        0  1767623164   501095629  1767623164   501095629 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop__verFiles.dat"
T      1767 16023241  1767623164   499717268  1767623164   499717268 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_UART_Count_should_count_UART_transitions_for_minimal_c/verilated/VFreeRTOSTestTop_classes.mk"
S  10993608 20727223  1758252728   309889352  1705136080           0 "/usr/bin/verilator_bin"
S      4942 21392462  1758252728   624887505  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S    798621 16023227  1767623163   663082453  1767623163   663082453 "FreeRTOSTestTop.sv"
