<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lane_seg_hls/lane_seg_support.cpp:36:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 150528 has been inferred" BundleName="gmem_in" VarName="input" LoopLoc="lane_seg_hls/lane_seg_support.cpp:36:22" LoopName="VITIS_LOOP_36_1" ParentFunc="encoder0_c1(float (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="150528" Direction="read" AccessID="input1seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:39:43" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lane_seg_hls/lane_seg_support.cpp:50:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 401408 has been inferred" BundleName="gmem_out" VarName="output" LoopLoc="lane_seg_hls/lane_seg_support.cpp:50:22" LoopName="VITIS_LOOP_50_4" ParentFunc="encoder0_c1(float (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="401408" Direction="write" AccessID="output2seq" OrigID="islist _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit12977.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit14246.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit15515.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit16784.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit18053.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit19322.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit20591.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit21860.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit23129.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit24398.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit25667.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit26936.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit28205.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit29474.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit30743.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit32012.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit33281.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit34550.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit35819.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit37088.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit38357.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit39626.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit40895.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit42164.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit43433.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit44702.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit45971.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit47240.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit48509.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit49778.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit51047.store.29 _ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit52316.store.61" OrigAccess-DebugLoc="isList lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36 lane_seg_hls/lane_seg_support.cpp:81:36" OrigDirection="islist write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lane_seg_hls/lane_seg_support.cpp:51:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_out" VarName="output" LoopLoc="lane_seg_hls/lane_seg_support.cpp:51:26" LoopName="VITIS_LOOP_51_5" ParentFunc="encoder0_c1(float (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="output2seq" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:50:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lane_seg_hls/lane_seg_support.cpp:38:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_in" VarName="input" LoopLoc="lane_seg_hls/lane_seg_support.cpp:38:30" LoopName="VITIS_LOOP_38_3" ParentFunc="encoder0_c1(float (*) [224][3], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [112][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3][32], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="input1seq" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:36:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lane_seg_hls/lane_seg_support.cpp:36:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1' has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_in" LoopLoc="lane_seg_hls/lane_seg_support.cpp:36:22" LoopName="VITIS_LOOP_36_1" Length="150528" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lane_seg_hls/lane_seg_support.cpp:50:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_50_4' has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_out" LoopLoc="lane_seg_hls/lane_seg_support.cpp:50:22" LoopName="VITIS_LOOP_50_4" Length="401408" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

