// Seed: 3647299942
module module_0 ();
  assign id_1 = id_1[1];
  assign module_2.type_14 = 0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output logic id_3
);
  initial begin : LABEL_0
    repeat (1) id_0 <= "";
    $display(1, 1);
    id_3 = #1 1;
    wait (id_2);
  end
  xor primCall (id_0, id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6,
    output tri id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11
);
  supply0 id_13;
  module_0 modCall_1 ();
  always while (id_8 || 1'b0) id_1 = id_13 == 1;
endmodule
