# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Problem_1_3_5.srcs/sources_1/imports/home/LogicDesign - Basic/Lab3/Lab3.srcs/sources_1/imports/Downloads/Lab3_Memory.v" \
"../../../../Problem_1_3_5.srcs/sources_1/imports/Users/lawre/Downloads/Lab3_TeamX_Multi_Bank_Memory.v" \
"../../../../Problem_1_3_5.srcs/sim_1/new/MultiBankMemory_T.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
