<stg><name>sqrt</name>


<trans_list>

<trans id="356" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="icmp_ln68" val="1"/>
<literal name="res" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="8" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="22" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="23" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="39" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="40" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="41" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="52" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="52" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset

]]></Node>
<StgValue><ssdm name="b_1_offset_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="4">
<![CDATA[
:5 %zext_ln61 = zext i4 %b_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:6 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7 %sub_ln61 = sub i6 %tmp_1, i6 %zext_ln61

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
:8 %zext_ln61_1 = zext i6 %sub_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:16 %aux = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:18 %normalizer_1 = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="normalizer_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read

]]></Node>
<StgValue><ssdm name="b_p_read_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10 %add_ln558 = add i6 %sub_ln61, i6 1

]]></Node>
<StgValue><ssdm name="add_ln558"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
:11 %zext_ln558 = zext i6 %add_ln558

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %b_1_addr_1 = getelementptr i32 %b_1, i64 0, i64 %zext_ln558

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13 %add_ln558_1 = add i6 %sub_ln61, i6 2

]]></Node>
<StgValue><ssdm name="add_ln558_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
:14 %zext_ln558_1 = zext i6 %add_ln558_1

]]></Node>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %b_1_addr_2 = getelementptr i32 %b_1, i64 0, i64 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %icmp_ln61 = icmp_eq  i32 %b_p_read_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:18 %normalizer_1 = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="normalizer_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln61 = br i1 %icmp_ln61, void %.critedge25, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln61 = bitcast i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln61 = trunc i32 %bitcast_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln61_1 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln61_2 = icmp_eq  i23 %trunc_ln61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61_1

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln61 = and i1 %or_ln61, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:1 %and_ln61_1 = and i1 %or_ln61, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln61_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln61 = br i1 %and_ln61_1, void %.critedge25, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.critedge25:0 %br_ln0 = br void %_ZNK3BaneqEf.exit10._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1 %store_ln69 = store i2 1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln69 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader:0 %res = phi i1 %res_1, void %.split8_ifconv, i1 1, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1 %i_5 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="2">
<![CDATA[
.preheader:2 %zext_ln69 = zext i2 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %add_ln69 = add i6 %sub_ln61, i6 %zext_ln69

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
.preheader:4 %zext_ln69_1 = zext i6 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5 %b_1_addr_3 = getelementptr i32 %b_1, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="b_1_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6 %icmp_ln68 = icmp_eq  i2 %i_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8 %br_ln68 = br i1 %icmp_ln68, void %.split8_ifconv, void %_ZNK3BaneqEf.exit10

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
.split8_ifconv:1 %b_1_load = load i6 %b_1_addr_3

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8_ifconv:11 %add_ln68 = add i2 %i_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8_ifconv:12 %store_ln68 = store i2 %add_ln68, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10:0 %br_ln557 = br i1 %res, void %_ZNK3BaneqEf.exit10._crit_edge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:1 %eps_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:2 %eps_2_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_2_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:3 %num_res_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_load_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:4 %num_res_load_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_load_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:5 %eps_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_1_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:6 %eps_1_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_1_2_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:7 %store_ln565 = store i2 1, i2 %i_1

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
<literal name="res" val="0"/>
</and_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:8 %br_ln565 = br void

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
.split8_ifconv:1 %b_1_load = load i6 %b_1_addr_3

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
.split8_ifconv:2 %b_1_load_to_int = bitcast i32 %b_1_load

]]></Node>
<StgValue><ssdm name="b_1_load_to_int"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8_ifconv:3 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_1_load_to_int, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="32">
<![CDATA[
.split8_ifconv:4 %empty_28 = trunc i32 %b_1_load_to_int

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8_ifconv:5 %notlhs13 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="notlhs13"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split8_ifconv:6 %notrhs14 = icmp_eq  i23 %empty_28, i23 0

]]></Node>
<StgValue><ssdm name="notrhs14"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8_ifconv:8 %tmp_s = fcmp_oeq  i32 %b_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8_ifconv:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:7 %empty_29 = or i1 %notrhs14, i1 %notlhs13

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8_ifconv:8 %tmp_s = fcmp_oeq  i32 %b_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:9 %empty_30 = and i1 %empty_29, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:10 %res_1 = and i1 %empty_30, i1 %res

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split8_ifconv:13 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_6 = load i2 %i_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="2">
<![CDATA[
:1 %zext_ln566 = zext i2 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln566"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln566 = add i6 %sub_ln61, i6 %zext_ln566

]]></Node>
<StgValue><ssdm name="add_ln566"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln566_1 = zext i6 %add_ln566

]]></Node>
<StgValue><ssdm name="zext_ln566_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %b_1_addr_4 = getelementptr i32 %b_1, i64 0, i64 %zext_ln566_1

]]></Node>
<StgValue><ssdm name="b_1_addr_4"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln565 = icmp_eq  i2 %i_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln565"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln565 = br i1 %icmp_ln565, void %.split6_ifconv, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
.split6_ifconv:7 %b_1_load_3 = load i6 %b_1_addr_4

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6_ifconv:9 %icmp_ln566 = icmp_eq  i2 %i_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln566"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6_ifconv:17 %add_ln565 = add i2 %i_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6_ifconv:24 %store_ln565 = store i2 %add_ln565, i2 %i_1

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13.preheader:1 %store_ln169 = store i3 0, i3 %i_2

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2 %br_ln169 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
.split6_ifconv:7 %b_1_load_3 = load i6 %b_1_addr_4

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:8 %eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:0 %eps_2_2_load = load i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="eps_2_2_load"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:1 %eps_2_2_3_load = load i32 %eps_2_2_3

]]></Node>
<StgValue><ssdm name="eps_2_2_3_load"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:4 %eps_1_2_load = load i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="eps_1_2_load"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:5 %eps_1_2_3_load = load i32 %eps_1_2_3

]]></Node>
<StgValue><ssdm name="eps_1_2_3_load"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:10 %eps_2_2_5 = select i1 %icmp_ln566, i32 %eps_2_1, i32 %eps_2_2_3_load

]]></Node>
<StgValue><ssdm name="eps_2_2_5"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:11 %eps_2_2_6 = select i1 %icmp_ln566, i32 %eps_2_2_load, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="eps_2_2_6"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:12 %eps_1_2_5 = select i1 %icmp_ln566, i32 %eps_2_1, i32 %eps_1_2_3_load

]]></Node>
<StgValue><ssdm name="eps_1_2_5"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:13 %eps_1_2_6 = select i1 %icmp_ln566, i32 %eps_1_2_load, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="eps_1_2_6"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:14 %conv = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:18 %store_ln566 = store i32 %eps_1_2_5, i32 %eps_1_2_3

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:19 %store_ln566 = store i32 %eps_1_2_6, i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:22 %store_ln566 = store i32 %eps_2_2_5, i32 %eps_2_2_3

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:23 %store_ln566 = store i32 %eps_2_2_6, i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:14 %conv = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:14 %conv = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:2 %num_res_load = load i32 %num_res_load_1

]]></Node>
<StgValue><ssdm name="num_res_load"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:3 %num_res_load_3 = load i32 %num_res_load_2

]]></Node>
<StgValue><ssdm name="num_res_load_3"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6_ifconv:6 %specloopname_ln565 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln565"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:15 %select_ln567 = select i1 %icmp_ln566, i32 %num_res_load_3, i32 %conv

]]></Node>
<StgValue><ssdm name="select_ln567"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:16 %select_ln567_1 = select i1 %icmp_ln566, i32 %conv, i32 %num_res_load

]]></Node>
<StgValue><ssdm name="select_ln567_1"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:20 %store_ln567 = store i32 %select_ln567, i32 %num_res_load_2

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:21 %store_ln567 = store i32 %select_ln567_1, i32 %num_res_load_1

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.split6_ifconv:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader13:0 %i_7 = load i3 %i_2

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="3">
<![CDATA[
.preheader13:1 %zext_ln169 = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:2 %icmp_ln169 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:3 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader13:4 %add_ln169 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:5 %br_ln169 = br i1 %icmp_ln169, void %.split4_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
.split4_ifconv:2 %eps_1_2_load_1 = load i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="eps_1_2_load_1"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
.split4_ifconv:3 %eps_1_2_3_load_1 = load i32 %eps_1_2_3

]]></Node>
<StgValue><ssdm name="eps_1_2_3_load_1"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4_ifconv:5 %icmp_ln172 = icmp_ult  i3 %i_7, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="3">
<![CDATA[
.split4_ifconv:6 %trunc_ln173 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split4_ifconv:7 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %trunc_ln173

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4_ifconv:11 %add_ln172 = add i3 %i_7, i3 7

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4_ifconv:12 %icmp_ln172_1 = icmp_ult  i3 %add_ln172, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_1"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4_ifconv:13 %add_ln173 = add i2 %trunc_ln173, i2 3

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split4_ifconv:14 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %add_ln173

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4_ifconv:18 %add_ln172_1 = add i3 %i_7, i3 6

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4_ifconv:19 %icmp_ln172_2 = icmp_ult  i3 %add_ln172_1, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_2"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4_ifconv:20 %xor_ln173 = xor i2 %trunc_ln173, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln173"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split4_ifconv:21 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %xor_ln173

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4_ifconv:27 %store_ln169 = store i3 %add_ln169, i3 %i_2

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:1 %eps_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_3_2"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:2 %eps_3_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_3_2_1"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:3 %eps_3_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_3_2_2"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:4 %store_ln187 = store i2 0, i2 %i_3

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:5 %br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:8 %mul_i_i = fmul i32 %tmp_9, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="205" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:8 %mul_i_i = fmul i32 %tmp_9, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="206" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:8 %mul_i_i = fmul i32 %tmp_9, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:9 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
.split4_ifconv:1 %eps_2_2_3_load_1 = load i32 %eps_2_2_3

]]></Node>
<StgValue><ssdm name="eps_2_2_3_load_1"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:9 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:15 %mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="211" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:9 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:15 %mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="213" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:9 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4_ifconv:10 %tmp_10 = select i1 %icmp_ln172, i32 %tmp2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:15 %mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="216" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:16 %tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
.split4_ifconv:0 %eps_2_2_load_1 = load i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="eps_2_2_load_1"/></StgValue>
</operation>

<operation id="218" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:16 %tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_1"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:22 %mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="220" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:16 %tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_1"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:22 %mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="222" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:16 %tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_1"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4_ifconv:17 %tmp_13 = select i1 %icmp_ln172_1, i32 %tmp2_1, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:22 %mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="225" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:23 %tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="226" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:23 %tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="227" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:23 %tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="228" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:23 %tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>

<operation id="229" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4_ifconv:24 %tmp_16 = select i1 %icmp_ln172_2, i32 %tmp2_2, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="230" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4_ifconv:4 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="231" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:25 %aux_addr_1 = getelementptr i32 %aux, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="aux_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4_ifconv:26 %store_ln177 = store i32 %tmp_16, i3 %aux_addr_1

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="233" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.split4_ifconv:28 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="234" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:0 %i_8 = load i2 %i_3

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="235" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:1 %zext_ln187 = zext i2 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="236" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:2 %icmp_ln187 = icmp_eq  i2 %i_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:3 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="238" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:4 %add_ln187 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="239" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:5 %br_ln187 = br i1 %icmp_ln187, void %.split2, void %_ZN3Ban4_mulEPKfS1_Pf.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="240" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1 %aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="aux_addr"/></StgValue>
</operation>

<operation id="241" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="3">
<![CDATA[
.split2:2 %eps_3_0 = load i3 %aux_addr

]]></Node>
<StgValue><ssdm name="eps_3_0"/></StgValue>
</operation>

<operation id="242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:1 %agg_result_12_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_12_0"/></StgValue>
</operation>

<operation id="244" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:2 %write_flag8_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag8_0"/></StgValue>
</operation>

<operation id="245" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:3 %agg_result_116_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_116_0"/></StgValue>
</operation>

<operation id="246" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:4 %write_flag4_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag4_0"/></StgValue>
</operation>

<operation id="247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:5 %agg_result_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0"/></StgValue>
</operation>

<operation id="248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:6 %write_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:22 %p = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_p_read_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="251" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:23 %store_ln21 = store i1 0, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="252" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:24 %store_ln21 = store i1 0, i1 %write_flag4_0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:25 %store_ln21 = store i1 0, i1 %write_flag8_0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="254" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:26 %store_ln21 = store i2 0, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="255" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="256" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="3">
<![CDATA[
.split2:2 %eps_3_0 = load i3 %aux_addr

]]></Node>
<StgValue><ssdm name="eps_3_0"/></StgValue>
</operation>

<operation id="257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split2:3 %switch_ln188 = switch i2 %i_8, void %branch11, i2 0, void %.split2..split269_crit_edge, i2 1, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln188"/></StgValue>
</operation>

<operation id="258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0 %store_ln188 = store i32 %eps_3_0, i32 %eps_3_2_1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln188 = br void %.split269

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2..split269_crit_edge:0 %store_ln188 = store i32 %eps_3_0, i32 %eps_3_2_2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.split2..split269_crit_edge:1 %br_ln188 = br void %.split269

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="!0"/>
<literal name="i_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0 %store_ln188 = store i32 %eps_3_0, i32 %eps_3_2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="!0"/>
<literal name="i_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln188 = br void %.split269

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="264" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split269:0 %store_ln187 = store i2 %add_ln187, i2 %i_3

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.split269:1 %br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="266" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:7 %eps_3_2_load = load i32 %eps_3_2

]]></Node>
<StgValue><ssdm name="eps_3_2_load"/></StgValue>
</operation>

<operation id="267" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:8 %eps_3_2_1_load = load i32 %eps_3_2_1

]]></Node>
<StgValue><ssdm name="eps_3_2_1_load"/></StgValue>
</operation>

<operation id="268" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:9 %eps_3_2_2_load = load i32 %eps_3_2_2

]]></Node>
<StgValue><ssdm name="eps_3_2_2_load"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:12 %mul = fmul i32 %eps_3_2_2_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="270" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:14 %mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:16 %mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="273" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:12 %mul = fmul i32 %eps_3_2_2_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:14 %mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="275" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:16 %mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="277" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:12 %mul = fmul i32 %eps_3_2_2_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="278" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:14 %mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="279" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:16 %mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="280" st_id="44" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="281" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:10 %num_res_load_4 = load i32 %num_res_load_1

]]></Node>
<StgValue><ssdm name="num_res_load_4"/></StgValue>
</operation>

<operation id="282" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:11 %num_res_load_5 = load i32 %num_res_load_2

]]></Node>
<StgValue><ssdm name="num_res_load_5"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:15 %tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:17 %tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="287" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="288" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:15 %tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="289" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:17 %tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="290" st_id="46" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="291" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="292" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:15 %tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:17 %tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="295" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="296" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:15 %tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="297" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:17 %tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="299" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:19 %tmp_21 = fmul i32 %tmp, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:20 %tmp_22 = fmul i32 %tmp_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="301" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:21 %tmp_23 = fmul i32 %tmp_3, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="302" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:19 %tmp_21 = fmul i32 %tmp, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="303" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:20 %tmp_22 = fmul i32 %tmp_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:21 %tmp_23 = fmul i32 %tmp_3, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="305" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:19 %tmp_21 = fmul i32 %tmp, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:20 %tmp_22 = fmul i32 %tmp_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="307" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:21 %tmp_23 = fmul i32 %tmp_3, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="308" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:27 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="309" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_9 = load i2 %i_4

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="310" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:1 %agg_result_12_0_load = load i32 %agg_result_12_0

]]></Node>
<StgValue><ssdm name="agg_result_12_0_load"/></StgValue>
</operation>

<operation id="311" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2 %write_flag8_0_load = load i1 %write_flag8_0

]]></Node>
<StgValue><ssdm name="write_flag8_0_load"/></StgValue>
</operation>

<operation id="312" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
:3 %agg_result_116_0_load = load i32 %agg_result_116_0

]]></Node>
<StgValue><ssdm name="agg_result_116_0_load"/></StgValue>
</operation>

<operation id="313" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:4 %write_flag4_0_load = load i1 %write_flag4_0

]]></Node>
<StgValue><ssdm name="write_flag4_0_load"/></StgValue>
</operation>

<operation id="314" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
:5 %agg_result_1_0_load = load i32 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="agg_result_1_0_load"/></StgValue>
</operation>

<operation id="315" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:6 %write_flag_0_load = load i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7 %icmp_ln21 = icmp_eq  i2 %i_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="317" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="318" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9 %add_ln21 = add i2 %i_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="319" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln21 = br i1 %icmp_ln21, void %.split, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="320" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="321" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:1 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_21, i32 %tmp_22, i32 %tmp_23, i2 %i_9

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="322" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split:2 %switch_ln22 = switch i2 %i_9, void %branch236, i2 0, void %.split..split33_crit_edge, i2 1, void %branch135

]]></Node>
<StgValue><ssdm name="switch_ln22"/></StgValue>
</operation>

<operation id="323" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch135:0 %store_ln22 = store i1 1, i1 %write_flag4_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="324" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch135:1 %store_ln22 = store i32 %tmp_20, i32 %agg_result_116_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="325" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch135:2 %br_ln22 = br void %.split33

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="326" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split33_crit_edge:0 %store_ln22 = store i1 1, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="327" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split..split33_crit_edge:1 %store_ln22 = store i32 %tmp_20, i32 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="328" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.split..split33_crit_edge:2 %br_ln22 = br void %.split33

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="!0"/>
<literal name="i_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch236:0 %store_ln22 = store i1 1, i1 %write_flag8_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="!0"/>
<literal name="i_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch236:1 %store_ln22 = store i32 %tmp_20, i32 %agg_result_12_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_9" val="!0"/>
<literal name="i_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch236:2 %br_ln22 = br void %.split33

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split33:0 %store_ln21 = store i2 %add_ln21, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.split33:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="334" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit.loopexit:0 %br_ln0 = br void %_ZN3BanC2EiPKf.61.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="335" st_id="53" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="6">
<![CDATA[
_ZNK3BaneqEf.exit:0 %b_1_load_1 = load i6 %b_1_addr_1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="336" st_id="53" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
_ZNK3BaneqEf.exit:1 %b_1_load_2 = load i6 %b_1_addr_2

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="337" st_id="54" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="6">
<![CDATA[
_ZNK3BaneqEf.exit:0 %b_1_load_1 = load i6 %b_1_addr_1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="338" st_id="54" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
_ZNK3BaneqEf.exit:1 %b_1_load_2 = load i6 %b_1_addr_2

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="339" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:2 %br_ln558 = br void %_ZN3BanC2EiPKf.61.exit

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:0 %write_flag_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="write_flag_2"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:1 %agg_result_1_2 = phi i32 %normalizer_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_1_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_1_2"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:2 %write_flag4_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag4_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="write_flag4_2"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:3 %agg_result_116_2 = phi i32 %b_1_load_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_116_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_116_2"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:4 %write_flag8_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag8_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="write_flag8_2"/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:5 %agg_result_12_2 = phi i32 %b_1_load_2, void %_ZNK3BaneqEf.exit, i32 %agg_result_12_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_12_2"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:6 %this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit, i31 %p, void %_ZN3BanC2EiPKf.61.exit.loopexit

]]></Node>
<StgValue><ssdm name="this_p_write_assign"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="31">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:7 %sext_ln0 = sext i31 %this_p_write_assign

]]></Node>
<StgValue><ssdm name="sext_ln0"/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:8 %select_ln624 = select i1 %write_flag_2, i32 %agg_result_1_2, i32 %p_read_3

]]></Node>
<StgValue><ssdm name="select_ln624"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:9 %select_ln624_1 = select i1 %write_flag4_2, i32 %agg_result_116_2, i32 %p_read_2

]]></Node>
<StgValue><ssdm name="select_ln624_1"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:10 %select_ln624_2 = select i1 %write_flag8_2, i32 %agg_result_12_2, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="select_ln624_2"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:11 %mrv = insertvalue i128 <undef>, i32 %sext_ln0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:12 %mrv_1 = insertvalue i128 %mrv, i32 %select_ln624

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:13 %mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln624_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:14 %mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln624_2

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="128">
<![CDATA[
_ZN3BanC2EiPKf.61.exit:15 %ret_ln624 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln624"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
