
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                   Premise(F2)
	S3= ICache[addr]={0,rS,cc,0,1,rD,0,1}                       Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= A_MEM.Out=>A_DMMU1.In                                   Premise(F5)
	S8= A_DMMU1.Out=>A_DMMU2.In                                 Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_EX.Out=>A_MEM.In                                     Premise(F8)
	S11= A_DMMU2.Out=>A_WB.In                                   Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= IR_EX.Out20_18=>CP1.cc                                 Premise(F11)
	S14= IR_EX.Out16=>CP1.tf                                    Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= FU.Bub_IF=>CU_IF.Bub                                   Premise(F27)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F28)
	S31= ICache.Hit=>CU_IF.ICacheHit                            Premise(F29)
	S32= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F30)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F31)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S35= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F33)
	S36= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F34)
	S37= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F35)
	S38= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F36)
	S39= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F37)
	S40= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F38)
	S41= ConditionReg_WB.Out=>CU_WB.fp                          Premise(F39)
	S42= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F40)
	S43= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F41)
	S44= CP1.fp=>ConditionReg_MEM.In                            Premise(F42)
	S45= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F43)
	S46= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F44)
	S47= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F45)
	S48= ICache.Hit=>FU.ICacheHit                               Premise(F46)
	S49= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F47)
	S50= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F48)
	S51= IR_EX.Out=>FU.IR_EX                                    Premise(F49)
	S52= IR_ID.Out=>FU.IR_ID                                    Premise(F50)
	S53= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S54= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S55= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F53)
	S56= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F54)
	S57= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F55)
	S58= GPR.Rdata1=>FU.InID1                                   Premise(F56)
	S59= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F57)
	S60= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F58)
	S61= A_WB.Out=>FU.InWB                                      Premise(F59)
	S62= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F60)
	S63= IR_ID.Out25_21=>GPR.RReg1                              Premise(F61)
	S64= A_WB.Out=>GPR.WData                                    Premise(F62)
	S65= IR_WB.Out15_11=>GPR.WReg                               Premise(F63)
	S66= IMMU.Addr=>IAddrReg.In                                 Premise(F64)
	S67= PC.Out=>ICache.IEA                                     Premise(F65)
	S68= ICache.IEA=addr                                        Path(S6,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= ICache.Out={0,rS,cc,0,1,rD,0,1}                        ICache-Search(S68,S3)
	S71= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S69,S31)
	S72= FU.ICacheHit=ICacheHit(addr)                           Path(S69,S48)
	S73= ICache.Out=>ICacheReg.In                               Premise(F66)
	S74= ICacheReg.In={0,rS,cc,0,1,rD,0,1}                      Path(S70,S73)
	S75= PC.Out=>IMMU.IEA                                       Premise(F67)
	S76= IMMU.IEA=addr                                          Path(S6,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F68)
	S78= IMMU.PID=pid                                           Path(S5,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S66)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S32)
	S83= IR_MEM.Out=>IR_DMMU1.In                                Premise(F69)
	S84= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F70)
	S85= IR_ID.Out=>IR_EX.In                                    Premise(F71)
	S86= ICache.Out=>IR_ID.In                                   Premise(F72)
	S87= IR_ID.In={0,rS,cc,0,1,rD,0,1}                          Path(S70,S86)
	S88= ICache.Out=>IR_IMMU.In                                 Premise(F73)
	S89= IR_IMMU.In={0,rS,cc,0,1,rD,0,1}                        Path(S70,S88)
	S90= IR_EX.Out=>IR_MEM.In                                   Premise(F74)
	S91= IR_DMMU2.Out=>IR_WB.In                                 Premise(F75)
	S92= IR_MEM.Out=>IR_WB.In                                   Premise(F76)
	S93= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F77)
	S94= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F78)
	S95= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F79)
	S96= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F80)
	S97= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F81)
	S98= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F82)
	S99= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F83)
	S100= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F84)
	S101= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F85)
	S102= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F86)
	S103= IR_EX.Out31_26=>CU_EX.Op                              Premise(F87)
	S104= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F88)
	S105= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F89)
	S106= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F90)
	S107= IR_ID.Out31_26=>CU_ID.Op                              Premise(F91)
	S108= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F92)
	S109= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F93)
	S110= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F94)
	S111= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F95)
	S112= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F96)
	S113= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F97)
	S114= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F98)
	S115= IR_WB.Out31_26=>CU_WB.Op                              Premise(F99)
	S116= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F100)
	S117= CtrlA_MEM=0                                           Premise(F101)
	S118= CtrlA_DMMU1=0                                         Premise(F102)
	S119= CtrlA_DMMU2=0                                         Premise(F103)
	S120= CtrlA_EX=0                                            Premise(F104)
	S121= CtrlA_WB=0                                            Premise(F105)
	S122= CtrlIR_EX=0                                           Premise(F106)
	S123= CtrlCP1=0                                             Premise(F107)
	S124= CtrlICache=0                                          Premise(F108)
	S125= ICache[addr]={0,rS,cc,0,1,rD,0,1}                     ICache-Hold(S3,S124)
	S126= CtrlIMMU=0                                            Premise(F109)
	S127= CtrlConditionReg_WB=0                                 Premise(F110)
	S128= CtrlConditionReg_MEM=0                                Premise(F111)
	S129= CtrlConditionReg_DMMU1=0                              Premise(F112)
	S130= CtrlConditionReg_DMMU2=0                              Premise(F113)
	S131= CtrlIR_DMMU1=0                                        Premise(F114)
	S132= CtrlIR_DMMU2=0                                        Premise(F115)
	S133= CtrlIR_ID=1                                           Premise(F116)
	S134= [IR_ID]={0,rS,cc,0,1,rD,0,1}                          IR_ID-Write(S87,S133)
	S135= CtrlIR_IMMU=0                                         Premise(F117)
	S136= CtrlIR_MEM=0                                          Premise(F118)
	S137= CtrlIR_WB=0                                           Premise(F119)
	S138= CtrlGPR=0                                             Premise(F120)
	S139= GPR[rS]=a                                             GPR-Hold(S4,S138)
	S140= CtrlIAddrReg=0                                        Premise(F121)
	S141= CtrlPC=0                                              Premise(F122)
	S142= CtrlPCInc=1                                           Premise(F123)
	S143= PC[Out]=addr+4                                        PC-Inc(S1,S141,S142)
	S144= PC[CIA]=addr                                          PC-Inc(S1,S141,S142)
	S145= CtrlIMem=0                                            Premise(F124)
	S146= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                 IMem-Hold(S2,S145)
	S147= CtrlICacheReg=0                                       Premise(F125)
	S148= CtrlASIDIn=0                                          Premise(F126)
	S149= CtrlCP0=0                                             Premise(F127)
	S150= CP0[ASID]=pid                                         CP0-Hold(S0,S149)
	S151= CtrlEPCIn=0                                           Premise(F128)
	S152= CtrlExCodeIn=0                                        Premise(F129)
	S153= CtrlIRMux=0                                           Premise(F130)

ID	S154= IR_ID.Out={0,rS,cc,0,1,rD,0,1}                        IR-Out(S134)
	S155= IR_ID.Out31_26=0                                      IR-Out(S134)
	S156= IR_ID.Out25_21=rS                                     IR-Out(S134)
	S157= IR_ID.Out20_18=cc                                     IR-Out(S134)
	S158= IR_ID.Out17=0                                         IR-Out(S134)
	S159= IR_ID.Out16=1                                         IR-Out(S134)
	S160= IR_ID.Out15_11=rD                                     IR-Out(S134)
	S161= IR_ID.Out10_6=0                                       IR-Out(S134)
	S162= IR_ID.Out5_0=1                                        IR-Out(S134)
	S163= PC.Out=addr+4                                         PC-Out(S143)
	S164= PC.CIA=addr                                           PC-Out(S144)
	S165= PC.CIA31_28=addr[31:28]                               PC-Out(S144)
	S166= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S167= A_MEM.Out=>A_DMMU1.In                                 Premise(F257)
	S168= A_DMMU1.Out=>A_DMMU2.In                               Premise(F258)
	S169= FU.OutID1=>A_EX.In                                    Premise(F259)
	S170= A_EX.Out=>A_MEM.In                                    Premise(F260)
	S171= A_DMMU2.Out=>A_WB.In                                  Premise(F261)
	S172= A_MEM.Out=>A_WB.In                                    Premise(F262)
	S173= IR_EX.Out20_18=>CP1.cc                                Premise(F263)
	S174= IR_EX.Out16=>CP1.tf                                   Premise(F264)
	S175= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F265)
	S176= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F266)
	S177= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F267)
	S178= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F268)
	S179= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F269)
	S180= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F270)
	S181= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F271)
	S182= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F272)
	S183= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F273)
	S184= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F274)
	S185= FU.Bub_ID=>CU_ID.Bub                                  Premise(F275)
	S186= FU.Halt_ID=>CU_ID.Halt                                Premise(F276)
	S187= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F277)
	S188= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F278)
	S189= FU.Bub_IF=>CU_IF.Bub                                  Premise(F279)
	S190= FU.Halt_IF=>CU_IF.Halt                                Premise(F280)
	S191= ICache.Hit=>CU_IF.ICacheHit                           Premise(F281)
	S192= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F282)
	S193= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F283)
	S194= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F284)
	S195= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F285)
	S196= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F286)
	S197= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F287)
	S198= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F288)
	S199= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F289)
	S200= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F290)
	S201= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F291)
	S202= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F292)
	S203= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F293)
	S204= CP1.fp=>ConditionReg_MEM.In                           Premise(F294)
	S205= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F295)
	S206= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F296)
	S207= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F297)
	S208= ICache.Hit=>FU.ICacheHit                              Premise(F298)
	S209= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F299)
	S210= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F300)
	S211= IR_EX.Out=>FU.IR_EX                                   Premise(F301)
	S212= IR_ID.Out=>FU.IR_ID                                   Premise(F302)
	S213= FU.IR_ID={0,rS,cc,0,1,rD,0,1}                         Path(S154,S212)
	S214= IR_MEM.Out=>FU.IR_MEM                                 Premise(F303)
	S215= IR_WB.Out=>FU.IR_WB                                   Premise(F304)
	S216= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F305)
	S217= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F306)
	S218= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F307)
	S219= GPR.Rdata1=>FU.InID1                                  Premise(F308)
	S220= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F309)
	S221= FU.InID1_RReg=rS                                      Path(S156,S220)
	S222= FU.InID2_RReg=5'b00000                                Premise(F310)
	S223= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F311)
	S224= A_WB.Out=>FU.InWB                                     Premise(F312)
	S225= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F313)
	S226= IR_ID.Out25_21=>GPR.RReg1                             Premise(F314)
	S227= GPR.RReg1=rS                                          Path(S156,S226)
	S228= GPR.Rdata1=a                                          GPR-Read(S227,S139)
	S229= FU.InID1=a                                            Path(S228,S219)
	S230= FU.OutID1=FU(a)                                       FU-Forward(S229)
	S231= A_EX.In=FU(a)                                         Path(S230,S169)
	S232= A_WB.Out=>GPR.WData                                   Premise(F315)
	S233= IR_WB.Out15_11=>GPR.WReg                              Premise(F316)
	S234= IMMU.Addr=>IAddrReg.In                                Premise(F317)
	S235= PC.Out=>ICache.IEA                                    Premise(F318)
	S236= ICache.IEA=addr+4                                     Path(S163,S235)
	S237= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S236)
	S238= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S237,S191)
	S239= FU.ICacheHit=ICacheHit(addr+4)                        Path(S237,S208)
	S240= ICache.Out=>ICacheReg.In                              Premise(F319)
	S241= PC.Out=>IMMU.IEA                                      Premise(F320)
	S242= IMMU.IEA=addr+4                                       Path(S163,S241)
	S243= CP0.ASID=>IMMU.PID                                    Premise(F321)
	S244= IMMU.PID=pid                                          Path(S166,S243)
	S245= IMMU.Addr={pid,addr+4}                                IMMU-Search(S244,S242)
	S246= IAddrReg.In={pid,addr+4}                              Path(S245,S234)
	S247= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S244,S242)
	S248= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S247,S192)
	S249= IR_MEM.Out=>IR_DMMU1.In                               Premise(F322)
	S250= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F323)
	S251= IR_ID.Out=>IR_EX.In                                   Premise(F324)
	S252= IR_EX.In={0,rS,cc,0,1,rD,0,1}                         Path(S154,S251)
	S253= ICache.Out=>IR_ID.In                                  Premise(F325)
	S254= ICache.Out=>IR_IMMU.In                                Premise(F326)
	S255= IR_EX.Out=>IR_MEM.In                                  Premise(F327)
	S256= IR_DMMU2.Out=>IR_WB.In                                Premise(F328)
	S257= IR_MEM.Out=>IR_WB.In                                  Premise(F329)
	S258= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F330)
	S259= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F331)
	S260= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F332)
	S261= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F333)
	S262= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F334)
	S263= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F335)
	S264= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F336)
	S265= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F337)
	S266= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F338)
	S267= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F339)
	S268= IR_EX.Out31_26=>CU_EX.Op                              Premise(F340)
	S269= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F341)
	S270= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F342)
	S271= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F343)
	S272= CU_ID.IRFunc2=rS                                      Path(S156,S271)
	S273= IR_ID.Out31_26=>CU_ID.Op                              Premise(F344)
	S274= CU_ID.Op=0                                            Path(S155,S273)
	S275= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F345)
	S276= CU_ID.IRFunc=1                                        Path(S162,S275)
	S277= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F346)
	S278= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F347)
	S279= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F348)
	S280= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F349)
	S281= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F350)
	S282= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F351)
	S283= IR_WB.Out31_26=>CU_WB.Op                              Premise(F352)
	S284= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F353)
	S285= CtrlA_MEM=0                                           Premise(F354)
	S286= CtrlA_DMMU1=0                                         Premise(F355)
	S287= CtrlA_DMMU2=0                                         Premise(F356)
	S288= CtrlA_EX=1                                            Premise(F357)
	S289= [A_EX]=FU(a)                                          A_EX-Write(S231,S288)
	S290= CtrlA_WB=0                                            Premise(F358)
	S291= CtrlIR_EX=1                                           Premise(F359)
	S292= [IR_EX]={0,rS,cc,0,1,rD,0,1}                          IR_EX-Write(S252,S291)
	S293= CtrlCP1=0                                             Premise(F360)
	S294= CtrlICache=0                                          Premise(F361)
	S295= ICache[addr]={0,rS,cc,0,1,rD,0,1}                     ICache-Hold(S125,S294)
	S296= CtrlIMMU=0                                            Premise(F362)
	S297= CtrlConditionReg_WB=0                                 Premise(F363)
	S298= CtrlConditionReg_MEM=0                                Premise(F364)
	S299= CtrlConditionReg_DMMU1=0                              Premise(F365)
	S300= CtrlConditionReg_DMMU2=0                              Premise(F366)
	S301= CtrlIR_DMMU1=0                                        Premise(F367)
	S302= CtrlIR_DMMU2=0                                        Premise(F368)
	S303= CtrlIR_ID=0                                           Premise(F369)
	S304= [IR_ID]={0,rS,cc,0,1,rD,0,1}                          IR_ID-Hold(S134,S303)
	S305= CtrlIR_IMMU=0                                         Premise(F370)
	S306= CtrlIR_MEM=0                                          Premise(F371)
	S307= CtrlIR_WB=0                                           Premise(F372)
	S308= CtrlGPR=0                                             Premise(F373)
	S309= GPR[rS]=a                                             GPR-Hold(S139,S308)
	S310= CtrlIAddrReg=0                                        Premise(F374)
	S311= CtrlPC=0                                              Premise(F375)
	S312= CtrlPCInc=0                                           Premise(F376)
	S313= PC[CIA]=addr                                          PC-Hold(S144,S312)
	S314= PC[Out]=addr+4                                        PC-Hold(S143,S311,S312)
	S315= CtrlIMem=0                                            Premise(F377)
	S316= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                 IMem-Hold(S146,S315)
	S317= CtrlICacheReg=0                                       Premise(F378)
	S318= CtrlASIDIn=0                                          Premise(F379)
	S319= CtrlCP0=0                                             Premise(F380)
	S320= CP0[ASID]=pid                                         CP0-Hold(S150,S319)
	S321= CtrlEPCIn=0                                           Premise(F381)
	S322= CtrlExCodeIn=0                                        Premise(F382)
	S323= CtrlIRMux=0                                           Premise(F383)

EX	S324= A_EX.Out=FU(a)                                        A_EX-Out(S289)
	S325= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S289)
	S326= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S289)
	S327= IR_EX.Out={0,rS,cc,0,1,rD,0,1}                        IR_EX-Out(S292)
	S328= IR_EX.Out31_26=0                                      IR_EX-Out(S292)
	S329= IR_EX.Out25_21=rS                                     IR_EX-Out(S292)
	S330= IR_EX.Out20_18=cc                                     IR_EX-Out(S292)
	S331= IR_EX.Out17=0                                         IR_EX-Out(S292)
	S332= IR_EX.Out16=1                                         IR_EX-Out(S292)
	S333= IR_EX.Out15_11=rD                                     IR_EX-Out(S292)
	S334= IR_EX.Out10_6=0                                       IR_EX-Out(S292)
	S335= IR_EX.Out5_0=1                                        IR_EX-Out(S292)
	S336= IR_ID.Out={0,rS,cc,0,1,rD,0,1}                        IR-Out(S304)
	S337= IR_ID.Out31_26=0                                      IR-Out(S304)
	S338= IR_ID.Out25_21=rS                                     IR-Out(S304)
	S339= IR_ID.Out20_18=cc                                     IR-Out(S304)
	S340= IR_ID.Out17=0                                         IR-Out(S304)
	S341= IR_ID.Out16=1                                         IR-Out(S304)
	S342= IR_ID.Out15_11=rD                                     IR-Out(S304)
	S343= IR_ID.Out10_6=0                                       IR-Out(S304)
	S344= IR_ID.Out5_0=1                                        IR-Out(S304)
	S345= PC.CIA=addr                                           PC-Out(S313)
	S346= PC.CIA31_28=addr[31:28]                               PC-Out(S313)
	S347= PC.Out=addr+4                                         PC-Out(S314)
	S348= CP0.ASID=pid                                          CP0-Read-ASID(S320)
	S349= A_MEM.Out=>A_DMMU1.In                                 Premise(F384)
	S350= A_DMMU1.Out=>A_DMMU2.In                               Premise(F385)
	S351= FU.OutID1=>A_EX.In                                    Premise(F386)
	S352= A_EX.Out=>A_MEM.In                                    Premise(F387)
	S353= A_MEM.In=FU(a)                                        Path(S324,S352)
	S354= A_DMMU2.Out=>A_WB.In                                  Premise(F388)
	S355= A_MEM.Out=>A_WB.In                                    Premise(F389)
	S356= IR_EX.Out20_18=>CP1.cc                                Premise(F390)
	S357= CP1.cc=cc                                             Path(S330,S356)
	S358= IR_EX.Out16=>CP1.tf                                   Premise(F391)
	S359= CP1.tf=1                                              Path(S332,S358)
	S360= CP1.fp=FPConditionCode(cc,1)                          FP-PRODUCT(S357,S359)
	S361= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F392)
	S362= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F393)
	S363= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F394)
	S364= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F395)
	S365= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F396)
	S366= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F397)
	S367= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F398)
	S368= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F399)
	S369= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F400)
	S370= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F401)
	S371= FU.Bub_ID=>CU_ID.Bub                                  Premise(F402)
	S372= FU.Halt_ID=>CU_ID.Halt                                Premise(F403)
	S373= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F404)
	S374= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F405)
	S375= FU.Bub_IF=>CU_IF.Bub                                  Premise(F406)
	S376= FU.Halt_IF=>CU_IF.Halt                                Premise(F407)
	S377= ICache.Hit=>CU_IF.ICacheHit                           Premise(F408)
	S378= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F409)
	S379= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F410)
	S380= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F411)
	S381= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F412)
	S382= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F413)
	S383= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F414)
	S384= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F415)
	S385= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F416)
	S386= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F417)
	S387= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F418)
	S388= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F419)
	S389= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F420)
	S390= CP1.fp=>ConditionReg_MEM.In                           Premise(F421)
	S391= ConditionReg_MEM.In=FPConditionCode(cc,1)             Path(S360,S390)
	S392= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F422)
	S393= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F423)
	S394= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F424)
	S395= ICache.Hit=>FU.ICacheHit                              Premise(F425)
	S396= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F426)
	S397= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F427)
	S398= IR_EX.Out=>FU.IR_EX                                   Premise(F428)
	S399= FU.IR_EX={0,rS,cc,0,1,rD,0,1}                         Path(S327,S398)
	S400= IR_ID.Out=>FU.IR_ID                                   Premise(F429)
	S401= FU.IR_ID={0,rS,cc,0,1,rD,0,1}                         Path(S336,S400)
	S402= IR_MEM.Out=>FU.IR_MEM                                 Premise(F430)
	S403= IR_WB.Out=>FU.IR_WB                                   Premise(F431)
	S404= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F432)
	S405= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F433)
	S406= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F434)
	S407= FU.InEX_WReg=rD                                       Path(S333,S406)
	S408= GPR.Rdata1=>FU.InID1                                  Premise(F435)
	S409= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F436)
	S410= FU.InID1_RReg=rS                                      Path(S338,S409)
	S411= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F437)
	S412= A_WB.Out=>FU.InWB                                     Premise(F438)
	S413= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F439)
	S414= IR_ID.Out25_21=>GPR.RReg1                             Premise(F440)
	S415= GPR.RReg1=rS                                          Path(S338,S414)
	S416= GPR.Rdata1=a                                          GPR-Read(S415,S309)
	S417= FU.InID1=a                                            Path(S416,S408)
	S418= FU.OutID1=FU(a)                                       FU-Forward(S417)
	S419= A_EX.In=FU(a)                                         Path(S418,S351)
	S420= A_WB.Out=>GPR.WData                                   Premise(F441)
	S421= IR_WB.Out15_11=>GPR.WReg                              Premise(F442)
	S422= IMMU.Addr=>IAddrReg.In                                Premise(F443)
	S423= PC.Out=>ICache.IEA                                    Premise(F444)
	S424= ICache.IEA=addr+4                                     Path(S347,S423)
	S425= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S424)
	S426= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S425,S377)
	S427= FU.ICacheHit=ICacheHit(addr+4)                        Path(S425,S395)
	S428= ICache.Out=>ICacheReg.In                              Premise(F445)
	S429= PC.Out=>IMMU.IEA                                      Premise(F446)
	S430= IMMU.IEA=addr+4                                       Path(S347,S429)
	S431= CP0.ASID=>IMMU.PID                                    Premise(F447)
	S432= IMMU.PID=pid                                          Path(S348,S431)
	S433= IMMU.Addr={pid,addr+4}                                IMMU-Search(S432,S430)
	S434= IAddrReg.In={pid,addr+4}                              Path(S433,S422)
	S435= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S432,S430)
	S436= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S435,S378)
	S437= IR_MEM.Out=>IR_DMMU1.In                               Premise(F448)
	S438= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F449)
	S439= IR_ID.Out=>IR_EX.In                                   Premise(F450)
	S440= IR_EX.In={0,rS,cc,0,1,rD,0,1}                         Path(S336,S439)
	S441= ICache.Out=>IR_ID.In                                  Premise(F451)
	S442= ICache.Out=>IR_IMMU.In                                Premise(F452)
	S443= IR_EX.Out=>IR_MEM.In                                  Premise(F453)
	S444= IR_MEM.In={0,rS,cc,0,1,rD,0,1}                        Path(S327,S443)
	S445= IR_DMMU2.Out=>IR_WB.In                                Premise(F454)
	S446= IR_MEM.Out=>IR_WB.In                                  Premise(F455)
	S447= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F456)
	S448= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F457)
	S449= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F458)
	S450= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F459)
	S451= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F460)
	S452= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F461)
	S453= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F462)
	S454= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F463)
	S455= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F464)
	S456= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F465)
	S457= CU_EX.IRFunc2=rS                                      Path(S329,S456)
	S458= IR_EX.Out31_26=>CU_EX.Op                              Premise(F466)
	S459= CU_EX.Op=0                                            Path(S328,S458)
	S460= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F467)
	S461= CU_EX.IRFunc=1                                        Path(S335,S460)
	S462= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F468)
	S463= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F469)
	S464= CU_ID.IRFunc2=rS                                      Path(S338,S463)
	S465= IR_ID.Out31_26=>CU_ID.Op                              Premise(F470)
	S466= CU_ID.Op=0                                            Path(S337,S465)
	S467= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F471)
	S468= CU_ID.IRFunc=1                                        Path(S344,S467)
	S469= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F472)
	S470= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F473)
	S471= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F474)
	S472= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F475)
	S473= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F476)
	S474= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F477)
	S475= IR_WB.Out31_26=>CU_WB.Op                              Premise(F478)
	S476= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F479)
	S477= CtrlA_MEM=1                                           Premise(F480)
	S478= [A_MEM]=FU(a)                                         A_MEM-Write(S353,S477)
	S479= CtrlA_DMMU1=0                                         Premise(F481)
	S480= CtrlA_DMMU2=0                                         Premise(F482)
	S481= CtrlA_EX=0                                            Premise(F483)
	S482= [A_EX]=FU(a)                                          A_EX-Hold(S289,S481)
	S483= CtrlA_WB=0                                            Premise(F484)
	S484= CtrlIR_EX=0                                           Premise(F485)
	S485= [IR_EX]={0,rS,cc,0,1,rD,0,1}                          IR_EX-Hold(S292,S484)
	S486= CtrlCP1=0                                             Premise(F486)
	S487= CtrlICache=0                                          Premise(F487)
	S488= ICache[addr]={0,rS,cc,0,1,rD,0,1}                     ICache-Hold(S295,S487)
	S489= CtrlIMMU=0                                            Premise(F488)
	S490= CtrlConditionReg_WB=0                                 Premise(F489)
	S491= CtrlConditionReg_MEM=1                                Premise(F490)
	S492= [ConditionReg_MEM]=FPConditionCode(cc,1)              ConditionReg_MEM-Write(S391,S491)
	S493= CtrlConditionReg_DMMU1=0                              Premise(F491)
	S494= CtrlConditionReg_DMMU2=0                              Premise(F492)
	S495= CtrlIR_DMMU1=0                                        Premise(F493)
	S496= CtrlIR_DMMU2=0                                        Premise(F494)
	S497= CtrlIR_ID=0                                           Premise(F495)
	S498= [IR_ID]={0,rS,cc,0,1,rD,0,1}                          IR_ID-Hold(S304,S497)
	S499= CtrlIR_IMMU=0                                         Premise(F496)
	S500= CtrlIR_MEM=1                                          Premise(F497)
	S501= [IR_MEM]={0,rS,cc,0,1,rD,0,1}                         IR_MEM-Write(S444,S500)
	S502= CtrlIR_WB=0                                           Premise(F498)
	S503= CtrlGPR=0                                             Premise(F499)
	S504= GPR[rS]=a                                             GPR-Hold(S309,S503)
	S505= CtrlIAddrReg=0                                        Premise(F500)
	S506= CtrlPC=0                                              Premise(F501)
	S507= CtrlPCInc=0                                           Premise(F502)
	S508= PC[CIA]=addr                                          PC-Hold(S313,S507)
	S509= PC[Out]=addr+4                                        PC-Hold(S314,S506,S507)
	S510= CtrlIMem=0                                            Premise(F503)
	S511= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                 IMem-Hold(S316,S510)
	S512= CtrlICacheReg=0                                       Premise(F504)
	S513= CtrlASIDIn=0                                          Premise(F505)
	S514= CtrlCP0=0                                             Premise(F506)
	S515= CP0[ASID]=pid                                         CP0-Hold(S320,S514)
	S516= CtrlEPCIn=0                                           Premise(F507)
	S517= CtrlExCodeIn=0                                        Premise(F508)
	S518= CtrlIRMux=0                                           Premise(F509)

MEM	S519= A_MEM.Out=FU(a)                                       A_MEM-Out(S478)
	S520= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S478)
	S521= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S478)
	S522= A_EX.Out=FU(a)                                        A_EX-Out(S482)
	S523= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S482)
	S524= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S482)
	S525= IR_EX.Out={0,rS,cc,0,1,rD,0,1}                        IR_EX-Out(S485)
	S526= IR_EX.Out31_26=0                                      IR_EX-Out(S485)
	S527= IR_EX.Out25_21=rS                                     IR_EX-Out(S485)
	S528= IR_EX.Out20_18=cc                                     IR_EX-Out(S485)
	S529= IR_EX.Out17=0                                         IR_EX-Out(S485)
	S530= IR_EX.Out16=1                                         IR_EX-Out(S485)
	S531= IR_EX.Out15_11=rD                                     IR_EX-Out(S485)
	S532= IR_EX.Out10_6=0                                       IR_EX-Out(S485)
	S533= IR_EX.Out5_0=1                                        IR_EX-Out(S485)
	S534= ConditionReg_MEM.Out=FPConditionCode(cc,1)            ConditionReg_MEM-Out(S492)
	S535= ConditionReg_MEM.Out1_0={FPConditionCode(cc,1)}[1:0]  ConditionReg_MEM-Out(S492)
	S536= ConditionReg_MEM.Out4_0={FPConditionCode(cc,1)}[4:0]  ConditionReg_MEM-Out(S492)
	S537= IR_ID.Out={0,rS,cc,0,1,rD,0,1}                        IR-Out(S498)
	S538= IR_ID.Out31_26=0                                      IR-Out(S498)
	S539= IR_ID.Out25_21=rS                                     IR-Out(S498)
	S540= IR_ID.Out20_18=cc                                     IR-Out(S498)
	S541= IR_ID.Out17=0                                         IR-Out(S498)
	S542= IR_ID.Out16=1                                         IR-Out(S498)
	S543= IR_ID.Out15_11=rD                                     IR-Out(S498)
	S544= IR_ID.Out10_6=0                                       IR-Out(S498)
	S545= IR_ID.Out5_0=1                                        IR-Out(S498)
	S546= IR_MEM.Out={0,rS,cc,0,1,rD,0,1}                       IR_MEM-Out(S501)
	S547= IR_MEM.Out31_26=0                                     IR_MEM-Out(S501)
	S548= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S501)
	S549= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S501)
	S550= IR_MEM.Out17=0                                        IR_MEM-Out(S501)
	S551= IR_MEM.Out16=1                                        IR_MEM-Out(S501)
	S552= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S501)
	S553= IR_MEM.Out10_6=0                                      IR_MEM-Out(S501)
	S554= IR_MEM.Out5_0=1                                       IR_MEM-Out(S501)
	S555= PC.CIA=addr                                           PC-Out(S508)
	S556= PC.CIA31_28=addr[31:28]                               PC-Out(S508)
	S557= PC.Out=addr+4                                         PC-Out(S509)
	S558= CP0.ASID=pid                                          CP0-Read-ASID(S515)
	S559= A_MEM.Out=>A_DMMU1.In                                 Premise(F510)
	S560= A_DMMU1.In=FU(a)                                      Path(S519,S559)
	S561= A_DMMU1.Out=>A_DMMU2.In                               Premise(F511)
	S562= FU.OutID1=>A_EX.In                                    Premise(F512)
	S563= A_EX.Out=>A_MEM.In                                    Premise(F513)
	S564= A_MEM.In=FU(a)                                        Path(S522,S563)
	S565= A_DMMU2.Out=>A_WB.In                                  Premise(F514)
	S566= A_MEM.Out=>A_WB.In                                    Premise(F515)
	S567= A_WB.In=FU(a)                                         Path(S519,S566)
	S568= IR_EX.Out20_18=>CP1.cc                                Premise(F516)
	S569= CP1.cc=cc                                             Path(S528,S568)
	S570= IR_EX.Out16=>CP1.tf                                   Premise(F517)
	S571= CP1.tf=1                                              Path(S530,S570)
	S572= CP1.fp=FPConditionCode(cc,1)                          FP-PRODUCT(S569,S571)
	S573= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F518)
	S574= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F519)
	S575= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F520)
	S576= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F521)
	S577= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F522)
	S578= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F523)
	S579= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F524)
	S580= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F525)
	S581= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F526)
	S582= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F527)
	S583= FU.Bub_ID=>CU_ID.Bub                                  Premise(F528)
	S584= FU.Halt_ID=>CU_ID.Halt                                Premise(F529)
	S585= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F530)
	S586= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F531)
	S587= FU.Bub_IF=>CU_IF.Bub                                  Premise(F532)
	S588= FU.Halt_IF=>CU_IF.Halt                                Premise(F533)
	S589= ICache.Hit=>CU_IF.ICacheHit                           Premise(F534)
	S590= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F535)
	S591= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F536)
	S592= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F537)
	S593= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F538)
	S594= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F539)
	S595= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F540)
	S596= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F541)
	S597= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F542)
	S598= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F543)
	S599= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F544)
	S600= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F545)
	S601= ConditionReg_DMMU1.In=FPConditionCode(cc,1)           Path(S534,S600)
	S602= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F546)
	S603= CP1.fp=>ConditionReg_MEM.In                           Premise(F547)
	S604= ConditionReg_MEM.In=FPConditionCode(cc,1)             Path(S572,S603)
	S605= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F548)
	S606= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F549)
	S607= ConditionReg_WB.In=FPConditionCode(cc,1)              Path(S534,S606)
	S608= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F550)
	S609= ICache.Hit=>FU.ICacheHit                              Premise(F551)
	S610= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F552)
	S611= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F553)
	S612= IR_EX.Out=>FU.IR_EX                                   Premise(F554)
	S613= FU.IR_EX={0,rS,cc,0,1,rD,0,1}                         Path(S525,S612)
	S614= IR_ID.Out=>FU.IR_ID                                   Premise(F555)
	S615= FU.IR_ID={0,rS,cc,0,1,rD,0,1}                         Path(S537,S614)
	S616= IR_MEM.Out=>FU.IR_MEM                                 Premise(F556)
	S617= FU.IR_MEM={0,rS,cc,0,1,rD,0,1}                        Path(S546,S616)
	S618= IR_WB.Out=>FU.IR_WB                                   Premise(F557)
	S619= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F558)
	S620= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F559)
	S621= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F560)
	S622= FU.InEX_WReg=rD                                       Path(S531,S621)
	S623= GPR.Rdata1=>FU.InID1                                  Premise(F561)
	S624= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F562)
	S625= FU.InID1_RReg=rS                                      Path(S539,S624)
	S626= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F563)
	S627= FU.InMEM_WReg=rD                                      Path(S552,S626)
	S628= A_WB.Out=>FU.InWB                                     Premise(F564)
	S629= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F565)
	S630= IR_ID.Out25_21=>GPR.RReg1                             Premise(F566)
	S631= GPR.RReg1=rS                                          Path(S539,S630)
	S632= GPR.Rdata1=a                                          GPR-Read(S631,S504)
	S633= FU.InID1=a                                            Path(S632,S623)
	S634= FU.OutID1=FU(a)                                       FU-Forward(S633)
	S635= A_EX.In=FU(a)                                         Path(S634,S562)
	S636= A_WB.Out=>GPR.WData                                   Premise(F567)
	S637= IR_WB.Out15_11=>GPR.WReg                              Premise(F568)
	S638= IMMU.Addr=>IAddrReg.In                                Premise(F569)
	S639= PC.Out=>ICache.IEA                                    Premise(F570)
	S640= ICache.IEA=addr+4                                     Path(S557,S639)
	S641= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S640)
	S642= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S641,S589)
	S643= FU.ICacheHit=ICacheHit(addr+4)                        Path(S641,S609)
	S644= ICache.Out=>ICacheReg.In                              Premise(F571)
	S645= PC.Out=>IMMU.IEA                                      Premise(F572)
	S646= IMMU.IEA=addr+4                                       Path(S557,S645)
	S647= CP0.ASID=>IMMU.PID                                    Premise(F573)
	S648= IMMU.PID=pid                                          Path(S558,S647)
	S649= IMMU.Addr={pid,addr+4}                                IMMU-Search(S648,S646)
	S650= IAddrReg.In={pid,addr+4}                              Path(S649,S638)
	S651= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S648,S646)
	S652= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S651,S590)
	S653= IR_MEM.Out=>IR_DMMU1.In                               Premise(F574)
	S654= IR_DMMU1.In={0,rS,cc,0,1,rD,0,1}                      Path(S546,S653)
	S655= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F575)
	S656= IR_ID.Out=>IR_EX.In                                   Premise(F576)
	S657= IR_EX.In={0,rS,cc,0,1,rD,0,1}                         Path(S537,S656)
	S658= ICache.Out=>IR_ID.In                                  Premise(F577)
	S659= ICache.Out=>IR_IMMU.In                                Premise(F578)
	S660= IR_EX.Out=>IR_MEM.In                                  Premise(F579)
	S661= IR_MEM.In={0,rS,cc,0,1,rD,0,1}                        Path(S525,S660)
	S662= IR_DMMU2.Out=>IR_WB.In                                Premise(F580)
	S663= IR_MEM.Out=>IR_WB.In                                  Premise(F581)
	S664= IR_WB.In={0,rS,cc,0,1,rD,0,1}                         Path(S546,S663)
	S665= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F582)
	S666= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F583)
	S667= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F584)
	S668= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F585)
	S669= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F586)
	S670= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F587)
	S671= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F588)
	S672= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F589)
	S673= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F590)
	S674= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F591)
	S675= CU_EX.IRFunc2=rS                                      Path(S527,S674)
	S676= IR_EX.Out31_26=>CU_EX.Op                              Premise(F592)
	S677= CU_EX.Op=0                                            Path(S526,S676)
	S678= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F593)
	S679= CU_EX.IRFunc=1                                        Path(S533,S678)
	S680= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F594)
	S681= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F595)
	S682= CU_ID.IRFunc2=rS                                      Path(S539,S681)
	S683= IR_ID.Out31_26=>CU_ID.Op                              Premise(F596)
	S684= CU_ID.Op=0                                            Path(S538,S683)
	S685= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F597)
	S686= CU_ID.IRFunc=1                                        Path(S545,S685)
	S687= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F598)
	S688= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F599)
	S689= CU_MEM.IRFunc2=rS                                     Path(S548,S688)
	S690= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F600)
	S691= CU_MEM.Op=0                                           Path(S547,S690)
	S692= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F601)
	S693= CU_MEM.IRFunc=1                                       Path(S554,S692)
	S694= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F602)
	S695= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F603)
	S696= IR_WB.Out31_26=>CU_WB.Op                              Premise(F604)
	S697= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F605)
	S698= CtrlA_MEM=0                                           Premise(F606)
	S699= [A_MEM]=FU(a)                                         A_MEM-Hold(S478,S698)
	S700= CtrlA_DMMU1=1                                         Premise(F607)
	S701= [A_DMMU1]=FU(a)                                       A_DMMU1-Write(S560,S700)
	S702= CtrlA_DMMU2=0                                         Premise(F608)
	S703= CtrlA_EX=0                                            Premise(F609)
	S704= [A_EX]=FU(a)                                          A_EX-Hold(S482,S703)
	S705= CtrlA_WB=1                                            Premise(F610)
	S706= [A_WB]=FU(a)                                          A_WB-Write(S567,S705)
	S707= CtrlIR_EX=0                                           Premise(F611)
	S708= [IR_EX]={0,rS,cc,0,1,rD,0,1}                          IR_EX-Hold(S485,S707)
	S709= CtrlCP1=0                                             Premise(F612)
	S710= CtrlICache=0                                          Premise(F613)
	S711= ICache[addr]={0,rS,cc,0,1,rD,0,1}                     ICache-Hold(S488,S710)
	S712= CtrlIMMU=0                                            Premise(F614)
	S713= CtrlConditionReg_WB=1                                 Premise(F615)
	S714= [ConditionReg_WB]=FPConditionCode(cc,1)               ConditionReg_WB-Write(S607,S713)
	S715= CtrlConditionReg_MEM=0                                Premise(F616)
	S716= [ConditionReg_MEM]=FPConditionCode(cc,1)              ConditionReg_MEM-Hold(S492,S715)
	S717= CtrlConditionReg_DMMU1=1                              Premise(F617)
	S718= [ConditionReg_DMMU1]=FPConditionCode(cc,1)            ConditionReg_DMMU1-Write(S601,S717)
	S719= CtrlConditionReg_DMMU2=0                              Premise(F618)
	S720= CtrlIR_DMMU1=1                                        Premise(F619)
	S721= [IR_DMMU1]={0,rS,cc,0,1,rD,0,1}                       IR_DMMU1-Write(S654,S720)
	S722= CtrlIR_DMMU2=0                                        Premise(F620)
	S723= CtrlIR_ID=0                                           Premise(F621)
	S724= [IR_ID]={0,rS,cc,0,1,rD,0,1}                          IR_ID-Hold(S498,S723)
	S725= CtrlIR_IMMU=0                                         Premise(F622)
	S726= CtrlIR_MEM=0                                          Premise(F623)
	S727= [IR_MEM]={0,rS,cc,0,1,rD,0,1}                         IR_MEM-Hold(S501,S726)
	S728= CtrlIR_WB=1                                           Premise(F624)
	S729= [IR_WB]={0,rS,cc,0,1,rD,0,1}                          IR_WB-Write(S664,S728)
	S730= CtrlGPR=0                                             Premise(F625)
	S731= GPR[rS]=a                                             GPR-Hold(S504,S730)
	S732= CtrlIAddrReg=0                                        Premise(F626)
	S733= CtrlPC=0                                              Premise(F627)
	S734= CtrlPCInc=0                                           Premise(F628)
	S735= PC[CIA]=addr                                          PC-Hold(S508,S734)
	S736= PC[Out]=addr+4                                        PC-Hold(S509,S733,S734)
	S737= CtrlIMem=0                                            Premise(F629)
	S738= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                 IMem-Hold(S511,S737)
	S739= CtrlICacheReg=0                                       Premise(F630)
	S740= CtrlASIDIn=0                                          Premise(F631)
	S741= CtrlCP0=0                                             Premise(F632)
	S742= CP0[ASID]=pid                                         CP0-Hold(S515,S741)
	S743= CtrlEPCIn=0                                           Premise(F633)
	S744= CtrlExCodeIn=0                                        Premise(F634)
	S745= CtrlIRMux=0                                           Premise(F635)

DMMU1	S746= A_MEM.Out=FU(a)                                       A_MEM-Out(S699)
	S747= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S699)
	S748= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S699)
	S749= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S701)
	S750= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S701)
	S751= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S701)
	S752= A_EX.Out=FU(a)                                        A_EX-Out(S704)
	S753= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S704)
	S754= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S704)
	S755= A_WB.Out=FU(a)                                        A_WB-Out(S706)
	S756= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S706)
	S757= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S706)
	S758= IR_EX.Out={0,rS,cc,0,1,rD,0,1}                        IR_EX-Out(S708)
	S759= IR_EX.Out31_26=0                                      IR_EX-Out(S708)
	S760= IR_EX.Out25_21=rS                                     IR_EX-Out(S708)
	S761= IR_EX.Out20_18=cc                                     IR_EX-Out(S708)
	S762= IR_EX.Out17=0                                         IR_EX-Out(S708)
	S763= IR_EX.Out16=1                                         IR_EX-Out(S708)
	S764= IR_EX.Out15_11=rD                                     IR_EX-Out(S708)
	S765= IR_EX.Out10_6=0                                       IR_EX-Out(S708)
	S766= IR_EX.Out5_0=1                                        IR_EX-Out(S708)
	S767= ConditionReg_WB.Out=FPConditionCode(cc,1)             ConditionReg_WB-Out(S714)
	S768= ConditionReg_WB.Out1_0={FPConditionCode(cc,1)}[1:0]   ConditionReg_WB-Out(S714)
	S769= ConditionReg_WB.Out4_0={FPConditionCode(cc,1)}[4:0]   ConditionReg_WB-Out(S714)
	S770= ConditionReg_MEM.Out=FPConditionCode(cc,1)            ConditionReg_MEM-Out(S716)
	S771= ConditionReg_MEM.Out1_0={FPConditionCode(cc,1)}[1:0]  ConditionReg_MEM-Out(S716)
	S772= ConditionReg_MEM.Out4_0={FPConditionCode(cc,1)}[4:0]  ConditionReg_MEM-Out(S716)
	S773= ConditionReg_DMMU1.Out=FPConditionCode(cc,1)          ConditionReg_DMMU1-Out(S718)
	S774= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,1)}[1:0]ConditionReg_DMMU1-Out(S718)
	S775= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,1)}[4:0]ConditionReg_DMMU1-Out(S718)
	S776= IR_DMMU1.Out={0,rS,cc,0,1,rD,0,1}                     IR_DMMU1-Out(S721)
	S777= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S721)
	S778= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S721)
	S779= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S721)
	S780= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S721)
	S781= IR_DMMU1.Out16=1                                      IR_DMMU1-Out(S721)
	S782= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S721)
	S783= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S721)
	S784= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S721)
	S785= IR_ID.Out={0,rS,cc,0,1,rD,0,1}                        IR-Out(S724)
	S786= IR_ID.Out31_26=0                                      IR-Out(S724)
	S787= IR_ID.Out25_21=rS                                     IR-Out(S724)
	S788= IR_ID.Out20_18=cc                                     IR-Out(S724)
	S789= IR_ID.Out17=0                                         IR-Out(S724)
	S790= IR_ID.Out16=1                                         IR-Out(S724)
	S791= IR_ID.Out15_11=rD                                     IR-Out(S724)
	S792= IR_ID.Out10_6=0                                       IR-Out(S724)
	S793= IR_ID.Out5_0=1                                        IR-Out(S724)
	S794= IR_MEM.Out={0,rS,cc,0,1,rD,0,1}                       IR_MEM-Out(S727)
	S795= IR_MEM.Out31_26=0                                     IR_MEM-Out(S727)
	S796= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S727)
	S797= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S727)
	S798= IR_MEM.Out17=0                                        IR_MEM-Out(S727)
	S799= IR_MEM.Out16=1                                        IR_MEM-Out(S727)
	S800= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S727)
	S801= IR_MEM.Out10_6=0                                      IR_MEM-Out(S727)
	S802= IR_MEM.Out5_0=1                                       IR_MEM-Out(S727)
	S803= IR_WB.Out={0,rS,cc,0,1,rD,0,1}                        IR-Out(S729)
	S804= IR_WB.Out31_26=0                                      IR-Out(S729)
	S805= IR_WB.Out25_21=rS                                     IR-Out(S729)
	S806= IR_WB.Out20_18=cc                                     IR-Out(S729)
	S807= IR_WB.Out17=0                                         IR-Out(S729)
	S808= IR_WB.Out16=1                                         IR-Out(S729)
	S809= IR_WB.Out15_11=rD                                     IR-Out(S729)
	S810= IR_WB.Out10_6=0                                       IR-Out(S729)
	S811= IR_WB.Out5_0=1                                        IR-Out(S729)
	S812= PC.CIA=addr                                           PC-Out(S735)
	S813= PC.CIA31_28=addr[31:28]                               PC-Out(S735)
	S814= PC.Out=addr+4                                         PC-Out(S736)
	S815= CP0.ASID=pid                                          CP0-Read-ASID(S742)
	S816= A_MEM.Out=>A_DMMU1.In                                 Premise(F636)
	S817= A_DMMU1.In=FU(a)                                      Path(S746,S816)
	S818= A_DMMU1.Out=>A_DMMU2.In                               Premise(F637)
	S819= A_DMMU2.In=FU(a)                                      Path(S749,S818)
	S820= FU.OutID1=>A_EX.In                                    Premise(F638)
	S821= A_EX.Out=>A_MEM.In                                    Premise(F639)
	S822= A_MEM.In=FU(a)                                        Path(S752,S821)
	S823= A_DMMU2.Out=>A_WB.In                                  Premise(F640)
	S824= A_MEM.Out=>A_WB.In                                    Premise(F641)
	S825= A_WB.In=FU(a)                                         Path(S746,S824)
	S826= IR_EX.Out20_18=>CP1.cc                                Premise(F642)
	S827= CP1.cc=cc                                             Path(S761,S826)
	S828= IR_EX.Out16=>CP1.tf                                   Premise(F643)
	S829= CP1.tf=1                                              Path(S763,S828)
	S830= CP1.fp=FPConditionCode(cc,1)                          FP-PRODUCT(S827,S829)
	S831= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F644)
	S832= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F645)
	S833= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F646)
	S834= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F647)
	S835= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F648)
	S836= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F649)
	S837= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F650)
	S838= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F651)
	S839= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F652)
	S840= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F653)
	S841= FU.Bub_ID=>CU_ID.Bub                                  Premise(F654)
	S842= FU.Halt_ID=>CU_ID.Halt                                Premise(F655)
	S843= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F656)
	S844= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F657)
	S845= FU.Bub_IF=>CU_IF.Bub                                  Premise(F658)
	S846= FU.Halt_IF=>CU_IF.Halt                                Premise(F659)
	S847= ICache.Hit=>CU_IF.ICacheHit                           Premise(F660)
	S848= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F661)
	S849= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F662)
	S850= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F663)
	S851= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F664)
	S852= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F665)
	S853= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F666)
	S854= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F667)
	S855= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F668)
	S856= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F669)
	S857= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F670)
	S858= CU_WB.fp=FPConditionCode(cc,1)                        Path(S767,S857)
	S859= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F671)
	S860= ConditionReg_DMMU1.In=FPConditionCode(cc,1)           Path(S770,S859)
	S861= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F672)
	S862= ConditionReg_DMMU2.In=FPConditionCode(cc,1)           Path(S773,S861)
	S863= CP1.fp=>ConditionReg_MEM.In                           Premise(F673)
	S864= ConditionReg_MEM.In=FPConditionCode(cc,1)             Path(S830,S863)
	S865= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F674)
	S866= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F675)
	S867= ConditionReg_WB.In=FPConditionCode(cc,1)              Path(S770,S866)
	S868= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F676)
	S869= ICache.Hit=>FU.ICacheHit                              Premise(F677)
	S870= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F678)
	S871= FU.IR_DMMU1={0,rS,cc,0,1,rD,0,1}                      Path(S776,S870)
	S872= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F679)
	S873= IR_EX.Out=>FU.IR_EX                                   Premise(F680)
	S874= FU.IR_EX={0,rS,cc,0,1,rD,0,1}                         Path(S758,S873)
	S875= IR_ID.Out=>FU.IR_ID                                   Premise(F681)
	S876= FU.IR_ID={0,rS,cc,0,1,rD,0,1}                         Path(S785,S875)
	S877= IR_MEM.Out=>FU.IR_MEM                                 Premise(F682)
	S878= FU.IR_MEM={0,rS,cc,0,1,rD,0,1}                        Path(S794,S877)
	S879= IR_WB.Out=>FU.IR_WB                                   Premise(F683)
	S880= FU.IR_WB={0,rS,cc,0,1,rD,0,1}                         Path(S803,S879)
	S881= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F684)
	S882= FU.InDMMU1_WReg=rD                                    Path(S782,S881)
	S883= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F685)
	S884= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F686)
	S885= FU.InEX_WReg=rD                                       Path(S764,S884)
	S886= GPR.Rdata1=>FU.InID1                                  Premise(F687)
	S887= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F688)
	S888= FU.InID1_RReg=rS                                      Path(S787,S887)
	S889= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F689)
	S890= FU.InMEM_WReg=rD                                      Path(S800,S889)
	S891= A_WB.Out=>FU.InWB                                     Premise(F690)
	S892= FU.InWB=FU(a)                                         Path(S755,S891)
	S893= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F691)
	S894= FU.InWB_WReg=rD                                       Path(S809,S893)
	S895= IR_ID.Out25_21=>GPR.RReg1                             Premise(F692)
	S896= GPR.RReg1=rS                                          Path(S787,S895)
	S897= GPR.Rdata1=a                                          GPR-Read(S896,S731)
	S898= FU.InID1=a                                            Path(S897,S886)
	S899= FU.OutID1=FU(a)                                       FU-Forward(S898)
	S900= A_EX.In=FU(a)                                         Path(S899,S820)
	S901= A_WB.Out=>GPR.WData                                   Premise(F693)
	S902= GPR.WData=FU(a)                                       Path(S755,S901)
	S903= IR_WB.Out15_11=>GPR.WReg                              Premise(F694)
	S904= GPR.WReg=rD                                           Path(S809,S903)
	S905= IMMU.Addr=>IAddrReg.In                                Premise(F695)
	S906= PC.Out=>ICache.IEA                                    Premise(F696)
	S907= ICache.IEA=addr+4                                     Path(S814,S906)
	S908= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S907)
	S909= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S908,S847)
	S910= FU.ICacheHit=ICacheHit(addr+4)                        Path(S908,S869)
	S911= ICache.Out=>ICacheReg.In                              Premise(F697)
	S912= PC.Out=>IMMU.IEA                                      Premise(F698)
	S913= IMMU.IEA=addr+4                                       Path(S814,S912)
	S914= CP0.ASID=>IMMU.PID                                    Premise(F699)
	S915= IMMU.PID=pid                                          Path(S815,S914)
	S916= IMMU.Addr={pid,addr+4}                                IMMU-Search(S915,S913)
	S917= IAddrReg.In={pid,addr+4}                              Path(S916,S905)
	S918= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S915,S913)
	S919= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S918,S848)
	S920= IR_MEM.Out=>IR_DMMU1.In                               Premise(F700)
	S921= IR_DMMU1.In={0,rS,cc,0,1,rD,0,1}                      Path(S794,S920)
	S922= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F701)
	S923= IR_DMMU2.In={0,rS,cc,0,1,rD,0,1}                      Path(S776,S922)
	S924= IR_ID.Out=>IR_EX.In                                   Premise(F702)
	S925= IR_EX.In={0,rS,cc,0,1,rD,0,1}                         Path(S785,S924)
	S926= ICache.Out=>IR_ID.In                                  Premise(F703)
	S927= ICache.Out=>IR_IMMU.In                                Premise(F704)
	S928= IR_EX.Out=>IR_MEM.In                                  Premise(F705)
	S929= IR_MEM.In={0,rS,cc,0,1,rD,0,1}                        Path(S758,S928)
	S930= IR_DMMU2.Out=>IR_WB.In                                Premise(F706)
	S931= IR_MEM.Out=>IR_WB.In                                  Premise(F707)
	S932= IR_WB.In={0,rS,cc,0,1,rD,0,1}                         Path(S794,S931)
	S933= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F708)
	S934= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F709)
	S935= CU_DMMU1.IRFunc2=rS                                   Path(S778,S934)
	S936= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F710)
	S937= CU_DMMU1.Op=0                                         Path(S777,S936)
	S938= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F711)
	S939= CU_DMMU1.IRFunc=1                                     Path(S784,S938)
	S940= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F712)
	S941= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F713)
	S942= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F714)
	S943= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F715)
	S944= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F716)
	S945= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F717)
	S946= CU_EX.IRFunc2=rS                                      Path(S760,S945)
	S947= IR_EX.Out31_26=>CU_EX.Op                              Premise(F718)
	S948= CU_EX.Op=0                                            Path(S759,S947)
	S949= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F719)
	S950= CU_EX.IRFunc=1                                        Path(S766,S949)
	S951= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F720)
	S952= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F721)
	S953= CU_ID.IRFunc2=rS                                      Path(S787,S952)
	S954= IR_ID.Out31_26=>CU_ID.Op                              Premise(F722)
	S955= CU_ID.Op=0                                            Path(S786,S954)
	S956= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F723)
	S957= CU_ID.IRFunc=1                                        Path(S793,S956)
	S958= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F724)
	S959= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F725)
	S960= CU_MEM.IRFunc2=rS                                     Path(S796,S959)
	S961= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F726)
	S962= CU_MEM.Op=0                                           Path(S795,S961)
	S963= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F727)
	S964= CU_MEM.IRFunc=1                                       Path(S802,S963)
	S965= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F728)
	S966= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F729)
	S967= CU_WB.IRFunc2=rS                                      Path(S805,S966)
	S968= IR_WB.Out31_26=>CU_WB.Op                              Premise(F730)
	S969= CU_WB.Op=0                                            Path(S804,S968)
	S970= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F731)
	S971= CU_WB.IRFunc=1                                        Path(S811,S970)
	S972= CtrlA_MEM=0                                           Premise(F732)
	S973= [A_MEM]=FU(a)                                         A_MEM-Hold(S699,S972)
	S974= CtrlA_DMMU1=0                                         Premise(F733)
	S975= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S701,S974)
	S976= CtrlA_DMMU2=1                                         Premise(F734)
	S977= [A_DMMU2]=FU(a)                                       A_DMMU2-Write(S819,S976)
	S978= CtrlA_EX=0                                            Premise(F735)
	S979= [A_EX]=FU(a)                                          A_EX-Hold(S704,S978)
	S980= CtrlA_WB=0                                            Premise(F736)
	S981= [A_WB]=FU(a)                                          A_WB-Hold(S706,S980)
	S982= CtrlIR_EX=0                                           Premise(F737)
	S983= [IR_EX]={0,rS,cc,0,1,rD,0,1}                          IR_EX-Hold(S708,S982)
	S984= CtrlCP1=0                                             Premise(F738)
	S985= CtrlICache=0                                          Premise(F739)
	S986= ICache[addr]={0,rS,cc,0,1,rD,0,1}                     ICache-Hold(S711,S985)
	S987= CtrlIMMU=0                                            Premise(F740)
	S988= CtrlConditionReg_WB=0                                 Premise(F741)
	S989= [ConditionReg_WB]=FPConditionCode(cc,1)               ConditionReg_WB-Hold(S714,S988)
	S990= CtrlConditionReg_MEM=0                                Premise(F742)
	S991= [ConditionReg_MEM]=FPConditionCode(cc,1)              ConditionReg_MEM-Hold(S716,S990)
	S992= CtrlConditionReg_DMMU1=0                              Premise(F743)
	S993= [ConditionReg_DMMU1]=FPConditionCode(cc,1)            ConditionReg_DMMU1-Hold(S718,S992)
	S994= CtrlConditionReg_DMMU2=1                              Premise(F744)
	S995= [ConditionReg_DMMU2]=FPConditionCode(cc,1)            ConditionReg_DMMU2-Write(S862,S994)
	S996= CtrlIR_DMMU1=0                                        Premise(F745)
	S997= [IR_DMMU1]={0,rS,cc,0,1,rD,0,1}                       IR_DMMU1-Hold(S721,S996)
	S998= CtrlIR_DMMU2=1                                        Premise(F746)
	S999= [IR_DMMU2]={0,rS,cc,0,1,rD,0,1}                       IR_DMMU2-Write(S923,S998)
	S1000= CtrlIR_ID=0                                          Premise(F747)
	S1001= [IR_ID]={0,rS,cc,0,1,rD,0,1}                         IR_ID-Hold(S724,S1000)
	S1002= CtrlIR_IMMU=0                                        Premise(F748)
	S1003= CtrlIR_MEM=0                                         Premise(F749)
	S1004= [IR_MEM]={0,rS,cc,0,1,rD,0,1}                        IR_MEM-Hold(S727,S1003)
	S1005= CtrlIR_WB=0                                          Premise(F750)
	S1006= [IR_WB]={0,rS,cc,0,1,rD,0,1}                         IR_WB-Hold(S729,S1005)
	S1007= CtrlGPR=0                                            Premise(F751)
	S1008= GPR[rS]=a                                            GPR-Hold(S731,S1007)
	S1009= CtrlIAddrReg=0                                       Premise(F752)
	S1010= CtrlPC=0                                             Premise(F753)
	S1011= CtrlPCInc=0                                          Premise(F754)
	S1012= PC[CIA]=addr                                         PC-Hold(S735,S1011)
	S1013= PC[Out]=addr+4                                       PC-Hold(S736,S1010,S1011)
	S1014= CtrlIMem=0                                           Premise(F755)
	S1015= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                IMem-Hold(S738,S1014)
	S1016= CtrlICacheReg=0                                      Premise(F756)
	S1017= CtrlASIDIn=0                                         Premise(F757)
	S1018= CtrlCP0=0                                            Premise(F758)
	S1019= CP0[ASID]=pid                                        CP0-Hold(S742,S1018)
	S1020= CtrlEPCIn=0                                          Premise(F759)
	S1021= CtrlExCodeIn=0                                       Premise(F760)
	S1022= CtrlIRMux=0                                          Premise(F761)

DMMU2	S1023= A_MEM.Out=FU(a)                                      A_MEM-Out(S973)
	S1024= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S973)
	S1025= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S973)
	S1026= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S975)
	S1027= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S975)
	S1028= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S975)
	S1029= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S977)
	S1030= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S977)
	S1031= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S977)
	S1032= A_EX.Out=FU(a)                                       A_EX-Out(S979)
	S1033= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S979)
	S1034= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S979)
	S1035= A_WB.Out=FU(a)                                       A_WB-Out(S981)
	S1036= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S981)
	S1037= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S981)
	S1038= IR_EX.Out={0,rS,cc,0,1,rD,0,1}                       IR_EX-Out(S983)
	S1039= IR_EX.Out31_26=0                                     IR_EX-Out(S983)
	S1040= IR_EX.Out25_21=rS                                    IR_EX-Out(S983)
	S1041= IR_EX.Out20_18=cc                                    IR_EX-Out(S983)
	S1042= IR_EX.Out17=0                                        IR_EX-Out(S983)
	S1043= IR_EX.Out16=1                                        IR_EX-Out(S983)
	S1044= IR_EX.Out15_11=rD                                    IR_EX-Out(S983)
	S1045= IR_EX.Out10_6=0                                      IR_EX-Out(S983)
	S1046= IR_EX.Out5_0=1                                       IR_EX-Out(S983)
	S1047= ConditionReg_WB.Out=FPConditionCode(cc,1)            ConditionReg_WB-Out(S989)
	S1048= ConditionReg_WB.Out1_0={FPConditionCode(cc,1)}[1:0]  ConditionReg_WB-Out(S989)
	S1049= ConditionReg_WB.Out4_0={FPConditionCode(cc,1)}[4:0]  ConditionReg_WB-Out(S989)
	S1050= ConditionReg_MEM.Out=FPConditionCode(cc,1)           ConditionReg_MEM-Out(S991)
	S1051= ConditionReg_MEM.Out1_0={FPConditionCode(cc,1)}[1:0] ConditionReg_MEM-Out(S991)
	S1052= ConditionReg_MEM.Out4_0={FPConditionCode(cc,1)}[4:0] ConditionReg_MEM-Out(S991)
	S1053= ConditionReg_DMMU1.Out=FPConditionCode(cc,1)         ConditionReg_DMMU1-Out(S993)
	S1054= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,1)}[1:0]ConditionReg_DMMU1-Out(S993)
	S1055= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,1)}[4:0]ConditionReg_DMMU1-Out(S993)
	S1056= ConditionReg_DMMU2.Out=FPConditionCode(cc,1)         ConditionReg_DMMU2-Out(S995)
	S1057= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,1)}[1:0]ConditionReg_DMMU2-Out(S995)
	S1058= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,1)}[4:0]ConditionReg_DMMU2-Out(S995)
	S1059= IR_DMMU1.Out={0,rS,cc,0,1,rD,0,1}                    IR_DMMU1-Out(S997)
	S1060= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S997)
	S1061= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S997)
	S1062= IR_DMMU1.Out20_18=cc                                 IR_DMMU1-Out(S997)
	S1063= IR_DMMU1.Out17=0                                     IR_DMMU1-Out(S997)
	S1064= IR_DMMU1.Out16=1                                     IR_DMMU1-Out(S997)
	S1065= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S997)
	S1066= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S997)
	S1067= IR_DMMU1.Out5_0=1                                    IR_DMMU1-Out(S997)
	S1068= IR_DMMU2.Out={0,rS,cc,0,1,rD,0,1}                    IR_DMMU2-Out(S999)
	S1069= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S999)
	S1070= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S999)
	S1071= IR_DMMU2.Out20_18=cc                                 IR_DMMU2-Out(S999)
	S1072= IR_DMMU2.Out17=0                                     IR_DMMU2-Out(S999)
	S1073= IR_DMMU2.Out16=1                                     IR_DMMU2-Out(S999)
	S1074= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S999)
	S1075= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S999)
	S1076= IR_DMMU2.Out5_0=1                                    IR_DMMU2-Out(S999)
	S1077= IR_ID.Out={0,rS,cc,0,1,rD,0,1}                       IR-Out(S1001)
	S1078= IR_ID.Out31_26=0                                     IR-Out(S1001)
	S1079= IR_ID.Out25_21=rS                                    IR-Out(S1001)
	S1080= IR_ID.Out20_18=cc                                    IR-Out(S1001)
	S1081= IR_ID.Out17=0                                        IR-Out(S1001)
	S1082= IR_ID.Out16=1                                        IR-Out(S1001)
	S1083= IR_ID.Out15_11=rD                                    IR-Out(S1001)
	S1084= IR_ID.Out10_6=0                                      IR-Out(S1001)
	S1085= IR_ID.Out5_0=1                                       IR-Out(S1001)
	S1086= IR_MEM.Out={0,rS,cc,0,1,rD,0,1}                      IR_MEM-Out(S1004)
	S1087= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1004)
	S1088= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1004)
	S1089= IR_MEM.Out20_18=cc                                   IR_MEM-Out(S1004)
	S1090= IR_MEM.Out17=0                                       IR_MEM-Out(S1004)
	S1091= IR_MEM.Out16=1                                       IR_MEM-Out(S1004)
	S1092= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1004)
	S1093= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1004)
	S1094= IR_MEM.Out5_0=1                                      IR_MEM-Out(S1004)
	S1095= IR_WB.Out={0,rS,cc,0,1,rD,0,1}                       IR-Out(S1006)
	S1096= IR_WB.Out31_26=0                                     IR-Out(S1006)
	S1097= IR_WB.Out25_21=rS                                    IR-Out(S1006)
	S1098= IR_WB.Out20_18=cc                                    IR-Out(S1006)
	S1099= IR_WB.Out17=0                                        IR-Out(S1006)
	S1100= IR_WB.Out16=1                                        IR-Out(S1006)
	S1101= IR_WB.Out15_11=rD                                    IR-Out(S1006)
	S1102= IR_WB.Out10_6=0                                      IR-Out(S1006)
	S1103= IR_WB.Out5_0=1                                       IR-Out(S1006)
	S1104= PC.CIA=addr                                          PC-Out(S1012)
	S1105= PC.CIA31_28=addr[31:28]                              PC-Out(S1012)
	S1106= PC.Out=addr+4                                        PC-Out(S1013)
	S1107= CP0.ASID=pid                                         CP0-Read-ASID(S1019)
	S1108= A_MEM.Out=>A_DMMU1.In                                Premise(F762)
	S1109= A_DMMU1.In=FU(a)                                     Path(S1023,S1108)
	S1110= A_DMMU1.Out=>A_DMMU2.In                              Premise(F763)
	S1111= A_DMMU2.In=FU(a)                                     Path(S1026,S1110)
	S1112= FU.OutID1=>A_EX.In                                   Premise(F764)
	S1113= A_EX.Out=>A_MEM.In                                   Premise(F765)
	S1114= A_MEM.In=FU(a)                                       Path(S1032,S1113)
	S1115= A_DMMU2.Out=>A_WB.In                                 Premise(F766)
	S1116= A_WB.In=FU(a)                                        Path(S1029,S1115)
	S1117= A_MEM.Out=>A_WB.In                                   Premise(F767)
	S1118= IR_EX.Out20_18=>CP1.cc                               Premise(F768)
	S1119= CP1.cc=cc                                            Path(S1041,S1118)
	S1120= IR_EX.Out16=>CP1.tf                                  Premise(F769)
	S1121= CP1.tf=1                                             Path(S1043,S1120)
	S1122= CP1.fp=FPConditionCode(cc,1)                         FP-PRODUCT(S1119,S1121)
	S1123= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F770)
	S1124= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F771)
	S1125= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F772)
	S1126= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F773)
	S1127= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F774)
	S1128= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F775)
	S1129= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F776)
	S1130= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F777)
	S1131= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F778)
	S1132= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F779)
	S1133= FU.Bub_ID=>CU_ID.Bub                                 Premise(F780)
	S1134= FU.Halt_ID=>CU_ID.Halt                               Premise(F781)
	S1135= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F782)
	S1136= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F783)
	S1137= FU.Bub_IF=>CU_IF.Bub                                 Premise(F784)
	S1138= FU.Halt_IF=>CU_IF.Halt                               Premise(F785)
	S1139= ICache.Hit=>CU_IF.ICacheHit                          Premise(F786)
	S1140= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F787)
	S1141= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F788)
	S1142= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F789)
	S1143= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F790)
	S1144= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F791)
	S1145= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F792)
	S1146= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F793)
	S1147= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F794)
	S1148= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F795)
	S1149= ConditionReg_WB.Out=>CU_WB.fp                        Premise(F796)
	S1150= CU_WB.fp=FPConditionCode(cc,1)                       Path(S1047,S1149)
	S1151= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F797)
	S1152= ConditionReg_DMMU1.In=FPConditionCode(cc,1)          Path(S1050,S1151)
	S1153= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F798)
	S1154= ConditionReg_DMMU2.In=FPConditionCode(cc,1)          Path(S1053,S1153)
	S1155= CP1.fp=>ConditionReg_MEM.In                          Premise(F799)
	S1156= ConditionReg_MEM.In=FPConditionCode(cc,1)            Path(S1122,S1155)
	S1157= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F800)
	S1158= ConditionReg_WB.In=FPConditionCode(cc,1)             Path(S1056,S1157)
	S1159= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F801)
	S1160= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F802)
	S1161= ICache.Hit=>FU.ICacheHit                             Premise(F803)
	S1162= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F804)
	S1163= FU.IR_DMMU1={0,rS,cc,0,1,rD,0,1}                     Path(S1059,S1162)
	S1164= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F805)
	S1165= FU.IR_DMMU2={0,rS,cc,0,1,rD,0,1}                     Path(S1068,S1164)
	S1166= IR_EX.Out=>FU.IR_EX                                  Premise(F806)
	S1167= FU.IR_EX={0,rS,cc,0,1,rD,0,1}                        Path(S1038,S1166)
	S1168= IR_ID.Out=>FU.IR_ID                                  Premise(F807)
	S1169= FU.IR_ID={0,rS,cc,0,1,rD,0,1}                        Path(S1077,S1168)
	S1170= IR_MEM.Out=>FU.IR_MEM                                Premise(F808)
	S1171= FU.IR_MEM={0,rS,cc,0,1,rD,0,1}                       Path(S1086,S1170)
	S1172= IR_WB.Out=>FU.IR_WB                                  Premise(F809)
	S1173= FU.IR_WB={0,rS,cc,0,1,rD,0,1}                        Path(S1095,S1172)
	S1174= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F810)
	S1175= FU.InDMMU1_WReg=rD                                   Path(S1065,S1174)
	S1176= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F811)
	S1177= FU.InDMMU2_WReg=rD                                   Path(S1074,S1176)
	S1178= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F812)
	S1179= FU.InEX_WReg=rD                                      Path(S1044,S1178)
	S1180= GPR.Rdata1=>FU.InID1                                 Premise(F813)
	S1181= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F814)
	S1182= FU.InID1_RReg=rS                                     Path(S1079,S1181)
	S1183= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F815)
	S1184= FU.InMEM_WReg=rD                                     Path(S1092,S1183)
	S1185= A_WB.Out=>FU.InWB                                    Premise(F816)
	S1186= FU.InWB=FU(a)                                        Path(S1035,S1185)
	S1187= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F817)
	S1188= FU.InWB_WReg=rD                                      Path(S1101,S1187)
	S1189= IR_ID.Out25_21=>GPR.RReg1                            Premise(F818)
	S1190= GPR.RReg1=rS                                         Path(S1079,S1189)
	S1191= GPR.Rdata1=a                                         GPR-Read(S1190,S1008)
	S1192= FU.InID1=a                                           Path(S1191,S1180)
	S1193= FU.OutID1=FU(a)                                      FU-Forward(S1192)
	S1194= A_EX.In=FU(a)                                        Path(S1193,S1112)
	S1195= A_WB.Out=>GPR.WData                                  Premise(F819)
	S1196= GPR.WData=FU(a)                                      Path(S1035,S1195)
	S1197= IR_WB.Out15_11=>GPR.WReg                             Premise(F820)
	S1198= GPR.WReg=rD                                          Path(S1101,S1197)
	S1199= IMMU.Addr=>IAddrReg.In                               Premise(F821)
	S1200= PC.Out=>ICache.IEA                                   Premise(F822)
	S1201= ICache.IEA=addr+4                                    Path(S1106,S1200)
	S1202= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1201)
	S1203= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1202,S1139)
	S1204= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1202,S1161)
	S1205= ICache.Out=>ICacheReg.In                             Premise(F823)
	S1206= PC.Out=>IMMU.IEA                                     Premise(F824)
	S1207= IMMU.IEA=addr+4                                      Path(S1106,S1206)
	S1208= CP0.ASID=>IMMU.PID                                   Premise(F825)
	S1209= IMMU.PID=pid                                         Path(S1107,S1208)
	S1210= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1209,S1207)
	S1211= IAddrReg.In={pid,addr+4}                             Path(S1210,S1199)
	S1212= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1209,S1207)
	S1213= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1212,S1140)
	S1214= IR_MEM.Out=>IR_DMMU1.In                              Premise(F826)
	S1215= IR_DMMU1.In={0,rS,cc,0,1,rD,0,1}                     Path(S1086,S1214)
	S1216= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F827)
	S1217= IR_DMMU2.In={0,rS,cc,0,1,rD,0,1}                     Path(S1059,S1216)
	S1218= IR_ID.Out=>IR_EX.In                                  Premise(F828)
	S1219= IR_EX.In={0,rS,cc,0,1,rD,0,1}                        Path(S1077,S1218)
	S1220= ICache.Out=>IR_ID.In                                 Premise(F829)
	S1221= ICache.Out=>IR_IMMU.In                               Premise(F830)
	S1222= IR_EX.Out=>IR_MEM.In                                 Premise(F831)
	S1223= IR_MEM.In={0,rS,cc,0,1,rD,0,1}                       Path(S1038,S1222)
	S1224= IR_DMMU2.Out=>IR_WB.In                               Premise(F832)
	S1225= IR_WB.In={0,rS,cc,0,1,rD,0,1}                        Path(S1068,S1224)
	S1226= IR_MEM.Out=>IR_WB.In                                 Premise(F833)
	S1227= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F834)
	S1228= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F835)
	S1229= CU_DMMU1.IRFunc2=rS                                  Path(S1061,S1228)
	S1230= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F836)
	S1231= CU_DMMU1.Op=0                                        Path(S1060,S1230)
	S1232= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F837)
	S1233= CU_DMMU1.IRFunc=1                                    Path(S1067,S1232)
	S1234= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F838)
	S1235= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F839)
	S1236= CU_DMMU2.IRFunc2=rS                                  Path(S1070,S1235)
	S1237= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F840)
	S1238= CU_DMMU2.Op=0                                        Path(S1069,S1237)
	S1239= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F841)
	S1240= CU_DMMU2.IRFunc=1                                    Path(S1076,S1239)
	S1241= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F842)
	S1242= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F843)
	S1243= CU_EX.IRFunc2=rS                                     Path(S1040,S1242)
	S1244= IR_EX.Out31_26=>CU_EX.Op                             Premise(F844)
	S1245= CU_EX.Op=0                                           Path(S1039,S1244)
	S1246= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F845)
	S1247= CU_EX.IRFunc=1                                       Path(S1046,S1246)
	S1248= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F846)
	S1249= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F847)
	S1250= CU_ID.IRFunc2=rS                                     Path(S1079,S1249)
	S1251= IR_ID.Out31_26=>CU_ID.Op                             Premise(F848)
	S1252= CU_ID.Op=0                                           Path(S1078,S1251)
	S1253= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F849)
	S1254= CU_ID.IRFunc=1                                       Path(S1085,S1253)
	S1255= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F850)
	S1256= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F851)
	S1257= CU_MEM.IRFunc2=rS                                    Path(S1088,S1256)
	S1258= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F852)
	S1259= CU_MEM.Op=0                                          Path(S1087,S1258)
	S1260= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F853)
	S1261= CU_MEM.IRFunc=1                                      Path(S1094,S1260)
	S1262= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F854)
	S1263= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F855)
	S1264= CU_WB.IRFunc2=rS                                     Path(S1097,S1263)
	S1265= IR_WB.Out31_26=>CU_WB.Op                             Premise(F856)
	S1266= CU_WB.Op=0                                           Path(S1096,S1265)
	S1267= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F857)
	S1268= CU_WB.IRFunc=1                                       Path(S1103,S1267)
	S1269= CtrlA_MEM=0                                          Premise(F858)
	S1270= [A_MEM]=FU(a)                                        A_MEM-Hold(S973,S1269)
	S1271= CtrlA_DMMU1=0                                        Premise(F859)
	S1272= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S975,S1271)
	S1273= CtrlA_DMMU2=0                                        Premise(F860)
	S1274= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S977,S1273)
	S1275= CtrlA_EX=0                                           Premise(F861)
	S1276= [A_EX]=FU(a)                                         A_EX-Hold(S979,S1275)
	S1277= CtrlA_WB=1                                           Premise(F862)
	S1278= [A_WB]=FU(a)                                         A_WB-Write(S1116,S1277)
	S1279= CtrlIR_EX=0                                          Premise(F863)
	S1280= [IR_EX]={0,rS,cc,0,1,rD,0,1}                         IR_EX-Hold(S983,S1279)
	S1281= CtrlCP1=0                                            Premise(F864)
	S1282= CtrlICache=0                                         Premise(F865)
	S1283= ICache[addr]={0,rS,cc,0,1,rD,0,1}                    ICache-Hold(S986,S1282)
	S1284= CtrlIMMU=0                                           Premise(F866)
	S1285= CtrlConditionReg_WB=1                                Premise(F867)
	S1286= [ConditionReg_WB]=FPConditionCode(cc,1)              ConditionReg_WB-Write(S1158,S1285)
	S1287= CtrlConditionReg_MEM=0                               Premise(F868)
	S1288= [ConditionReg_MEM]=FPConditionCode(cc,1)             ConditionReg_MEM-Hold(S991,S1287)
	S1289= CtrlConditionReg_DMMU1=0                             Premise(F869)
	S1290= [ConditionReg_DMMU1]=FPConditionCode(cc,1)           ConditionReg_DMMU1-Hold(S993,S1289)
	S1291= CtrlConditionReg_DMMU2=0                             Premise(F870)
	S1292= [ConditionReg_DMMU2]=FPConditionCode(cc,1)           ConditionReg_DMMU2-Hold(S995,S1291)
	S1293= CtrlIR_DMMU1=0                                       Premise(F871)
	S1294= [IR_DMMU1]={0,rS,cc,0,1,rD,0,1}                      IR_DMMU1-Hold(S997,S1293)
	S1295= CtrlIR_DMMU2=0                                       Premise(F872)
	S1296= [IR_DMMU2]={0,rS,cc,0,1,rD,0,1}                      IR_DMMU2-Hold(S999,S1295)
	S1297= CtrlIR_ID=0                                          Premise(F873)
	S1298= [IR_ID]={0,rS,cc,0,1,rD,0,1}                         IR_ID-Hold(S1001,S1297)
	S1299= CtrlIR_IMMU=0                                        Premise(F874)
	S1300= CtrlIR_MEM=0                                         Premise(F875)
	S1301= [IR_MEM]={0,rS,cc,0,1,rD,0,1}                        IR_MEM-Hold(S1004,S1300)
	S1302= CtrlIR_WB=1                                          Premise(F876)
	S1303= [IR_WB]={0,rS,cc,0,1,rD,0,1}                         IR_WB-Write(S1225,S1302)
	S1304= CtrlGPR=0                                            Premise(F877)
	S1305= GPR[rS]=a                                            GPR-Hold(S1008,S1304)
	S1306= CtrlIAddrReg=0                                       Premise(F878)
	S1307= CtrlPC=0                                             Premise(F879)
	S1308= CtrlPCInc=0                                          Premise(F880)
	S1309= PC[CIA]=addr                                         PC-Hold(S1012,S1308)
	S1310= PC[Out]=addr+4                                       PC-Hold(S1013,S1307,S1308)
	S1311= CtrlIMem=0                                           Premise(F881)
	S1312= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                IMem-Hold(S1015,S1311)
	S1313= CtrlICacheReg=0                                      Premise(F882)
	S1314= CtrlASIDIn=0                                         Premise(F883)
	S1315= CtrlCP0=0                                            Premise(F884)
	S1316= CP0[ASID]=pid                                        CP0-Hold(S1019,S1315)
	S1317= CtrlEPCIn=0                                          Premise(F885)
	S1318= CtrlExCodeIn=0                                       Premise(F886)
	S1319= CtrlIRMux=0                                          Premise(F887)

WB	S1320= A_MEM.Out=FU(a)                                      A_MEM-Out(S1270)
	S1321= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1270)
	S1322= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1270)
	S1323= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1272)
	S1324= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1272)
	S1325= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1272)
	S1326= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1274)
	S1327= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1274)
	S1328= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1274)
	S1329= A_EX.Out=FU(a)                                       A_EX-Out(S1276)
	S1330= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1276)
	S1331= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1276)
	S1332= A_WB.Out=FU(a)                                       A_WB-Out(S1278)
	S1333= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1278)
	S1334= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1278)
	S1335= IR_EX.Out={0,rS,cc,0,1,rD,0,1}                       IR_EX-Out(S1280)
	S1336= IR_EX.Out31_26=0                                     IR_EX-Out(S1280)
	S1337= IR_EX.Out25_21=rS                                    IR_EX-Out(S1280)
	S1338= IR_EX.Out20_18=cc                                    IR_EX-Out(S1280)
	S1339= IR_EX.Out17=0                                        IR_EX-Out(S1280)
	S1340= IR_EX.Out16=1                                        IR_EX-Out(S1280)
	S1341= IR_EX.Out15_11=rD                                    IR_EX-Out(S1280)
	S1342= IR_EX.Out10_6=0                                      IR_EX-Out(S1280)
	S1343= IR_EX.Out5_0=1                                       IR_EX-Out(S1280)
	S1344= ConditionReg_WB.Out=FPConditionCode(cc,1)            ConditionReg_WB-Out(S1286)
	S1345= ConditionReg_WB.Out1_0={FPConditionCode(cc,1)}[1:0]  ConditionReg_WB-Out(S1286)
	S1346= ConditionReg_WB.Out4_0={FPConditionCode(cc,1)}[4:0]  ConditionReg_WB-Out(S1286)
	S1347= ConditionReg_MEM.Out=FPConditionCode(cc,1)           ConditionReg_MEM-Out(S1288)
	S1348= ConditionReg_MEM.Out1_0={FPConditionCode(cc,1)}[1:0] ConditionReg_MEM-Out(S1288)
	S1349= ConditionReg_MEM.Out4_0={FPConditionCode(cc,1)}[4:0] ConditionReg_MEM-Out(S1288)
	S1350= ConditionReg_DMMU1.Out=FPConditionCode(cc,1)         ConditionReg_DMMU1-Out(S1290)
	S1351= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,1)}[1:0]ConditionReg_DMMU1-Out(S1290)
	S1352= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,1)}[4:0]ConditionReg_DMMU1-Out(S1290)
	S1353= ConditionReg_DMMU2.Out=FPConditionCode(cc,1)         ConditionReg_DMMU2-Out(S1292)
	S1354= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,1)}[1:0]ConditionReg_DMMU2-Out(S1292)
	S1355= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,1)}[4:0]ConditionReg_DMMU2-Out(S1292)
	S1356= IR_DMMU1.Out={0,rS,cc,0,1,rD,0,1}                    IR_DMMU1-Out(S1294)
	S1357= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1294)
	S1358= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1294)
	S1359= IR_DMMU1.Out20_18=cc                                 IR_DMMU1-Out(S1294)
	S1360= IR_DMMU1.Out17=0                                     IR_DMMU1-Out(S1294)
	S1361= IR_DMMU1.Out16=1                                     IR_DMMU1-Out(S1294)
	S1362= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1294)
	S1363= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1294)
	S1364= IR_DMMU1.Out5_0=1                                    IR_DMMU1-Out(S1294)
	S1365= IR_DMMU2.Out={0,rS,cc,0,1,rD,0,1}                    IR_DMMU2-Out(S1296)
	S1366= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1296)
	S1367= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1296)
	S1368= IR_DMMU2.Out20_18=cc                                 IR_DMMU2-Out(S1296)
	S1369= IR_DMMU2.Out17=0                                     IR_DMMU2-Out(S1296)
	S1370= IR_DMMU2.Out16=1                                     IR_DMMU2-Out(S1296)
	S1371= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1296)
	S1372= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1296)
	S1373= IR_DMMU2.Out5_0=1                                    IR_DMMU2-Out(S1296)
	S1374= IR_ID.Out={0,rS,cc,0,1,rD,0,1}                       IR-Out(S1298)
	S1375= IR_ID.Out31_26=0                                     IR-Out(S1298)
	S1376= IR_ID.Out25_21=rS                                    IR-Out(S1298)
	S1377= IR_ID.Out20_18=cc                                    IR-Out(S1298)
	S1378= IR_ID.Out17=0                                        IR-Out(S1298)
	S1379= IR_ID.Out16=1                                        IR-Out(S1298)
	S1380= IR_ID.Out15_11=rD                                    IR-Out(S1298)
	S1381= IR_ID.Out10_6=0                                      IR-Out(S1298)
	S1382= IR_ID.Out5_0=1                                       IR-Out(S1298)
	S1383= IR_MEM.Out={0,rS,cc,0,1,rD,0,1}                      IR_MEM-Out(S1301)
	S1384= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1301)
	S1385= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1301)
	S1386= IR_MEM.Out20_18=cc                                   IR_MEM-Out(S1301)
	S1387= IR_MEM.Out17=0                                       IR_MEM-Out(S1301)
	S1388= IR_MEM.Out16=1                                       IR_MEM-Out(S1301)
	S1389= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1301)
	S1390= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1301)
	S1391= IR_MEM.Out5_0=1                                      IR_MEM-Out(S1301)
	S1392= IR_WB.Out={0,rS,cc,0,1,rD,0,1}                       IR-Out(S1303)
	S1393= IR_WB.Out31_26=0                                     IR-Out(S1303)
	S1394= IR_WB.Out25_21=rS                                    IR-Out(S1303)
	S1395= IR_WB.Out20_18=cc                                    IR-Out(S1303)
	S1396= IR_WB.Out17=0                                        IR-Out(S1303)
	S1397= IR_WB.Out16=1                                        IR-Out(S1303)
	S1398= IR_WB.Out15_11=rD                                    IR-Out(S1303)
	S1399= IR_WB.Out10_6=0                                      IR-Out(S1303)
	S1400= IR_WB.Out5_0=1                                       IR-Out(S1303)
	S1401= PC.CIA=addr                                          PC-Out(S1309)
	S1402= PC.CIA31_28=addr[31:28]                              PC-Out(S1309)
	S1403= PC.Out=addr+4                                        PC-Out(S1310)
	S1404= CP0.ASID=pid                                         CP0-Read-ASID(S1316)
	S1405= A_MEM.Out=>A_DMMU1.In                                Premise(F888)
	S1406= A_DMMU1.In=FU(a)                                     Path(S1320,S1405)
	S1407= A_DMMU1.Out=>A_DMMU2.In                              Premise(F889)
	S1408= A_DMMU2.In=FU(a)                                     Path(S1323,S1407)
	S1409= FU.OutID1=>A_EX.In                                   Premise(F890)
	S1410= A_EX.Out=>A_MEM.In                                   Premise(F891)
	S1411= A_MEM.In=FU(a)                                       Path(S1329,S1410)
	S1412= A_DMMU2.Out=>A_WB.In                                 Premise(F892)
	S1413= A_WB.In=FU(a)                                        Path(S1326,S1412)
	S1414= A_MEM.Out=>A_WB.In                                   Premise(F893)
	S1415= IR_EX.Out20_18=>CP1.cc                               Premise(F894)
	S1416= CP1.cc=cc                                            Path(S1338,S1415)
	S1417= IR_EX.Out16=>CP1.tf                                  Premise(F895)
	S1418= CP1.tf=1                                             Path(S1340,S1417)
	S1419= CP1.fp=FPConditionCode(cc,1)                         FP-PRODUCT(S1416,S1418)
	S1420= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F896)
	S1421= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F897)
	S1422= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F898)
	S1423= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F899)
	S1424= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F900)
	S1425= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F901)
	S1426= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F902)
	S1427= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F903)
	S1428= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F904)
	S1429= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F905)
	S1430= FU.Bub_ID=>CU_ID.Bub                                 Premise(F906)
	S1431= FU.Halt_ID=>CU_ID.Halt                               Premise(F907)
	S1432= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F908)
	S1433= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F909)
	S1434= FU.Bub_IF=>CU_IF.Bub                                 Premise(F910)
	S1435= FU.Halt_IF=>CU_IF.Halt                               Premise(F911)
	S1436= ICache.Hit=>CU_IF.ICacheHit                          Premise(F912)
	S1437= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F913)
	S1438= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F914)
	S1439= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F915)
	S1440= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F916)
	S1441= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F917)
	S1442= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F918)
	S1443= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F919)
	S1444= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F920)
	S1445= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F921)
	S1446= ConditionReg_WB.Out=>CU_WB.fp                        Premise(F922)
	S1447= CU_WB.fp=FPConditionCode(cc,1)                       Path(S1344,S1446)
	S1448= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F923)
	S1449= ConditionReg_DMMU1.In=FPConditionCode(cc,1)          Path(S1347,S1448)
	S1450= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F924)
	S1451= ConditionReg_DMMU2.In=FPConditionCode(cc,1)          Path(S1350,S1450)
	S1452= CP1.fp=>ConditionReg_MEM.In                          Premise(F925)
	S1453= ConditionReg_MEM.In=FPConditionCode(cc,1)            Path(S1419,S1452)
	S1454= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F926)
	S1455= ConditionReg_WB.In=FPConditionCode(cc,1)             Path(S1353,S1454)
	S1456= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F927)
	S1457= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F928)
	S1458= ICache.Hit=>FU.ICacheHit                             Premise(F929)
	S1459= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F930)
	S1460= FU.IR_DMMU1={0,rS,cc,0,1,rD,0,1}                     Path(S1356,S1459)
	S1461= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F931)
	S1462= FU.IR_DMMU2={0,rS,cc,0,1,rD,0,1}                     Path(S1365,S1461)
	S1463= IR_EX.Out=>FU.IR_EX                                  Premise(F932)
	S1464= FU.IR_EX={0,rS,cc,0,1,rD,0,1}                        Path(S1335,S1463)
	S1465= IR_ID.Out=>FU.IR_ID                                  Premise(F933)
	S1466= FU.IR_ID={0,rS,cc,0,1,rD,0,1}                        Path(S1374,S1465)
	S1467= IR_MEM.Out=>FU.IR_MEM                                Premise(F934)
	S1468= FU.IR_MEM={0,rS,cc,0,1,rD,0,1}                       Path(S1383,S1467)
	S1469= IR_WB.Out=>FU.IR_WB                                  Premise(F935)
	S1470= FU.IR_WB={0,rS,cc,0,1,rD,0,1}                        Path(S1392,S1469)
	S1471= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F936)
	S1472= FU.InDMMU1_WReg=rD                                   Path(S1362,S1471)
	S1473= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F937)
	S1474= FU.InDMMU2_WReg=rD                                   Path(S1371,S1473)
	S1475= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F938)
	S1476= FU.InEX_WReg=rD                                      Path(S1341,S1475)
	S1477= GPR.Rdata1=>FU.InID1                                 Premise(F939)
	S1478= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F940)
	S1479= FU.InID1_RReg=rS                                     Path(S1376,S1478)
	S1480= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F941)
	S1481= FU.InMEM_WReg=rD                                     Path(S1389,S1480)
	S1482= A_WB.Out=>FU.InWB                                    Premise(F942)
	S1483= FU.InWB=FU(a)                                        Path(S1332,S1482)
	S1484= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F943)
	S1485= FU.InWB_WReg=rD                                      Path(S1398,S1484)
	S1486= IR_ID.Out25_21=>GPR.RReg1                            Premise(F944)
	S1487= GPR.RReg1=rS                                         Path(S1376,S1486)
	S1488= GPR.Rdata1=a                                         GPR-Read(S1487,S1305)
	S1489= FU.InID1=a                                           Path(S1488,S1477)
	S1490= FU.OutID1=FU(a)                                      FU-Forward(S1489)
	S1491= A_EX.In=FU(a)                                        Path(S1490,S1409)
	S1492= A_WB.Out=>GPR.WData                                  Premise(F945)
	S1493= GPR.WData=FU(a)                                      Path(S1332,S1492)
	S1494= IR_WB.Out15_11=>GPR.WReg                             Premise(F946)
	S1495= GPR.WReg=rD                                          Path(S1398,S1494)
	S1496= IMMU.Addr=>IAddrReg.In                               Premise(F947)
	S1497= PC.Out=>ICache.IEA                                   Premise(F948)
	S1498= ICache.IEA=addr+4                                    Path(S1403,S1497)
	S1499= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1498)
	S1500= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1499,S1436)
	S1501= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1499,S1458)
	S1502= ICache.Out=>ICacheReg.In                             Premise(F949)
	S1503= PC.Out=>IMMU.IEA                                     Premise(F950)
	S1504= IMMU.IEA=addr+4                                      Path(S1403,S1503)
	S1505= CP0.ASID=>IMMU.PID                                   Premise(F951)
	S1506= IMMU.PID=pid                                         Path(S1404,S1505)
	S1507= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1506,S1504)
	S1508= IAddrReg.In={pid,addr+4}                             Path(S1507,S1496)
	S1509= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1506,S1504)
	S1510= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1509,S1437)
	S1511= IR_MEM.Out=>IR_DMMU1.In                              Premise(F952)
	S1512= IR_DMMU1.In={0,rS,cc,0,1,rD,0,1}                     Path(S1383,S1511)
	S1513= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F953)
	S1514= IR_DMMU2.In={0,rS,cc,0,1,rD,0,1}                     Path(S1356,S1513)
	S1515= IR_ID.Out=>IR_EX.In                                  Premise(F954)
	S1516= IR_EX.In={0,rS,cc,0,1,rD,0,1}                        Path(S1374,S1515)
	S1517= ICache.Out=>IR_ID.In                                 Premise(F955)
	S1518= ICache.Out=>IR_IMMU.In                               Premise(F956)
	S1519= IR_EX.Out=>IR_MEM.In                                 Premise(F957)
	S1520= IR_MEM.In={0,rS,cc,0,1,rD,0,1}                       Path(S1335,S1519)
	S1521= IR_DMMU2.Out=>IR_WB.In                               Premise(F958)
	S1522= IR_WB.In={0,rS,cc,0,1,rD,0,1}                        Path(S1365,S1521)
	S1523= IR_MEM.Out=>IR_WB.In                                 Premise(F959)
	S1524= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F960)
	S1525= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F961)
	S1526= CU_DMMU1.IRFunc2=rS                                  Path(S1358,S1525)
	S1527= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F962)
	S1528= CU_DMMU1.Op=0                                        Path(S1357,S1527)
	S1529= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F963)
	S1530= CU_DMMU1.IRFunc=1                                    Path(S1364,S1529)
	S1531= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F964)
	S1532= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F965)
	S1533= CU_DMMU2.IRFunc2=rS                                  Path(S1367,S1532)
	S1534= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F966)
	S1535= CU_DMMU2.Op=0                                        Path(S1366,S1534)
	S1536= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F967)
	S1537= CU_DMMU2.IRFunc=1                                    Path(S1373,S1536)
	S1538= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F968)
	S1539= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F969)
	S1540= CU_EX.IRFunc2=rS                                     Path(S1337,S1539)
	S1541= IR_EX.Out31_26=>CU_EX.Op                             Premise(F970)
	S1542= CU_EX.Op=0                                           Path(S1336,S1541)
	S1543= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F971)
	S1544= CU_EX.IRFunc=1                                       Path(S1343,S1543)
	S1545= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F972)
	S1546= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F973)
	S1547= CU_ID.IRFunc2=rS                                     Path(S1376,S1546)
	S1548= IR_ID.Out31_26=>CU_ID.Op                             Premise(F974)
	S1549= CU_ID.Op=0                                           Path(S1375,S1548)
	S1550= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F975)
	S1551= CU_ID.IRFunc=1                                       Path(S1382,S1550)
	S1552= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F976)
	S1553= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F977)
	S1554= CU_MEM.IRFunc2=rS                                    Path(S1385,S1553)
	S1555= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F978)
	S1556= CU_MEM.Op=0                                          Path(S1384,S1555)
	S1557= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F979)
	S1558= CU_MEM.IRFunc=1                                      Path(S1391,S1557)
	S1559= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F980)
	S1560= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F981)
	S1561= CU_WB.IRFunc2=rS                                     Path(S1394,S1560)
	S1562= IR_WB.Out31_26=>CU_WB.Op                             Premise(F982)
	S1563= CU_WB.Op=0                                           Path(S1393,S1562)
	S1564= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F983)
	S1565= CU_WB.IRFunc=1                                       Path(S1400,S1564)
	S1566= CtrlA_MEM=0                                          Premise(F984)
	S1567= [A_MEM]=FU(a)                                        A_MEM-Hold(S1270,S1566)
	S1568= CtrlA_DMMU1=0                                        Premise(F985)
	S1569= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1272,S1568)
	S1570= CtrlA_DMMU2=0                                        Premise(F986)
	S1571= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1274,S1570)
	S1572= CtrlA_EX=0                                           Premise(F987)
	S1573= [A_EX]=FU(a)                                         A_EX-Hold(S1276,S1572)
	S1574= CtrlA_WB=0                                           Premise(F988)
	S1575= [A_WB]=FU(a)                                         A_WB-Hold(S1278,S1574)
	S1576= CtrlIR_EX=0                                          Premise(F989)
	S1577= [IR_EX]={0,rS,cc,0,1,rD,0,1}                         IR_EX-Hold(S1280,S1576)
	S1578= CtrlCP1=0                                            Premise(F990)
	S1579= CtrlICache=0                                         Premise(F991)
	S1580= ICache[addr]={0,rS,cc,0,1,rD,0,1}                    ICache-Hold(S1283,S1579)
	S1581= CtrlIMMU=0                                           Premise(F992)
	S1582= CtrlConditionReg_WB=0                                Premise(F993)
	S1583= [ConditionReg_WB]=FPConditionCode(cc,1)              ConditionReg_WB-Hold(S1286,S1582)
	S1584= CtrlConditionReg_MEM=0                               Premise(F994)
	S1585= [ConditionReg_MEM]=FPConditionCode(cc,1)             ConditionReg_MEM-Hold(S1288,S1584)
	S1586= CtrlConditionReg_DMMU1=0                             Premise(F995)
	S1587= [ConditionReg_DMMU1]=FPConditionCode(cc,1)           ConditionReg_DMMU1-Hold(S1290,S1586)
	S1588= CtrlConditionReg_DMMU2=0                             Premise(F996)
	S1589= [ConditionReg_DMMU2]=FPConditionCode(cc,1)           ConditionReg_DMMU2-Hold(S1292,S1588)
	S1590= CtrlIR_DMMU1=0                                       Premise(F997)
	S1591= [IR_DMMU1]={0,rS,cc,0,1,rD,0,1}                      IR_DMMU1-Hold(S1294,S1590)
	S1592= CtrlIR_DMMU2=0                                       Premise(F998)
	S1593= [IR_DMMU2]={0,rS,cc,0,1,rD,0,1}                      IR_DMMU2-Hold(S1296,S1592)
	S1594= CtrlIR_ID=0                                          Premise(F999)
	S1595= [IR_ID]={0,rS,cc,0,1,rD,0,1}                         IR_ID-Hold(S1298,S1594)
	S1596= CtrlIR_IMMU=0                                        Premise(F1000)
	S1597= CtrlIR_MEM=0                                         Premise(F1001)
	S1598= [IR_MEM]={0,rS,cc,0,1,rD,0,1}                        IR_MEM-Hold(S1301,S1597)
	S1599= CtrlIR_WB=0                                          Premise(F1002)
	S1600= [IR_WB]={0,rS,cc,0,1,rD,0,1}                         IR_WB-Hold(S1303,S1599)
	S1601= CtrlGPR=1                                            Premise(F1003)
	S1602= GPR[rD]=FU(a)                                        GPR-Write(S1495,S1493,S1601)
	S1603= CtrlIAddrReg=0                                       Premise(F1004)
	S1604= CtrlPC=0                                             Premise(F1005)
	S1605= CtrlPCInc=0                                          Premise(F1006)
	S1606= PC[CIA]=addr                                         PC-Hold(S1309,S1605)
	S1607= PC[Out]=addr+4                                       PC-Hold(S1310,S1604,S1605)
	S1608= CtrlIMem=0                                           Premise(F1007)
	S1609= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                IMem-Hold(S1312,S1608)
	S1610= CtrlICacheReg=0                                      Premise(F1008)
	S1611= CtrlASIDIn=0                                         Premise(F1009)
	S1612= CtrlCP0=0                                            Premise(F1010)
	S1613= CP0[ASID]=pid                                        CP0-Hold(S1316,S1612)
	S1614= CtrlEPCIn=0                                          Premise(F1011)
	S1615= CtrlExCodeIn=0                                       Premise(F1012)
	S1616= CtrlIRMux=0                                          Premise(F1013)

POST	S1567= [A_MEM]=FU(a)                                        A_MEM-Hold(S1270,S1566)
	S1569= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1272,S1568)
	S1571= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1274,S1570)
	S1573= [A_EX]=FU(a)                                         A_EX-Hold(S1276,S1572)
	S1575= [A_WB]=FU(a)                                         A_WB-Hold(S1278,S1574)
	S1577= [IR_EX]={0,rS,cc,0,1,rD,0,1}                         IR_EX-Hold(S1280,S1576)
	S1580= ICache[addr]={0,rS,cc,0,1,rD,0,1}                    ICache-Hold(S1283,S1579)
	S1583= [ConditionReg_WB]=FPConditionCode(cc,1)              ConditionReg_WB-Hold(S1286,S1582)
	S1585= [ConditionReg_MEM]=FPConditionCode(cc,1)             ConditionReg_MEM-Hold(S1288,S1584)
	S1587= [ConditionReg_DMMU1]=FPConditionCode(cc,1)           ConditionReg_DMMU1-Hold(S1290,S1586)
	S1589= [ConditionReg_DMMU2]=FPConditionCode(cc,1)           ConditionReg_DMMU2-Hold(S1292,S1588)
	S1591= [IR_DMMU1]={0,rS,cc,0,1,rD,0,1}                      IR_DMMU1-Hold(S1294,S1590)
	S1593= [IR_DMMU2]={0,rS,cc,0,1,rD,0,1}                      IR_DMMU2-Hold(S1296,S1592)
	S1595= [IR_ID]={0,rS,cc,0,1,rD,0,1}                         IR_ID-Hold(S1298,S1594)
	S1598= [IR_MEM]={0,rS,cc,0,1,rD,0,1}                        IR_MEM-Hold(S1301,S1597)
	S1600= [IR_WB]={0,rS,cc,0,1,rD,0,1}                         IR_WB-Hold(S1303,S1599)
	S1602= GPR[rD]=FU(a)                                        GPR-Write(S1495,S1493,S1601)
	S1606= PC[CIA]=addr                                         PC-Hold(S1309,S1605)
	S1607= PC[Out]=addr+4                                       PC-Hold(S1310,S1604,S1605)
	S1609= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}                IMem-Hold(S1312,S1608)
	S1613= CP0[ASID]=pid                                        CP0-Hold(S1316,S1612)

