#Homework 4
```
In this project, I will use Altera Quartus II with Verilog. I will implement a different version of 32-bit MIPS processor.
This processor support lw, sw, j, jal, jr, beq, bne, addn, subn, xorn, andn, orn, ori and lui instructions.
Grade: 95 / 160
```
