# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/rishub/src/bluelight/ISAP/sim_build -DCOCOTB_SIM=1 --top-module lwc --vpi --public-flat-rw --prefix Vtop -o lwc -LDFLAGS -Wl,-rpath,/home/rishub/.local/lib/python3.9/site-packages/cocotb/libs -L/home/rishub/.local/lib/python3.9/site-packages/cocotb/libs -lcocotbvpi_verilator -Wno-STMTDLY -Wno-INITIALDLY --x-assign unique --x-initial unique -O3 -O3 /home/rishub/.local/lib/python3.9/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/rishub/src/bluelight/ISAP/gen_rtl/lwc.v /home/rishub/src/bluelight/ISAP/gen_rtl/FIFOL1.v /home/rishub/src/bluelight/ISAP/gen_rtl/mkAsconCC.v"
S      3338 23991005  1609189783   632257010  1609189783   632257010 "/home/rishub/src/bluelight/ISAP/gen_rtl/FIFOL1.v"
S     40277 23991003  1609189783   632257010  1609189783   632257010 "/home/rishub/src/bluelight/ISAP/gen_rtl/lwc.v"
S      4171 23991001  1609189783   632257010  1609189783   632257010 "/home/rishub/src/bluelight/ISAP/gen_rtl/mkAsconCC.v"
T     84029 24386384  1609189783   712256502  1609189783   712256502 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop.cpp"
T     17654 24386382  1609189783   710256515  1609189783   710256515 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop.h"
T      2076 24386386  1609189783   712256502  1609189783   712256502 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop.mk"
T       669 24386381  1609189783   709256521  1609189783   709256521 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__Dpi.cpp"
T       437 24386380  1609189783   709256521  1609189783   709256521 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__Dpi.h"
T     89161 24386383  1609189783   711256509  1609189783   711256509 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__Slow.cpp"
T     39981 24386378  1609189783   709256521  1609189783   709256521 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__Syms.cpp"
T      1269 24386379  1609189783   709256521  1609189783   709256521 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__Syms.h"
T       750 24386387  1609189783   712256502  1609189783   712256502 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__ver.d"
T         0        0  1609189783   712256502  1609189783   712256502 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop__verFiles.dat"
T      1627 24386385  1609189783   712256502  1609189783   712256502 "/home/rishub/src/bluelight/ISAP/sim_build/Vtop_classes.mk"
S   6293056  4483904  1605105242   154671475  1605105242   154671475 "/usr/local/bin/verilator_bin"
