SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,Controler_0.Communication_ANW_MUX_0.state_reg[0:3],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
2,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Controler_0.Communication_ANW_MUX_0.Communication_vote_vector[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
3,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
4,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
5,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
6,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
7,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
8,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.memwaddr_r[9:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
9,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.full_r,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
10,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
11,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
12,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Controler_0.Communication_ANW_MUX_0.Communication_vote_vector[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
13,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
14,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
15,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
16,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
17,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
18,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.memwaddr_r[9:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
19,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.full_r,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
20,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
21,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
22,Data_Block_0.Communication_Builder_0.Sample_Buffer_Store,Communication_Builder|state_reg_inferred_clock[1],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0.Communication_Builder_0.state_reg[0:11],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
23,Data_Block_0.Communication_Builder_0.Read_Sample_0[11:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Communication_Builder|state_reg_inferred_clock[1],Data_Block_0.Communication_Builder_0.Sample_Buffer_Store,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
24,Data_Block_0.Communication_Builder_0.Read_Sample_1[11:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Communication_Builder|state_reg_inferred_clock[1],Data_Block_0.Communication_Builder_0.Sample_Buffer_Store,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
25,Data_Block_0.Communication_Builder_0.Read_Sample_2[11:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Communication_Builder|state_reg_inferred_clock[1],Data_Block_0.Communication_Builder_0.Sample_Buffer_Store,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
26,Data_Block_0.Communication_Builder_0.Read_Sample_3[11:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Communication_Builder|state_reg_inferred_clock[1],Data_Block_0.Communication_Builder_0.Sample_Buffer_Store,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
27,Data_Block_0.Communication_Builder_0.state_reg[0:11],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[0:3],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.