<DOC>
<DOCNO>
EP-0012841
</DOCNO>
<TEXT>
<DATE>
19800709
</DATE>
<IPC-CLASSIFICATIONS>
<main>G11C-19/28</main> G11C-19/00 G11C-19/28 H01L-27/105 
</IPC-CLASSIFICATIONS>
<TITLE>
row-column-addressable memory with serial-parallel-serial configuration.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
councill edwin dayne<sep>kelly helen janet<sep>lee hua-tung<sep>councill, edwin dayne<sep>kelly, helen janet<sep>lee, hua-tung<sep>councill, edwin daynecountry club roadhopewell junction, n.y. 12533us<sep>kelly, helen janet52 tor roadwappingers falls, n.y. 12590us<sep>lee, hua-tung2 skyview drivepoughkeepsie, n.y. 12603us<sep>councill, edwin dayne<sep>kelly, helen janet  <sep>lee, hua-tung <sep>councill, edwin daynecountry club roadhopewell junction, n.y. 12533us<sep>kelly, helen janet52 tor roadwappingers falls, n.y. 12590us<sep>lee, hua-tung2 skyview drivepoughkeepsie, n.y. 12603us<sep>
</INVENTOR>
<ABSTRACT>
This memory has three phase control lines (P1, P2 and P3) for controlling and a control line for the control gate over a substrate (30).The electrodes connected to these lines are arranged side by side above said substrate (30).The gate electrodes or the named control lines are arranged here only on two planes without suffering from the operational proof or speed underneath.
</ABSTRACT>
</TEXT>
</DOC>
