__design_bin_path=/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/03_verif/Questasim
opt_data_elab=/home/noname/Documents/project_tiny/Sort_on_FPGA/Version1/03_verif/BFP16/QuestaSim/work/@_opt
