Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Sat Apr 12 12:43:54 2025
| Host              : RYN-B10-PC-12 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.551        0.000                      0                44414        0.006        0.000                      0                44414        3.500        0.000                       0                 12394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.551        0.000                      0                44414        0.006        0.000                      0                44414        3.500        0.000                       0                 12394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 5.376ns (62.806%)  route 3.184ns (37.194%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.365     8.466    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[18]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A_ALU[18])
                                                      0.247     8.713 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[18]
                         net (fo=1, routed)           0.000     8.713    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<18>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[18]_ALU_OUT[40])
                                                      0.684     9.397 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     9.397    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<40>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.141     9.538 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[40]
                         net (fo=2, routed)           0.701    10.239    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[23]
    SLICE_X12Y79         LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121    10.360 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_8__6/O
                         net (fo=1, routed)           0.460    10.820    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[23]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                     -0.277    11.371    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 5.371ns (63.081%)  route 3.143ns (36.919%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.365     8.466    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[18]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A_ALU[18])
                                                      0.247     8.713 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[18]
                         net (fo=1, routed)           0.000     8.713    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<18>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[18]_ALU_OUT[38])
                                                      0.684     9.397 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     9.397    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<38>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.141     9.538 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[38]
                         net (fo=2, routed)           0.654    10.192    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[21]
    SLICE_X12Y79         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.308 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_10__6/O
                         net (fo=1, routed)           0.467    10.775    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[21]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[21])
                                                     -0.277    11.371    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 5.384ns (63.418%)  route 3.106ns (36.582%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.365     8.466    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[18]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A_ALU[18])
                                                      0.247     8.713 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[18]
                         net (fo=1, routed)           0.000     8.713    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<18>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[18]_ALU_OUT[41])
                                                      0.684     9.397 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     9.397    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<41>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[41]_P[41])
                                                      0.141     9.538 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[41]
                         net (fo=2, routed)           0.638    10.176    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[24]
    SLICE_X12Y79         LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.129    10.305 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_7__7/O
                         net (fo=1, routed)           0.445    10.750    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[24]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[24])
                                                     -0.297    11.351    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 5.384ns (63.518%)  route 3.092ns (36.482%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.320     8.421    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[13]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[13]_A_ALU[13])
                                                      0.247     8.668 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[13]
                         net (fo=1, routed)           0.000     8.668    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<13>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[13]_ALU_OUT[32])
                                                      0.684     9.352 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     9.352    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<32>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.141     9.493 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[32]
                         net (fo=2, routed)           0.587    10.080    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[15]
    SLICE_X11Y79         LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.129    10.209 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_16__6/O
                         net (fo=1, routed)           0.528    10.737    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[15]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.290    11.358    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 5.391ns (63.596%)  route 3.086ns (36.404%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.319     8.420    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[2]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A_ALU[2])
                                                      0.247     8.667 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[2]
                         net (fo=1, routed)           0.000     8.667    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<2>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[2]_ALU_OUT[24])
                                                      0.684     9.351 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     9.351    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<24>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.141     9.492 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[24]
                         net (fo=2, routed)           0.614    10.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[7]
    SLICE_X12Y79         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136    10.243 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_24__6/O
                         net (fo=1, routed)           0.495    10.738    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[7]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.280    11.368    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 5.382ns (63.861%)  route 3.046ns (36.139%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.313     8.414    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[0]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A_ALU[0])
                                                      0.247     8.661 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[0]
                         net (fo=1, routed)           0.000     8.661    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<0>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[0]_ALU_OUT[19])
                                                      0.684     9.345 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     9.345    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     9.486 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.642    10.128    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[2]
    SLICE_X12Y79         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127    10.255 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_29__6/O
                         net (fo=1, routed)           0.433    10.688    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[2]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.313    11.335    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 5.317ns (63.084%)  route 3.111ns (36.916%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.319     8.420    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[2]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A_ALU[2])
                                                      0.247     8.667 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[2]
                         net (fo=1, routed)           0.000     8.667    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<2>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[2]_ALU_OUT[25])
                                                      0.684     9.351 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     9.351    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<25>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     9.492 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           0.687    10.179    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[8]
    SLICE_X12Y79         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062    10.241 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_23__6/O
                         net (fo=1, routed)           0.448    10.689    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[8]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.296    11.352    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 5.399ns (63.913%)  route 3.048ns (36.087%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.319     8.420    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[2]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A_ALU[2])
                                                      0.247     8.667 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[2]
                         net (fo=1, routed)           0.000     8.667    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<2>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[2]_ALU_OUT[29])
                                                      0.684     9.351 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     9.351    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.141     9.492 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[29]
                         net (fo=2, routed)           0.599    10.091    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[12]
    SLICE_X9Y80          LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.144    10.235 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_19__6/O
                         net (fo=1, routed)           0.473    10.708    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[12]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.268    11.380    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.380    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 5.335ns (63.443%)  route 3.074ns (36.557%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.319     8.420    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[2]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A_ALU[2])
                                                      0.247     8.667 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[2]
                         net (fo=1, routed)           0.000     8.667    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<2>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[2]_ALU_OUT[30])
                                                      0.684     9.351 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     9.351    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     9.492 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[30]
                         net (fo=2, routed)           0.606    10.098    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[13]
    SLICE_X12Y79         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080    10.178 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_18__6/O
                         net (fo=1, routed)           0.492    10.670    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[13]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.274    11.374    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.340ns (63.706%)  route 3.042ns (36.294%))
  Logic Levels:           16  (DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.638ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       2.054     2.261    design_1_i/top_0/inst/weights_l1_38_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     3.307 f  design_1_i/top_0/inst/weights_l1_38_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=3, routed)           0.721     4.028    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_128_5[0]
    SLICE_X32Y36         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.206 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715/O
                         net (fo=1, routed)           0.009     4.215    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_715_n_44
    SLICE_X32Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.290 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320/O
                         net (fo=1, routed)           0.000     4.290    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_320_n_44
    SLICE_X32Y36         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.317 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123/O
                         net (fo=1, routed)           0.596     4.913    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_123_n_44
    SLICE_X25Y65         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     5.028 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product_i_25__1/O
                         net (fo=2, routed)           0.315     5.343    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/A[0]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.241     5.584 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     5.584    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.098     5.682 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     5.682    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.647     6.329 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.329    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     6.388 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     6.388    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.699     7.087 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.087    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.246 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.262    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.698     7.960 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.960    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.141     8.101 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/mul_22ns_25s_47_1_1_U194/tmp_product__0/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.365     8.466    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/A[18]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A_ALU[18])
                                                      0.247     8.713 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA_INST/A_ALU[18]
                         net (fo=1, routed)           0.000     8.713    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_A_B_DATA.A_ALU<18>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[18]_ALU_OUT[39])
                                                      0.684     9.397 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     9.397    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_ALU.ALU_OUT<39>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.141     9.538 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/dout/DSP_OUTPUT_INST/P[39]
                         net (fo=2, routed)           0.595    10.133    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/D[22]
    SLICE_X12Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085    10.218 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484/add_42ns_42ns_42_1_1_U196/ram_reg_bram_0_i_9__6/O
                         net (fo=1, routed)           0.425    10.643    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/DINADIN[22]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.548    11.715    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.822    
                         clock uncertainty           -0.174    11.648    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                     -0.300    11.348    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  0.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/conv_reg_1206_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.564ns (routing 0.576ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.638ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.564     1.731    design_1_i/top_0/inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X8Y140         FDRE                                         r  design_1_i/top_0/inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.801 r  design_1_i/top_0/inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/Q
                         net (fo=2, routed)           0.116     1.917    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/dout[15]
    SLICE_X6Y137         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/conv_reg_1206_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.809     2.016    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/ap_clk
    SLICE_X6Y137         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/conv_reg_1206_reg[15]/C
                         clock pessimism             -0.160     1.856    
    SLICE_X6Y137         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.911    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/conv_reg_1206_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.580ns (routing 0.576ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.638ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.580     1.747    design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X4Y123         FDRE                                         r  design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.817 r  design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=2, routed)           0.105     1.922    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[31]_1[17]
    SLICE_X3Y123         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.813     2.020    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X3Y123         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[17]/C
                         clock pessimism             -0.160     1.860    
    SLICE_X3Y123         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.915    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.071ns (39.226%)  route 0.110ns (60.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.580ns (routing 0.576ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.638ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.580     1.747    design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X4Y124         FDRE                                         r  design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.818 r  design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/Q
                         net (fo=2, routed)           0.110     1.928    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[31]_1[16]
    SLICE_X3Y123         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.813     2.020    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X3Y123         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[16]/C
                         clock pessimism             -0.160     1.860    
    SLICE_X3Y123         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.915    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289/phi_ln107_fu_44_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/result_1_reg_255_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.808%)  route 0.089ns (48.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.531ns (routing 0.576ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.638ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.531     1.698    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289/ap_clk
    SLICE_X0Y112         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289/phi_ln107_fu_44_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.767 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289/phi_ln107_fu_44_reg[9]/Q
                         net (fo=2, routed)           0.064     1.831    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/phi_ln107_fu_44[9]
    SLICE_X2Y112         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.027     1.858 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/result_1_reg_255[9]_i_1/O
                         net (fo=1, routed)           0.025     1.883    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/p_1_in_0[9]
    SLICE_X2Y112         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/result_1_reg_255_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.766     1.973    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X2Y112         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/result_1_reg_255_reg[9]/C
                         clock pessimism             -0.156     1.817    
    SLICE_X2Y112         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     1.870    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/result_1_reg_255_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.163%)  route 0.113ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.580ns (routing 0.576ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.638ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.580     1.747    design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X4Y123         FDRE                                         r  design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.817 r  design_1_i/top_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/Q
                         net (fo=2, routed)           0.113     1.930    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[31]_1[19]
    SLICE_X3Y123         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.813     2.020    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X3Y123         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[19]/C
                         clock pessimism             -0.160     1.860    
    SLICE_X3Y123         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.915    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/div_reg_3623_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[34].remd_tmp_reg[35][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[35].remd_tmp_reg[36][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.077ns (48.254%)  route 0.083ns (51.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.891ns (routing 0.324ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.365ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       0.891     1.002    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/ap_clk
    SLICE_X21Y60         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[34].remd_tmp_reg[35][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.041 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[34].remd_tmp_reg[35][35]/Q
                         net (fo=3, routed)           0.077     1.117    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[34].remd_tmp_reg[35]_70[35]
    SLICE_X23Y59         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.038     1.155 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[35].remd_tmp[36][36]_i_1__0/O
                         net (fo=1, routed)           0.006     1.161    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[35].remd_tmp[36][36]_i_1__0_n_44
    SLICE_X23Y59         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[35].remd_tmp_reg[36][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.030     1.168    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/ap_clk
    SLICE_X23Y59         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[35].remd_tmp_reg[36][36]/C
                         clock pessimism             -0.071     1.097    
    SLICE_X23Y59         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.144    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[35].remd_tmp_reg[36][36]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/ap_CS_fsm_reg[4]_rep__13_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/weights_l1_7_U/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.069ns (22.109%)  route 0.243ns (77.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.550ns (routing 0.576ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.638ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.550     1.717    design_1_i/top_0/inst/ap_clk
    SLICE_X19Y80         FDRE                                         r  design_1_i/top_0/inst/ap_CS_fsm_reg[4]_rep__13_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     1.786 r  design_1_i/top_0/inst/ap_CS_fsm_reg[4]_rep__13_rep__6/Q
                         net (fo=58, routed)          0.243     2.029    design_1_i/top_0/inst/weights_l1_7_U/ap_CS_fsm_reg[4]_rep__13_rep__6_n_44_alias
    RAMB36_X3Y15         RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_7_U/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.991     2.198    design_1_i/top_0/inst/weights_l1_7_U/ap_clk
    RAMB36_X3Y15         RAMB36E2                                     r  design_1_i/top_0/inst/weights_l1_7_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.159     2.039    
    RAMB36_X3Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.029     2.010    design_1_i/top_0/inst/weights_l1_7_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/biases_l2_6_fu_1702_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/biases_l2_3_read_reg_3323_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.072%)  route 0.119ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.682ns (routing 0.576ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.638ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.682     1.849    design_1_i/top_0/inst/ap_clk
    SLICE_X34Y127        FDRE                                         r  design_1_i/top_0/inst/biases_l2_6_fu_1702_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.919 r  design_1_i/top_0/inst/biases_l2_6_fu_1702_reg[22]/Q
                         net (fo=4, routed)           0.119     2.038    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/biases_l2_6_fu_1702[22]
    SLICE_X33Y126        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/biases_l2_3_read_reg_3323_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.922     2.129    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X33Y126        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/biases_l2_3_read_reg_3323_reg[22]/C
                         clock pessimism             -0.167     1.962    
    SLICE_X33Y126        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.017    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/biases_l2_3_read_reg_3323_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[4].divisor_tmp_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[5].divisor_tmp_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.873ns (routing 0.324ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.365ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       0.873     0.984    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/ap_clk
    SLICE_X11Y110        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[4].divisor_tmp_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.023 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[4].divisor_tmp_reg[5][15]/Q
                         net (fo=2, routed)           0.038     1.060    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[4].divisor_tmp_reg[5]_11[15]
    SLICE_X11Y110        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[5].divisor_tmp_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       0.991     1.129    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/ap_clk
    SLICE_X11Y110        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[5].divisor_tmp_reg[6][15]/C
                         clock pessimism             -0.140     0.990    
    SLICE_X11Y110        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.037    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/sdiv_42ns_25s_25_46_1_U421/top_sdiv_42ns_25s_25_46_1_divider_u/loop[5].divisor_tmp_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_8_4_s_fu_1300/grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156/output_1_fu_74_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/result_l2_4_reg_3335_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.069ns (36.898%)  route 0.118ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.660ns (routing 0.576ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.638ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.660     1.827    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_8_4_s_fu_1300/grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156/ap_clk
    SLICE_X31Y141        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_8_4_s_fu_1300/grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156/output_1_fu_74_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y141        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.896 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_8_4_s_fu_1300/grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156/output_1_fu_74_reg[6]/Q
                         net (fo=1, routed)           0.118     2.014    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_8_4_s_fu_1300_ap_return_1[6]
    SLICE_X30Y140        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/result_l2_4_reg_3335_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.897     2.104    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X30Y140        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/result_l2_4_reg_3335_reg[6]/C
                         clock pessimism             -0.167     1.937    
    SLICE_X30Y140        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.990    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/result_l2_4_reg_3335_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y19  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l1_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y19  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l1_0_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y25  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/final_error_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y11  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_64_8_4_s_fu_1426/C_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y12  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_64_8_4_s_fu_1426/net_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y22  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/C_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y22  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/net_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y23  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/ref_tmp20_0_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y23  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/ref_tmp20_0_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y136  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y136  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y136  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y136  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X4Y127  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.783ns  (logic 0.179ns (10.039%)  route 1.604ns (89.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.663ns (routing 0.576ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.444     1.444    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y120        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.623 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.160     1.783    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y120        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.663     1.830    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y120        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.060ns (7.605%)  route 0.729ns (92.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.365ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.681     0.681    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y120        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.741 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.048     0.789    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y120        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.083     1.221    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y120        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          2125 Endpoints
Min Delay          2125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 3.804ns (66.395%)  route 1.925ns (33.605%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.740ns (routing 0.576ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[32])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<32>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[32]
                         net (fo=5, routed)           1.177     5.500    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186/flow_control_loop_pipe_sequential_init_U/P[13]
    SLICE_X40Y137        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     5.647 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186/flow_control_loop_pipe_sequential_init_U/d_l2_2_fu_936[15]_i_1/O
                         net (fo=1, routed)           0.082     5.729    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_2_o[15]
    SLICE_X40Y137        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.740     1.907    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X40Y137        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_3_fu_940_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 3.793ns (67.161%)  route 1.855ns (32.839%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.576ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[32])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<32>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[32]
                         net (fo=5, routed)           1.151     5.474    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[15]
    SLICE_X39Y134        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.136     5.610 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_3_fu_940[15]_i_1/O
                         net (fo=1, routed)           0.038     5.648    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_3_o[15]
    SLICE_X39Y134        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_3_fu_940_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.733     1.900    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X39Y134        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_3_fu_940_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.546ns  (logic 3.804ns (68.594%)  route 1.742ns (31.406%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.747ns (routing 0.576ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[30])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.999     5.322    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[13]
    SLICE_X40Y134        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.469 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_2_fu_936[13]_i_1/O
                         net (fo=1, routed)           0.077     5.546    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_2_o[13]
    SLICE_X40Y134        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.747     1.914    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X40Y134        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_fu_928_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 3.808ns (68.881%)  route 1.720ns (31.119%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.739ns (routing 0.576ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[32])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<32>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[32]
                         net (fo=5, routed)           0.986     5.309    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186/flow_control_loop_pipe_sequential_init_U/P[13]
    SLICE_X40Y138        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     5.460 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186/flow_control_loop_pipe_sequential_init_U/d_l2_fu_928[15]_i_1/O
                         net (fo=1, routed)           0.068     5.528    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_0_o[15]
    SLICE_X40Y138        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_fu_928_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.739     1.906    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X40Y138        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_fu_928_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.526ns  (logic 3.808ns (68.914%)  route 1.718ns (31.086%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.727ns (routing 0.576ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[31])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<31>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[31]
                         net (fo=5, routed)           0.984     5.307    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[14]
    SLICE_X39Y136        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     5.458 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_1_fu_932[14]_i_1/O
                         net (fo=1, routed)           0.068     5.526    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_n_141
    SLICE_X39Y136        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.727     1.894    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X39Y136        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 3.808ns (69.065%)  route 1.706ns (30.935%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.731ns (routing 0.576ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[37])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<37>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[37]
                         net (fo=5, routed)           0.972     5.295    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[20]
    SLICE_X40Y141        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.446 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_2_fu_936[20]_i_2/O
                         net (fo=1, routed)           0.068     5.514    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_2_o[20]
    SLICE_X40Y141        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.731     1.898    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X40Y141        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_2_fu_936_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_3_fu_940_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 3.804ns (69.027%)  route 1.707ns (30.973%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.738ns (routing 0.576ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[38])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<38>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[38]
                         net (fo=5, routed)           0.959     5.282    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[21]
    SLICE_X42Y137        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     5.429 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_3_fu_940[21]_i_1/O
                         net (fo=1, routed)           0.082     5.511    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_n_167
    SLICE_X42Y137        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_3_fu_940_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.738     1.905    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X42Y137        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_3_fu_940_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 3.720ns (68.008%)  route 1.750ns (31.992%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.737ns (routing 0.576ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[37])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<37>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[37]
                         net (fo=5, routed)           1.014     5.337    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[20]
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     5.400 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_1_fu_932[20]_i_1/O
                         net (fo=1, routed)           0.070     5.470    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_n_137
    SLICE_X40Y140        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.737     1.904    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X40Y140        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 3.807ns (69.601%)  route 1.663ns (30.399%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.576ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[40])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<40>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[40]
                         net (fo=5, routed)           0.927     5.250    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/P[23]
    SLICE_X42Y138        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     5.400 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259/flow_control_loop_pipe_sequential_init_U/d_l2_1_fu_932[23]_i_2/O
                         net (fo=1, routed)           0.070     5.470    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_1_o[23]
    SLICE_X42Y138        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.742     1.909    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X42Y138        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_1_fu_932_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_fu_928_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 3.836ns (70.207%)  route 1.628ns (29.793%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.738ns (routing 0.576ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/PCIN[47]
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.486 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.486    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     2.627 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/mul_25s_25s_50_1_1_U464/tmp_product__0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.624     3.251    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/A[9]
    DSP48E2_X2Y53        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A_ALU[9])
                                                      0.247     3.498 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA_INST/A_ALU[9]
                         net (fo=1, routed)           0.000     3.498    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_A_B_DATA.A_ALU<9>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[9]_ALU_OUT[40])
                                                      0.684     4.182 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     4.182    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_ALU.ALU_OUT<40>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.141     4.323 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212/add_42ns_42ns_42_1_1_U465/dout/DSP_OUTPUT_INST/P[40]
                         net (fo=5, routed)           0.893     5.216    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186/flow_control_loop_pipe_sequential_init_U/P[20]
    SLICE_X42Y137        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     5.395 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388/grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186/flow_control_loop_pipe_sequential_init_U/d_l2_fu_928[23]_i_2/O
                         net (fo=1, routed)           0.069     5.464    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_backProp_8_4_10_s_fu_1388_agg_result_0_o[23]
    SLICE_X42Y137        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_fu_928_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.738     1.905    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/ap_clk
    SLICE_X42Y137        FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/d_l2_fu_928_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.282ns (73.022%)  route 0.104ns (26.978%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.365ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[25])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<25>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<25>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<25>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           0.085     0.335    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_124
    SLICE_X40Y68         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     0.349 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_7__1/O
                         net (fo=1, routed)           0.012     0.361    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_7__1_n_44
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.379 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0/O[1]
                         net (fo=2, routed)           0.007     0.386    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[42]
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.105     1.243    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.282ns (72.460%)  route 0.107ns (27.540%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.365ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[28])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<28>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<28>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[28])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<28>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.089     0.339    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_121
    SLICE_X40Y68         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     0.353 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_4__1/O
                         net (fo=1, routed)           0.011     0.364    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_4__1_n_44
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.382 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0/O[4]
                         net (fo=2, routed)           0.007     0.389    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[45]
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.104     1.242    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.281ns (72.017%)  route 0.109ns (27.983%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.365ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[25])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<25>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<25>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<25>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[25]
                         net (fo=2, routed)           0.102     0.352    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_124
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.031     0.383 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0/O[2]
                         net (fo=2, routed)           0.007     0.390    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[43]
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.105     1.243    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.283ns (72.095%)  route 0.110ns (27.905%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.365ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[24])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<24>
    DSP48E2_X0Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<24>
    DSP48E2_X0Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<24>
    DSP48E2_X0Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[24]
                         net (fo=2, routed)           0.093     0.343    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_125
    SLICE_X4Y129         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.357 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_8/O
                         net (fo=1, routed)           0.010     0.367    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_8_n_44
    SLICE_X4Y129         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.386 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0/O[0]
                         net (fo=2, routed)           0.007     0.393    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/tmp_product__2[41]
    SLICE_X4Y129         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.032     1.170    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X4Y129         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.284ns (72.109%)  route 0.110ns (27.891%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.365ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[27])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<27>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<27>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<27>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[27]
                         net (fo=2, routed)           0.087     0.337    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_122
    SLICE_X40Y68         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.351 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_5__1/O
                         net (fo=1, routed)           0.016     0.367    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_5__1_n_44
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.387 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0/O[3]
                         net (fo=2, routed)           0.007     0.394    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[44]
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.105     1.243    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.281ns (71.237%)  route 0.113ns (28.763%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.365ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[17])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<17>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<17>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.106     0.356    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_132
    SLICE_X40Y67         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.031     0.387 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry/O[2]
                         net (fo=2, routed)           0.007     0.394    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[35]
    SLICE_X40Y67         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.105     1.243    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y67         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.286ns (72.504%)  route 0.108ns (27.496%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.365ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<22>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<22>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<22>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[22]
                         net (fo=2, routed)           0.101     0.351    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_127
    SLICE_X40Y67         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.036     0.387 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry/O[7]
                         net (fo=2, routed)           0.007     0.394    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[40]
    SLICE_X40Y67         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.104     1.242    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y67         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.283ns (71.730%)  route 0.112ns (28.270%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.365ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y53        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y53        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y53        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[23])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<23>
    DSP48E2_X0Y53        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<23>
    DSP48E2_X0Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<23>
    DSP48E2_X0Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.093     0.343    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_126
    SLICE_X4Y128         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.358 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry_i_1/O
                         net (fo=1, routed)           0.012     0.370    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry_i_1_n_44
    SLICE_X4Y128         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.388 r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry/O[7]
                         net (fo=2, routed)           0.007     0.395    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/tmp_product__2[40]
    SLICE_X4Y128         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.035     1.173    design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X4Y128         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.292ns (73.652%)  route 0.104ns (26.348%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.365ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[24])
                                                      0.075     0.095 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     0.095    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.U<24>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.012     0.107 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     0.107    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.U_DATA<24>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.113     0.220 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     0.220    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<24>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.030     0.250 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[24]
                         net (fo=2, routed)           0.087     0.337    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_125
    SLICE_X40Y68         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     0.360 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_8__1/O
                         net (fo=1, routed)           0.010     0.370    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0_i_8__1_n_44
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.389 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry__0/O[0]
                         net (fo=2, routed)           0.007     0.396    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[41]
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.105     1.243    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y68         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.280ns (70.529%)  route 0.117ns (29.471%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.365ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y27        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y27        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y27        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[16])
                                                      0.079     0.099 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     0.099    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_MULTIPLIER.V<16>
    DSP48E2_X4Y27        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.012     0.111 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     0.111    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_M_DATA.V_DATA<16>
    DSP48E2_X4Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.111     0.222 f  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.222    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.252 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.110     0.362    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product__1_n_133
    SLICE_X40Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.028     0.390 r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/mul_40s_25s_59_1_1_U425/tmp_product_carry/O[1]
                         net (fo=2, routed)           0.007     0.397    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/tmp_product__2[34]
    SLICE_X40Y67         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13683, routed)       1.105     1.243    design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/ap_clk
    SLICE_X40Y67         FDRE                                         r  design_1_i/top_0/inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/grp_softmax_10_s_fu_491/trunc_ln95_1_reg_688_reg[0]/C





