--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 302 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.972ns.
--------------------------------------------------------------------------------
Slack:                  17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.722 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y35.SR       net (fanout=6)        1.906   M_reset_cond_out
    SLICE_X6Y35.CLK      Tsrck                 0.429   display/M_counter_q[15]
                                                       display/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.005ns logic, 1.906ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  17.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.722 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y35.SR       net (fanout=6)        1.906   M_reset_cond_out
    SLICE_X6Y35.CLK      Tsrck                 0.418   display/M_counter_q[15]
                                                       display/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.994ns logic, 1.906ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  17.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.877ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.722 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y35.SR       net (fanout=6)        1.906   M_reset_cond_out
    SLICE_X6Y35.CLK      Tsrck                 0.395   display/M_counter_q[15]
                                                       display/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (0.971ns logic, 1.906ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  17.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.722 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y35.SR       net (fanout=6)        1.906   M_reset_cond_out
    SLICE_X6Y35.CLK      Tsrck                 0.381   display/M_counter_q[15]
                                                       display/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.957ns logic, 1.906ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  17.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.717 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=6)        1.771   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.429   display/M_counter_q[22]
                                                       display/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (1.005ns logic, 1.771ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  17.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.717 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=6)        1.771   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.418   display/M_counter_q[22]
                                                       display/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.994ns logic, 1.771ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  17.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.717 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=6)        1.771   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.395   display/M_counter_q[22]
                                                       display/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.971ns logic, 1.771ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.724 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y34.SR       net (fanout=6)        1.719   M_reset_cond_out
    SLICE_X6Y34.CLK      Tsrck                 0.429   display/M_counter_q[11]
                                                       display/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (1.005ns logic, 1.719ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  17.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.724 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y34.SR       net (fanout=6)        1.719   M_reset_cond_out
    SLICE_X6Y34.CLK      Tsrck                 0.418   display/M_counter_q[11]
                                                       display/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.994ns logic, 1.719ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  17.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.724 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y34.SR       net (fanout=6)        1.719   M_reset_cond_out
    SLICE_X6Y34.CLK      Tsrck                 0.395   display/M_counter_q[11]
                                                       display/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.971ns logic, 1.719ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  17.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.676ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.724 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y34.SR       net (fanout=6)        1.719   M_reset_cond_out
    SLICE_X6Y34.CLK      Tsrck                 0.381   display/M_counter_q[11]
                                                       display/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (0.957ns logic, 1.719ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  17.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.720 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.SR       net (fanout=6)        1.584   M_reset_cond_out
    SLICE_X6Y36.CLK      Tsrck                 0.429   display/M_counter_q[19]
                                                       display/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.005ns logic, 1.584ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  17.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.720 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.SR       net (fanout=6)        1.584   M_reset_cond_out
    SLICE_X6Y36.CLK      Tsrck                 0.418   display/M_counter_q[19]
                                                       display/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.994ns logic, 1.584ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  17.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.720 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.SR       net (fanout=6)        1.584   M_reset_cond_out
    SLICE_X6Y36.CLK      Tsrck                 0.395   display/M_counter_q[19]
                                                       display/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.971ns logic, 1.584ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  17.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.541ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.720 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.SR       net (fanout=6)        1.584   M_reset_cond_out
    SLICE_X6Y36.CLK      Tsrck                 0.381   display/M_counter_q[19]
                                                       display/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.957ns logic, 1.584ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  17.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y33.SR       net (fanout=6)        1.525   M_reset_cond_out
    SLICE_X6Y33.CLK      Tsrck                 0.429   display/M_counter_q[7]
                                                       display/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.005ns logic, 1.525ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  17.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y33.SR       net (fanout=6)        1.525   M_reset_cond_out
    SLICE_X6Y33.CLK      Tsrck                 0.418   display/M_counter_q[7]
                                                       display/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.994ns logic, 1.525ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  17.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.496ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y33.SR       net (fanout=6)        1.525   M_reset_cond_out
    SLICE_X6Y33.CLK      Tsrck                 0.395   display/M_counter_q[7]
                                                       display/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.971ns logic, 1.525ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  17.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y33.SR       net (fanout=6)        1.525   M_reset_cond_out
    SLICE_X6Y33.CLK      Tsrck                 0.381   display/M_counter_q[7]
                                                       display/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (0.957ns logic, 1.525ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  17.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=6)        1.331   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.429   display/M_counter_q[3]
                                                       display/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.005ns logic, 1.331ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  17.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=6)        1.331   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.418   display/M_counter_q[3]
                                                       display/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.994ns logic, 1.331ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  17.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=6)        1.331   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.395   display/M_counter_q[3]
                                                       display/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.971ns logic, 1.331ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  17.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=6)        1.331   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.381   display/M_counter_q[3]
                                                       display/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.957ns logic, 1.331ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  17.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.056ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X6Y32.A5       net (fanout=3)        0.410   display/M_counter_q[0]
    SLICE_X6Y32.COUT     Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X6Y33.COUT     Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.COUT     Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X6Y37.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X6Y37.CLK      Tcinck                0.319   display/M_counter_q[22]
                                                       display/Mcount_M_counter_q_xor<22>
                                                       display/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (1.631ns logic, 0.425ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack:                  17.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.044ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X6Y32.A5       net (fanout=3)        0.410   display/M_counter_q[0]
    SLICE_X6Y32.COUT     Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X6Y33.COUT     Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.COUT     Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X6Y37.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X6Y37.CLK      Tcinck                0.307   display/M_counter_q[22]
                                                       display/Mcount_M_counter_q_xor<22>
                                                       display/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (1.619ns logic, 0.425ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack:                  17.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.977ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X6Y32.A5       net (fanout=3)        0.410   display/M_counter_q[0]
    SLICE_X6Y32.COUT     Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X6Y33.COUT     Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.COUT     Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X6Y37.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X6Y37.CLK      Tcinck                0.240   display/M_counter_q[22]
                                                       display/Mcount_M_counter_q_xor<22>
                                                       display/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (1.552ns logic, 0.425ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  17.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_4 (FF)
  Destination:          display/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_4 to display/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   display/M_counter_q[7]
                                                       display/M_counter_q_4
    SLICE_X6Y33.A5       net (fanout=3)        0.423   display/M_counter_q[4]
    SLICE_X6Y33.COUT     Topcya                0.472   display/M_counter_q[7]
                                                       display/M_counter_q[4]_rt
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.COUT     Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X6Y37.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X6Y37.CLK      Tcinck                0.319   display/M_counter_q[22]
                                                       display/Mcount_M_counter_q_xor<22>
                                                       display/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (1.540ns logic, 0.435ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_4 (FF)
  Destination:          display/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_4 to display/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   display/M_counter_q[7]
                                                       display/M_counter_q_4
    SLICE_X6Y33.A5       net (fanout=3)        0.423   display/M_counter_q[4]
    SLICE_X6Y33.COUT     Topcya                0.472   display/M_counter_q[7]
                                                       display/M_counter_q[4]_rt
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.COUT     Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X6Y37.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X6Y37.CLK      Tcinck                0.307   display/M_counter_q[22]
                                                       display/Mcount_M_counter_q_xor<22>
                                                       display/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.528ns logic, 0.435ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack:                  17.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X6Y32.A5       net (fanout=3)        0.410   display/M_counter_q[0]
    SLICE_X6Y32.COUT     Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X6Y33.COUT     Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.CLK      Tcinck                0.319   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (1.540ns logic, 0.422ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  17.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X6Y32.A5       net (fanout=3)        0.410   display/M_counter_q[0]
    SLICE_X6Y32.COUT     Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X6Y33.COUT     Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X6Y34.COUT     Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X6Y35.COUT     Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X6Y36.CLK      Tcinck                0.319   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (1.540ns logic, 0.422ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X4Y20.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_0/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_1/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_2/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_3/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_4/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_5/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_6/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_7/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_8/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_9/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_10/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_11/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_12/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_13/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_14/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_15/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_16/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_17/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_18/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_19/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[22]/CLK
  Logical resource: display/M_counter_q_20/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[22]/CLK
  Logical resource: display/M_counter_q_21/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[22]/CLK
  Logical resource: display/M_counter_q_22/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.972|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 302 paths, 0 nets, and 45 connections

Design statistics:
   Minimum period:   2.972ns{1}   (Maximum frequency: 336.474MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 19:37:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



