Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 13:07:47 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                       Path #1                                                                                                                                                                       |                   WorstPath from Dst                   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                                 25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                              37.327 |                                                  7.374 |
| Logic Delay               | 0.095(6%)            | 7.862(22%)                                                                                                                                                                                                                                                                                                                                          | 0.949(13%)                                             |
| Net Delay                 | 1.647(94%)           | 29.465(78%)                                                                                                                                                                                                                                                                                                                                         | 6.425(87%)                                             |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                              -0.016 |                                                 -0.122 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                             -12.351 |                                                 17.495 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                     |                                                        |
| Bounding Box Size         | 10% x 7%             | 21% x 8%                                                                                                                                                                                                                                                                                                                                            | 6% x 5%                                                |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                 436 |                                                     51 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                                           |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                      9 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                      9 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                    |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                    |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                   |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                   |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                                   9 |                                                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                  50 |                                                     16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1_15.sector_ret_1842/C                         |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.sector_ret_1842/D                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2_15.roi[7]/D                                  |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                       Path #2                                                                                                                                                                       |                      WorstPath from Dst                     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                                      25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                              37.318 |                                                       7.682 |
| Logic Delay               | 0.095(6%)            | 7.627(21%)                                                                                                                                                                                                                                                                                                                                          | 1.312(18%)                                                  |
| Net Delay                 | 1.647(94%)           | 29.691(79%)                                                                                                                                                                                                                                                                                                                                         | 6.370(82%)                                                  |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                              -0.025 |                                                      -0.123 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                             -12.351 |                                                      17.186 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                     |                                                             |
| Bounding Box Size         | 10% x 7%             | 21% x 8%                                                                                                                                                                                                                                                                                                                                            | 6% x 4%                                                     |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                 395 |                                                          41 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                                                |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                          10 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                          10 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                         |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                         |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                        |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                        |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                                   9 |                                                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                  50 |                                                          14 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                                      |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1_15.roi_ret_1661/C                                 |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.roi_ret_1661/D                                                                                                                                                                                                                                                                                                                         | sr_p.sr_2_15.sector[1]/D                                    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                         Path #3                                                                                                                                                                                        |    WorstPath from Dst    |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                                 25.000 |                   25.000 |
| Path Delay                |                1.048 |                                                                                                                                                                                                                                                                                                                                                                                 37.381 |                    0.403 |
| Logic Delay               | 0.096(10%)           | 8.763(24%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(24%)               |
| Net Delay                 | 0.952(90%)           | 28.618(76%)                                                                                                                                                                                                                                                                                                                                                                            | 0.307(76%)               |
| Clock Skew                |               -0.084 |                                                                                                                                                                                                                                                                                                                                                                                  0.038 |                   -0.152 |
| Slack                     |               23.859 |                                                                                                                                                                                                                                                                                                                                                                                -12.351 |                   24.436 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 4% x 2%              | 21% x 7%                                                                                                                                                                                                                                                                                                                                                                               | 0% x 0%                  |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                    456 |                        1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                        0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT3 LUT5 LUT6 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      3 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                     53 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[404]/C    | muon_cand_25.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1_13.sector[3]/C |
| End Point Pin             | muon_cand_25.pt[0]/D | sr_p.sr_1_13.sector[3]/D                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2_13.sector[3]/D |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                       Path #4                                                                                                                                                                       |    WorstPath from Dst    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                   25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                              37.348 |                    0.564 |
| Logic Delay               | 0.095(6%)            | 7.640(21%)                                                                                                                                                                                                                                                                                                                                          | 0.096(18%)               |
| Net Delay                 | 1.647(94%)           | 29.708(79%)                                                                                                                                                                                                                                                                                                                                         | 0.468(82%)               |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                               0.016 |                   -0.159 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                             -12.340 |                   24.268 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                     |                          |
| Bounding Box Size         | 10% x 7%             | 21% x 8%                                                                                                                                                                                                                                                                                                                                            | 1% x 0%                  |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                 399 |                        1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed             |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                  66 |                        0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                  66 |                        1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                      |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                     |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                     |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                                   9 |                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                  50 |                        1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1_13.sector[0]/C |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_13.sector[0]/D                                                                                                                                                                                                                                                                                                                            | sr_p.sr_2_13.sector[0]/D |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                     Path #5                                                                                                                                                                    |              WorstPath from Dst              |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                         25.000 |                                       25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                         37.293 |                                        7.090 |
| Logic Delay               | 0.095(6%)            | 7.290(20%)                                                                                                                                                                                                                                                                                                                                     | 0.824(12%)                                   |
| Net Delay                 | 1.647(94%)           | 30.003(80%)                                                                                                                                                                                                                                                                                                                                    | 6.266(88%)                                   |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                         -0.036 |                                       -0.208 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                        -12.337 |                                       17.694 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                |                                              |
| Bounding Box Size         | 10% x 7%             | 24% x 8%                                                                                                                                                                                                                                                                                                                                       | 4% x 4%                                      |
| Clock Region Distance     | (1, 1)               | (1, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 1)                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                            402 |                                           28 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                   | Safely Timed                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                             65 |                                            7 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                             65 |                                            7 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                            | clk                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                            | clk                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                           | None                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                           | None                                         |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                              9 |                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                             50 |                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                              0 |                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                                       |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector_ret_1789/C               |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.sector_ret_1789/D                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2_15.pt[2]/D                         |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                       Path #6                                                                                                                                                                       |                      WorstPath from Dst                     |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                                      25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                              37.358 |                                                       8.004 |
| Logic Delay               | 0.095(6%)            | 7.312(20%)                                                                                                                                                                                                                                                                                                                                          | 1.438(18%)                                                  |
| Net Delay                 | 1.647(94%)           | 30.046(80%)                                                                                                                                                                                                                                                                                                                                         | 6.566(82%)                                                  |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                               0.033 |                                                      -0.182 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                             -12.333 |                                                      16.805 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                     |                                                             |
| Bounding Box Size         | 10% x 7%             | 24% x 8%                                                                                                                                                                                                                                                                                                                                            | 6% x 5%                                                     |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                 410 |                                                          39 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                                                |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                          10 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                          10 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                         |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                         |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                        |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                        |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                                   9 |                                                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                  50 |                                                          14 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                                      |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1_15.pt_ret_607/C                                   |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.pt_ret_607/D                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2_15.sector[1]/D                                    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                  Path #7                                                                                                                                                                  |         WorstPath from Dst         |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                    25.000 |                             25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                    37.305 |                              5.282 |
| Logic Delay               | 0.095(6%)            | 7.517(21%)                                                                                                                                                                                                                                                                                                                                | 0.532(11%)                         |
| Net Delay                 | 1.647(94%)           | 29.788(79%)                                                                                                                                                                                                                                                                                                                               | 4.750(89%)                         |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                    -0.015 |                             -0.108 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                   -12.328 |                             19.601 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                           |                                    |
| Bounding Box Size         | 10% x 7%             | 23% x 8%                                                                                                                                                                                                                                                                                                                                  | 4% x 3%                            |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                    | (0, 0)                             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                       408 |                                 22 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                              | Safely Timed                       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                        64 |                                  5 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                        65 |                                  5 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                       | clk                                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                       | clk                                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                      | None                               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                      | None                               |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                         9 |                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                        50 |                                 16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                         0 |                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                    | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                    | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_504/C         |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.roi_ret_504/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2_15.pt[2]/D               |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                    Path #8                                                                                                                                                                                   |                   WorstPath from Dst                   |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                       25.000 |                                                 25.000 |
| Path Delay                |                1.048 |                                                                                                                                                                                                                                                                                                                                                                       37.342 |                                                  8.195 |
| Logic Delay               | 0.096(10%)           | 8.557(23%)                                                                                                                                                                                                                                                                                                                                                                   | 1.076(14%)                                             |
| Net Delay                 | 0.952(90%)           | 28.785(77%)                                                                                                                                                                                                                                                                                                                                                                  | 7.119(86%)                                             |
| Clock Skew                |               -0.084 |                                                                                                                                                                                                                                                                                                                                                                        0.022 |                                                 -0.149 |
| Slack                     |               23.859 |                                                                                                                                                                                                                                                                                                                                                                      -12.328 |                                                 16.647 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                              |                                                        |
| Bounding Box Size         | 4% x 2%              | 24% x 7%                                                                                                                                                                                                                                                                                                                                                                     | 7% x 5%                                                |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                                                                                                                                                                                       | (0, 0)                                                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                          441 |                                                     41 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed                                           |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                                                      9 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                                                      9 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT3 LUT5 LUT6 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                                                    |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                                                    |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                         | None                                                   |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                         | None                                                   |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                            3 |                                                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                           53 |                                                     16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_15[404]/C    | muon_cand_25.pt[0]/C                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.sector_ret_1650/C                         |
| End Point Pin             | muon_cand_25.pt[0]/D | sr_p.sr_1_15.sector_ret_1650/D                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2_15.roi[2]/D                                  |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                       Path #9                                                                                                                                                                       |              WorstPath from Dst              |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                       25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                              37.443 |                                        7.355 |
| Logic Delay               | 0.095(6%)            | 7.650(21%)                                                                                                                                                                                                                                                                                                                                          | 0.906(13%)                                   |
| Net Delay                 | 1.647(94%)           | 29.793(79%)                                                                                                                                                                                                                                                                                                                                         | 6.449(87%)                                   |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                               0.124 |                                       -0.271 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                             -12.327 |                                       17.366 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                     |                                              |
| Bounding Box Size         | 10% x 7%             | 26% x 8%                                                                                                                                                                                                                                                                                                                                            | 7% x 3%                                      |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                 410 |                                           41 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                            7 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                            7 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                         |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                                   9 |                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                  50 |                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                       |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1_15.roi_ret_1728/C                  |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.roi_ret_1728/D                                                                                                                                                                                                                                                                                                                         | sr_p.sr_2_15.pt[2]/D                         |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                       Path #10                                                                                                                                                                      |                   WorstPath from Dst                   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                              25.000 |                                                 25.000 |
| Path Delay                |                1.742 |                                                                                                                                                                                                                                                                                                                                              37.425 |                                                  8.448 |
| Logic Delay               | 0.095(6%)            | 7.665(21%)                                                                                                                                                                                                                                                                                                                                          | 1.137(14%)                                             |
| Net Delay                 | 1.647(94%)           | 29.760(79%)                                                                                                                                                                                                                                                                                                                                         | 7.311(86%)                                             |
| Clock Skew                |               -0.304 |                                                                                                                                                                                                                                                                                                                                               0.108 |                                                 -0.259 |
| Slack                     |               22.946 |                                                                                                                                                                                                                                                                                                                                             -12.325 |                                                 16.285 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                     |                                                        |
| Bounding Box Size         | 10% x 7%             | 24% x 8%                                                                                                                                                                                                                                                                                                                                            | 7% x 3%                                                |
| Clock Region Distance     | (1, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                              | (0, 0)                                                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                 439 |                                                     49 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                        | Safely Timed                                           |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                      9 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                  66 |                                                      9 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                    |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                 | clk                                                    |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                   |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                | None                                                   |
| IO Crossings              |                    1 |                                                                                                                                                                                                                                                                                                                                                   9 |                                                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                  50 |                                                     16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                   0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                              | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                              | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_15[213]/C    | muon_cand_13.pt[1]/C                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1_15.sector_ret_1515/C                         |
| End Point Pin             | muon_cand_13.pt[1]/D | sr_p.sr_1_15.sector_ret_1515/D                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2_15.pt[3]/D                                   |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 56 | 57 | 58 | 59 | 60 | 61 | 62 |  63 |  64 |  65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    |  1 |  5 |  9 | 57 | 42 | 16 | 44 | 100 | 129 | 163 | 59 | 81 | 70 | 70 | 63 | 49 | 20 | 20 |  2 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.66 |           3.52 |           36911 | 0(0.0%) | 381(1.8%) | 902(4.2%) | 2430(11.2%) | 6503(29.9%) | 11500(53.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq40retfan16_rev_1 | 0.94 |           4.35 |           23859 | 0(0.0%) | 377(1.7%) | 894(4.1%) | 2328(10.8%) | 6483(30.1%) | 11473(53.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       132% | (CLEL_R_X86Y354,CLEM_X94Y369)   | muon_sorter_1(99%)             |            0% |       5.35637 | 99%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       120% | (CLEL_R_X79Y343,CLEL_R_X94Y374) | muon_sorter_1(97%)             |            0% |       4.61007 | 86%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       116% | (CLEL_R_X72Y375,NULL_X530Y421)  | muon_sorter_1(93%),wrapper(6%) |            0% |       4.40204 | 84%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                3 |       110% | (CLEM_X77Y378,CLEM_X81Y385)     | muon_sorter_1(98%)             |            0% |       5.24554 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |         Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.027% | (CLEM_X64Y355,CLEM_X95Y418)      | muon_sorter_1(67%),wrapper(32%) |            0% |       3.06091 | 57%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.432% | (CLEM_X66Y344,CLEM_X97Y375)      | muon_sorter_1(86%),wrapper(13%) |            0% |       4.13414 | 77%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.223% | (CLEM_X64Y337,CLEM_X95Y400)      | muon_sorter_1(78%),wrapper(21%) |            0% |       3.37473 | 62%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.794% | (CLEM_X69Y353,CLEM_X84Y416)      | muon_sorter_1(79%),wrapper(20%) |            0% |       3.82863 | 73%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.652% | (CLEM_X69Y352,CLEM_X84Y415)      | muon_sorter_1(79%),wrapper(20%) |            0% |       3.86118 | 74%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.245% | (CLEM_X81Y341,CLEM_X96Y372)      | muon_sorter_1(97%)              |            0% |       4.59863 | 85%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.658% | (CLEM_X64Y339,CLEM_X95Y386)      | muon_sorter_1(82%),wrapper(17%) |            0% |       3.55271 | 66%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.202% | (CLEM_X76Y360,CLEM_X83Y407)      | muon_sorter_1(95%)              |            0% |       4.61579 | 88%          | 0%         |   1% |   0% | NA   | 0%   | NA  |    0% |  0% |
| North     | Short  |                6 |           1.310% | (CLEM_X65Y340,CLEM_X96Y419)      | muon_sorter_1(68%),wrapper(31%) |            0% |       3.18224 | 60%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.791% | (CLEL_R_X72Y333,CLEM_R_X103Y380) | muon_sorter_1(88%),wrapper(11%) |            0% |       3.62936 | 67%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.461% | (CLEM_X64Y324,CLEM_X95Y419)      | muon_sorter_1(68%),wrapper(31%) |            0% |        2.6167 | 49%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.253% | (CLEM_X66Y340,CLEM_X97Y419)      | muon_sorter_1(68%),wrapper(31%) |            0% |        3.3099 | 62%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+----------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |         0% | (CLEL_R_X72Y389,CLEM_X87Y404)   | muon_sorter_1(94%)              |            0% |       4.38582 | 84%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEM_X73Y388,CLEM_X88Y403)     | muon_sorter_1(95%)              |            0% |       4.47085 | 85%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEM_X73Y387,CLEM_X88Y402)     | muon_sorter_1(95%)              |            0% |       4.49099 | 85%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEM_X73Y386,CLEM_X88Y401)     | muon_sorter_1(96%)              |            0% |       4.47656 | 84%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEM_X73Y385,CLEM_X88Y400)     | muon_sorter_1(96%)              |            0% |       4.44621 | 83%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X74Y343,CLEL_R_X89Y358) | muon_sorter_1(94%)              |            0% |       5.08756 | 95%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEL_R_X74Y342,CLEL_R_X89Y357) | muon_sorter_1(93%),wrapper(6%)  |            0% |        5.1224 | 96%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |         0% | (CLEM_X75Y345,CLEM_X90Y360)     | muon_sorter_1(94%)              |            0% |       4.98187 | 93%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X92Y356,NULL_X559Y372)    | muon_sorter_1(100%)             |            0% |       5.28125 | 98%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X82Y384,CLEM_X83Y385)     | muon_sorter_1(100%)             |            0% |       5.16667 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X82Y382,CLEM_X83Y383)     | muon_sorter_1(100%)             |            0% |       5.08333 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (CLEM_X78Y366,CLEL_R_X79Y367)   | muon_sorter_1(78%),wrapper(21%) |            0% |       4.96875 | 96%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X94Y363   | 555             | 555          | 83%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X94Y362 | 557             | 556          | 83%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X94Y364   | 555             | 554          | 82%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X94Y362   | 555             | 556          | 81%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X94Y363 | 557             | 555          | 81%                  | muon_sorter_1(94%)  | Y                   |
| CLEL_R_X94Y361 | 557             | 557          | 81%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X94Y364 | 557             | 554          | 81%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X94Y360 | 557             | 558          | 80%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X94Y365   | 555             | 553          | 80%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X93Y360 | 554             | 558          | 78%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X92Y367 | 549             | 551          | 79%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y367   | 547             | 551          | 78%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y366   | 547             | 552          | 77%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X93Y367   | 552             | 551          | 77%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X93Y366   | 552             | 552          | 77%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X93Y366 | 554             | 552          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X92Y366 | 549             | 552          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X92Y368 | 549             | 550          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y365   | 547             | 553          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X92Y368   | 547             | 550          | 75%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


