// Seed: 3249442588
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign #1 id_6 = {id_4{1}};
  logic id_6;
  type_10(
      id_1, 1
  );
  logic id_7 = id_6;
  type_12(
      id_1, 1
  );
  logic id_8;
endmodule
