#-----------------------------------------------------------
# Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 16 23:58:34 2018
# Process ID: 4648
# Current directory: D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.sim/sim_1/impl/timing/xsim
# Command line: wbtcv.exe -mode batch -source D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.sim/sim_1/impl/timing/xsim/xsim.dir/sim_k7_cyslff_time_impl/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.sim/sim_1/impl/timing/xsim/webtalk.log
# Journal file: D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.sim/sim_1/impl/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.sim/sim_1/impl/timing/xsim/xsim.dir/sim_k7_cyslff_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/FPGA/a7_cyslff_test/a7_cyslff_test.sim/sim_1/impl/timing/xsim/xsim.dir/sim_k7_cyslff_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jun 16 23:58:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.543 ; gain = 1.086
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 16 23:58:40 2018...
