INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/AdderJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderJump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/AluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/BranchForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/EXMEMReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/IDEXReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/IFIDReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/MEMWBReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Pipeline.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'DM_WORD' redefined [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Pipeline.v:4]
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/RegisterFile.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'DM_WORD' redefined [D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sources_1/imports/Download/Defines.v:11]
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Harry/university/CPU/Pipeline/Pipeline.srcs/sim_1/imports/Download/TestBenchPipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBenchPipe
