$date
	Tue Jan 11 15:44:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_sreg_piso $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_sreg_piso $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_sreg_piso $end
$scope module U0 $end
$var wire 1 # load $end
$upscope $end
$upscope $end
$scope module tb_sreg_piso $end
$scope module U0 $end
$var wire 8 $ D [7:0] $end
$upscope $end
$upscope $end
$scope module tb_sreg_piso $end
$scope module U0 $end
$var wire 1 % sout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
b1101101 $
0#
0"
0!
$end
#5
0%
1!
#10
0!
#15
1!
#20
1#
1"
0!
#25
0#
1!
#30
0!
#35
1%
1!
#40
0!
#45
1!
#50
0!
#55
0%
1!
#60
0!
#65
1%
1!
#70
0!
#75
1!
#80
0!
#85
0%
1!
#90
0!
#95
1%
1!
#100
0!
#105
0%
1!
