// Seed: 475411002
module module_1;
  always id_1 <= #1 module_0;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output supply0 id_1
);
  assign id_0 = id_3;
  logic [7:0] id_4;
  assign id_4[1] = 1 ==? 1 && id_3 && id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
  wire id_6;
  wire id_7 = id_5;
  assign id_1 = id_3;
endmodule
