Cache
=====
This Program simulates a LRU cache using a write-back, write-allocate policy and a write-through, no allocate policy.

sim_cache <L1_BLOCKSIZE> <L1_SIZE> <L1_ASSOC> <L1_REPLACEMENT_POLICY> <L1_WRITE_POLICY> <trace_file>
