

================================================================
== Vitis HLS Report for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'
================================================================
* Date:           Sun Nov  3 13:41:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.122 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25014|    25014|  0.250 ms|  0.250 ms|  25014|  25014|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2  |    25012|    25012|        14|          1|          1|  25000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.12>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 18 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul_ln75_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln75_1" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 33 'read' 'mul_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%valIn_a_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valIn_a_15" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 34 'read' 'valIn_a_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln78 = store i6 0, i6 %i_4" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 36 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln79 = store i9 0, i9 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 37 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.94ns)   --->   "%icmp_ln78 = icmp_eq  i15 %indvar_flatten_load, i15 25000" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 40 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.94ns)   --->   "%add_ln78_1 = add i15 %indvar_flatten_load, i15 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 41 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc40, void %if.end161.loopexit.exitStub" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 42 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 43 'load' 'j_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.82ns)   --->   "%icmp_ln79 = icmp_eq  i9 %j_load, i9 500" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 44 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.96ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i9 0, i9 %j_load" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 45 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %select_ln78" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 46 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 47 [13/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 47 'urem' 'urem_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.55ns)   --->   "%icmp_ln82 = icmp_ult  i32 %zext_ln79, i32 %mul_ln75_1_read" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 48 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln78)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln79 = add i9 %select_ln78, i9 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 49 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln78 = store i15 %add_ln78_1, i15 %indvar_flatten" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 50 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln79 = store i9 %add_ln79, i9 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 51 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i9 %select_ln78" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 52 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (5.63ns)   --->   "%mul_ln79 = mul i19 %zext_ln79_1, i19 745" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 53 'mul' 'mul_ln79' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i19.i32.i32, i19 %mul_ln79, i32 13, i32 18" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 54 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [12/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 55 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 56 [11/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 56 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 57 [10/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 57 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 58 [9/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 58 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 59 [8/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 59 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 60 [7/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 60 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 61 [6/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 61 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 62 [5/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 62 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 63 [4/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 63 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.54>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%i_4_load = load i6 %i_4" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 64 'load' 'i_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln78 = add i6 %i_4_load, i6 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 65 'add' 'add_ln78' <Predicate = (icmp_ln79)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (1.18ns)   --->   "%select_ln78_1 = select i1 %icmp_ln79, i6 %add_ln78, i6 %i_4_load" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 66 'select' 'select_ln78_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i6 %select_ln78_1" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 67 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i12 %zext_ln84, i12 46" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 68 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %select_ln78_1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 69 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln78, i32 %valIn_a_15_read" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 70 'icmp' 'ult' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%rev = xor i1 %ult, i1 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 71 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [3/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 72 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%xor_ln82 = xor i1 %icmp_ln82, i1 1" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 73 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln82 = or i1 %xor_ln82, i1 %rev" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 74 'or' 'or_ln82' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %or_ln82, void %if.then30, void %if.else" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 75 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln78 = store i6 %select_ln78_1, i6 %i_4" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 76 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body27" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 77 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.74>
ST_12 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i12 %zext_ln84, i12 46" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 78 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 79 [2/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 79 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.62>
ST_13 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i12 %zext_ln84, i12 46" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 80 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i6 %tmp" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 81 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84 = add i12 %mul_ln84, i12 %zext_ln84_1" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 82 'add' 'add_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 83 [1/13] (3.74ns)   --->   "%urem_ln79 = urem i9 %select_ln78, i9 11" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 83 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i4 %urem_ln79" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 84 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (1.88ns)   --->   "%switch_ln84 = switch i4 %trunc_ln79, void %arrayidx346.case.10, i4 0, void %arrayidx346.case.0, i4 1, void %arrayidx346.case.1, i4 2, void %arrayidx346.case.2, i4 3, void %arrayidx346.case.3, i4 4, void %arrayidx346.case.4, i4 5, void %arrayidx346.case.5, i4 6, void %arrayidx346.case.6, i4 7, void %arrayidx346.case.7, i4 8, void %arrayidx346.case.8, i4 9, void %arrayidx346.case.9" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 85 'switch' 'switch_ln84' <Predicate = (!or_ln82)> <Delay = 1.88>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 86 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 9)> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 87 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 8)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 88 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 7)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 89 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 6)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 90 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 5)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 91 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 4)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 92 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 3)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 93 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 2)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 94 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 1)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 95 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 0)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 96 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7 & trunc_ln79 != 8 & trunc_ln79 != 9)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (1.88ns)   --->   "%switch_ln89 = switch i4 %trunc_ln79, void %arrayidx395.case.10, i4 0, void %arrayidx395.case.0, i4 1, void %arrayidx395.case.1, i4 2, void %arrayidx395.case.2, i4 3, void %arrayidx395.case.3, i4 4, void %arrayidx395.case.4, i4 5, void %arrayidx395.case.5, i4 6, void %arrayidx395.case.6, i4 7, void %arrayidx395.case.7, i4 8, void %arrayidx395.case.8, i4 9, void %arrayidx395.case.9" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 97 'switch' 'switch_ln89' <Predicate = (or_ln82)> <Delay = 1.88>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 98 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 9)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 99 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 8)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 100 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 7)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 101 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 6)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 102 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 5)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 103 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 4)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 104 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 3)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 105 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 2)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 106 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 1)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 107 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 0)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 108 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7 & trunc_ln79 != 8 & trunc_ln79 != 9)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.21>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25000, i64 25000, i64 25000"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 111 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84 = add i12 %mul_ln84, i12 %zext_ln84_1" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 112 'add' 'add_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i12 %add_ln84" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 113 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 114 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 115 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 116 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 117 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 118 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 119 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 120 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 121 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 122 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 123 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 0, i64 %zext_ln84_2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 124 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 125 'read' 'valIn_a' <Predicate = (!or_ln82)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 126 'trunc' 'trunc_ln84' <Predicate = (!or_ln82)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 127 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 128 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 129 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 130 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 131 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 132 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 133 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 134 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 135 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 136 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 137 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7 & trunc_ln79 != 8 & trunc_ln79 != 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 138 [1/1] (3.63ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_5, i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 138 'write' 'write_ln86' <Predicate = (!or_ln82)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc" [./../hw_library/fixed_point_stream_convolution.h:87]   --->   Operation 139 'br' 'br_ln87' <Predicate = (!or_ln82)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 140 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 141 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 142 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 143 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 144 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 145 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 146 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 147 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 148 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 149 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i12 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 150 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7 & trunc_ln79 != 8 & trunc_ln79 != 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2300> <RAM>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 151 'br' 'br_ln0' <Predicate = (or_ln82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ valIn_a_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln75_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                                             (alloca           ) [ 010000000000000]
i_4                                                                           (alloca           ) [ 011111111111000]
indvar_flatten                                                                (alloca           ) [ 010000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                                               (specmemcore      ) [ 000000000000000]
specinterface_ln0                                                             (specinterface    ) [ 000000000000000]
specinterface_ln0                                                             (specinterface    ) [ 000000000000000]
mul_ln75_1_read                                                               (read             ) [ 000000000000000]
valIn_a_15_read                                                               (read             ) [ 011111111111000]
store_ln0                                                                     (store            ) [ 000000000000000]
store_ln78                                                                    (store            ) [ 000000000000000]
store_ln79                                                                    (store            ) [ 000000000000000]
br_ln0                                                                        (br               ) [ 000000000000000]
indvar_flatten_load                                                           (load             ) [ 000000000000000]
icmp_ln78                                                                     (icmp             ) [ 011111111111110]
add_ln78_1                                                                    (add              ) [ 000000000000000]
br_ln78                                                                       (br               ) [ 000000000000000]
j_load                                                                        (load             ) [ 000000000000000]
icmp_ln79                                                                     (icmp             ) [ 011111111111000]
select_ln78                                                                   (select           ) [ 011111111111110]
zext_ln79                                                                     (zext             ) [ 000000000000000]
icmp_ln82                                                                     (icmp             ) [ 011111111111000]
add_ln79                                                                      (add              ) [ 000000000000000]
store_ln78                                                                    (store            ) [ 000000000000000]
store_ln79                                                                    (store            ) [ 000000000000000]
zext_ln79_1                                                                   (zext             ) [ 000000000000000]
mul_ln79                                                                      (mul              ) [ 000000000000000]
tmp                                                                           (partselect       ) [ 010111111111110]
i_4_load                                                                      (load             ) [ 000000000000000]
add_ln78                                                                      (add              ) [ 000000000000000]
select_ln78_1                                                                 (select           ) [ 000000000000000]
zext_ln84                                                                     (zext             ) [ 010000000000110]
zext_ln78                                                                     (zext             ) [ 000000000000000]
ult                                                                           (icmp             ) [ 000000000000000]
rev                                                                           (xor              ) [ 000000000000000]
xor_ln82                                                                      (xor              ) [ 000000000000000]
or_ln82                                                                       (or               ) [ 010000000000111]
br_ln82                                                                       (br               ) [ 000000000000000]
store_ln78                                                                    (store            ) [ 000000000000000]
br_ln79                                                                       (br               ) [ 000000000000000]
mul_ln84                                                                      (mul              ) [ 010000000000001]
zext_ln84_1                                                                   (zext             ) [ 010000000000001]
urem_ln79                                                                     (urem             ) [ 000000000000000]
trunc_ln79                                                                    (trunc            ) [ 010000000000011]
switch_ln84                                                                   (switch           ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
br_ln84                                                                       (br               ) [ 000000000000000]
switch_ln89                                                                   (switch           ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
br_ln89                                                                       (br               ) [ 000000000000000]
specloopname_ln0                                                              (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                                                         (speclooptripcount) [ 000000000000000]
specpipeline_ln81                                                             (specpipeline     ) [ 000000000000000]
add_ln84                                                                      (add              ) [ 000000000000000]
zext_ln84_2                                                                   (zext             ) [ 000000000000000]
p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr     (getelementptr    ) [ 000000000000000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr       (getelementptr    ) [ 000000000000000]
valIn_a                                                                       (read             ) [ 000000000000000]
trunc_ln84                                                                    (trunc            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
store_ln84                                                                    (store            ) [ 000000000000000]
write_ln86                                                                    (write            ) [ 000000000000000]
br_ln87                                                                       (br               ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
store_ln89                                                                    (store            ) [ 000000000000000]
br_ln0                                                                        (br               ) [ 000000000000000]
ret_ln0                                                                       (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="valIn_a_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valIn_a_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln75_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln75_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="j_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mul_ln75_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln75_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="valIn_a_15_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_15_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="valIn_a_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln86_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr/14 "/>
</bind>
</comp>

<comp id="165" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr/14 "/>
</bind>
</comp>

<comp id="172" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="12" slack="0"/>
<pin id="176" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr/14 "/>
</bind>
</comp>

<comp id="179" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="12" slack="0"/>
<pin id="183" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="12" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="12" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="12" slack="0"/>
<pin id="204" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="12" slack="0"/>
<pin id="218" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr/14 "/>
</bind>
</comp>

<comp id="221" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="0"/>
<pin id="232" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="0"/>
<pin id="240" dir="0" index="4" bw="12" slack="0"/>
<pin id="241" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="243" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="250" dir="0" index="4" bw="12" slack="0"/>
<pin id="251" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="253" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="0"/>
<pin id="260" dir="0" index="4" bw="12" slack="0"/>
<pin id="261" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="263" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="0"/>
<pin id="270" dir="0" index="4" bw="12" slack="0"/>
<pin id="271" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="273" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="0"/>
<pin id="280" dir="0" index="4" bw="12" slack="0"/>
<pin id="281" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="283" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="0"/>
<pin id="290" dir="0" index="4" bw="12" slack="0"/>
<pin id="291" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="292" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="293" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="0"/>
<pin id="300" dir="0" index="4" bw="12" slack="0"/>
<pin id="301" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="303" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="0"/>
<pin id="310" dir="0" index="4" bw="12" slack="0"/>
<pin id="311" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="313" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="0"/>
<pin id="320" dir="0" index="4" bw="12" slack="0"/>
<pin id="321" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="323" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="0"/>
<pin id="330" dir="0" index="4" bw="12" slack="0"/>
<pin id="331" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="332" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="333" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="0" slack="0"/>
<pin id="340" dir="0" index="4" bw="12" slack="0"/>
<pin id="341" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="343" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 store_ln89/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln0_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="15" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln78_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln79_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="indvar_flatten_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln78_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="0"/>
<pin id="376" dir="0" index="1" bw="14" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln78_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="15" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln79_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln78_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="9" slack="0"/>
<pin id="399" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln79_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln79/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln82_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln79_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln78_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="0"/>
<pin id="427" dir="0" index="1" bw="15" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln79_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln79_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="1"/>
<pin id="437" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mul_ln79_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="19" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="6" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_4_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="10"/>
<pin id="456" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4_load/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln78_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln78_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="10"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln84_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln78_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ult_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="10"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="rev_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln82_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="10"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/11 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln82_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln78_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="6" slack="10"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln84_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="11"/>
<pin id="507" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln79_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln84_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln84_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/14 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln84/11 add_ln84/13 "/>
</bind>
</comp>

<comp id="550" class="1005" name="j_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="557" class="1005" name="i_4_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="0"/>
<pin id="559" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="564" class="1005" name="indvar_flatten_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="15" slack="0"/>
<pin id="566" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="571" class="1005" name="valIn_a_15_read_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="10"/>
<pin id="573" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="valIn_a_15_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln78_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="12"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln79_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="10"/>
<pin id="582" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="585" class="1005" name="select_ln78_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="1"/>
<pin id="587" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln82_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="10"/>
<pin id="593" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="11"/>
<pin id="598" dir="1" index="1" bw="6" slack="11"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="601" class="1005" name="zext_ln84_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="1"/>
<pin id="603" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84 "/>
</bind>
</comp>

<comp id="606" class="1005" name="or_ln82_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln82 "/>
</bind>
</comp>

<comp id="610" class="1005" name="zext_ln84_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="1"/>
<pin id="612" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="trunc_ln79_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="114" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="116" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="112" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="112" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="112" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="112" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="112" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="112" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="112" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="112" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="112" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="228" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="254"><net_src comp="221" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="264"><net_src comp="214" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="274"><net_src comp="207" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="284"><net_src comp="200" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="294"><net_src comp="193" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="304"><net_src comp="186" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="314"><net_src comp="179" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="324"><net_src comp="172" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="334"><net_src comp="165" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="344"><net_src comp="158" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="118" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="346"><net_src comp="118" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="347"><net_src comp="118" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="348"><net_src comp="118" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="350"><net_src comp="118" pin="0"/><net_sink comp="285" pin=4"/></net>

<net id="351"><net_src comp="118" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="352"><net_src comp="118" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="353"><net_src comp="118" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="354"><net_src comp="118" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="355"><net_src comp="118" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="371" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="386" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="395" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="403" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="132" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="395" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="380" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="419" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="454" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="463" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="80" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="483" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="463" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="407" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="523"><net_src comp="512" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="524"><net_src comp="512" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="525"><net_src comp="512" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="529"><net_src comp="144" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="537"><net_src comp="526" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="538"><net_src comp="526" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="539"><net_src comp="526" pin="1"/><net_sink comp="325" pin=4"/></net>

<net id="540"><net_src comp="526" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="546"><net_src comp="470" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="505" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="553"><net_src comp="120" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="560"><net_src comp="124" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="567"><net_src comp="128" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="574"><net_src comp="138" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="579"><net_src comp="374" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="389" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="588"><net_src comp="395" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="594"><net_src comp="413" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="599"><net_src comp="444" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="604"><net_src comp="470" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="609"><net_src comp="494" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="505" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="618"><net_src comp="508" pin="1"/><net_sink comp="615" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_5 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1 | {14 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B | {14 }
	Port: p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10 | {14 }
 - Input state : 
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : connect_4 | {14 }
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : valIn_a_15 | {1 }
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 : mul_ln75_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln78 : 1
		store_ln79 : 1
		indvar_flatten_load : 1
		icmp_ln78 : 2
		add_ln78_1 : 2
		br_ln78 : 3
		j_load : 1
		icmp_ln79 : 2
		select_ln78 : 3
		zext_ln79 : 4
		urem_ln79 : 4
		icmp_ln82 : 5
		add_ln79 : 4
		store_ln78 : 3
		store_ln79 : 5
	State 2
		mul_ln79 : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln78 : 1
		select_ln78_1 : 2
		zext_ln84 : 3
		mul_ln84 : 4
		zext_ln78 : 3
		ult : 4
		rev : 5
		or_ln82 : 5
		br_ln82 : 5
		store_ln78 : 3
	State 12
	State 13
		add_ln84 : 1
		trunc_ln79 : 1
		switch_ln84 : 2
		switch_ln89 : 2
	State 14
		zext_ln84_2 : 1
		p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_addr : 2
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_addr : 2
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln84 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3
		store_ln89 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_407         |    0    |   238   |   160   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln78_fu_374      |    0    |    0    |    20   |
|   icmp   |       icmp_ln79_fu_389      |    0    |    0    |    14   |
|          |       icmp_ln82_fu_413      |    0    |    0    |    39   |
|          |          ult_fu_478         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln78_1_fu_380      |    0    |    0    |    20   |
|    add   |       add_ln79_fu_419       |    0    |    0    |    14   |
|          |       add_ln78_fu_457       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln78_fu_395     |    0    |    0    |    9    |
|          |     select_ln78_1_fu_463    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln79_fu_438       |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |          rev_fu_483         |    0    |    0    |    2    |
|          |       xor_ln82_fu_489       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln82_fu_494       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_541         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | mul_ln75_1_read_read_fu_132 |    0    |    0    |    0    |
|   read   | valIn_a_15_read_read_fu_138 |    0    |    0    |    0    |
|          |     valIn_a_read_fu_144     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln86_write_fu_150   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln79_fu_403      |    0    |    0    |    0    |
|          |      zext_ln79_1_fu_435     |    0    |    0    |    0    |
|   zext   |       zext_ln84_fu_470      |    0    |    0    |    0    |
|          |       zext_ln78_fu_474      |    0    |    0    |    0    |
|          |      zext_ln84_1_fu_505     |    0    |    0    |    0    |
|          |      zext_ln84_2_fu_512     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_444         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln79_fu_508      |    0    |    0    |    0    |
|          |      trunc_ln84_fu_526      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   238   |   347   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_4_reg_557      |    6   |
|   icmp_ln78_reg_576   |    1   |
|   icmp_ln79_reg_580   |    1   |
|   icmp_ln82_reg_591   |    1   |
| indvar_flatten_reg_564|   15   |
|       j_reg_550       |    9   |
|    or_ln82_reg_606    |    1   |
|  select_ln78_reg_585  |    9   |
|      tmp_reg_596      |    6   |
|   trunc_ln79_reg_615  |    4   |
|valIn_a_15_read_reg_571|   32   |
|  zext_ln84_1_reg_610  |   12   |
|   zext_ln84_reg_601   |   12   |
+-----------------------+--------+
|         Total         |   109  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_235 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_245 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_255 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_265 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_275 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_285 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_295 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_305 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_315 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_325 |  p4  |   2  |  12  |   24   ||    9    |
| grp_access_fu_335 |  p4  |   2  |  12  |   24   ||    9    |
|     grp_fu_407    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_541    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_541    |  p1  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   306  ||  22.232 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   238  |   347  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   22   |   347  |   473  |
+-----------+--------+--------+--------+--------+
