

// per ADC registers
#define OFS_ADCn_ISR        0x00
#define OFS_ADCn_IER        0x04
#define OFS_ADCn_CR         0x08
#define OFS_ADCn_CFGR       0x0C
#define OFS_ADCn_CFGR2      0x10
#define OFS_ADCn_SMPR1      0x14
#define OFS_ADCn_SMPR2      0x18
#define OFS_ADCn_TR1        0x20
#define OFS_ADCn_TR2        0x24
#define OFS_ADCn_TR3        0x28
#define OFS_ADCn_SQR1       0x30
#define OFS_ADCn_SQR2       0x34
#define OFS_ADCn_SQR3       0x38
#define OFS_ADCn_SQR4       0x3C
#define OFS_ADCn_DR         0x40
#define OFS_ADCn_JSQR       0x4C
#define OFS_ADCn_OFR1       0x60
#define OFS_ADCn_OFR2       0x64
#define OFS_ADCn_OFR3       0x68
#define OFS_ADCn_OFR4       0x6C
#define OFS_ADCn_JDR1       0x80
#define OFS_ADCn_JDR2       0x84
#define OFS_ADCn_JDR3       0x88
#define OFS_ADCn_JDR4       0x8C
#define OFS_ADCn_AWD2CR     0xA0
#define OFS_ADCn_AWD3CR     0xA4
#define OFS_ADCn_DIFSEL     0xB0
#define OFS_ADCn_CALFACT    0xB4
#define OFS_ADCn_OR         0xC8

// common ADC registers
#define OFS_ADC_CSR         0x00
#define OFS_ADC_CCR         0x08
#define OFS_ADC_CDR         0x0C
#define OFS_ADC_HWCFGR0     0xF0
#define OFS_ADC_VERR        0xF4
#define OFS_ADC_IPDR        0xF8
#define OFS_ADC_SIDR        0xFC
