<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3199" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3199{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3199{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3199{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3199{left:70px;bottom:805px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t5_3199{left:70px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_3199{left:70px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t7_3199{left:70px;bottom:755px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_3199{left:70px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3199{left:70px;bottom:721px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#ta_3199{left:70px;bottom:697px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tb_3199{left:70px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_3199{left:70px;bottom:663px;letter-spacing:-0.21px;word-spacing:-0.99px;}
#td_3199{left:70px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#te_3199{left:70px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3199{left:70px;bottom:561px;letter-spacing:0.16px;}
#tg_3199{left:151px;bottom:561px;letter-spacing:0.2px;word-spacing:-0.03px;}
#th_3199{left:70px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3199{left:70px;bottom:519px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#tj_3199{left:70px;bottom:503px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tk_3199{left:70px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tl_3199{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tm_3199{left:70px;bottom:452px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#tn_3199{left:70px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#to_3199{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_3199{left:70px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3199{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tr_3199{left:70px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3199{left:70px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3199{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3199{left:70px;bottom:302px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tv_3199{left:70px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_3199{left:70px;bottom:261px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tx_3199{left:70px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#ty_3199{left:70px;bottom:228px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#tz_3199{left:70px;bottom:211px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t10_3199{left:70px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_3199{left:70px;bottom:169px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_3199{left:76px;bottom:1039px;}
#t13_3199{left:168px;bottom:1039px;letter-spacing:-0.11px;}
#t14_3199{left:168px;bottom:1017px;letter-spacing:-0.12px;}
#t15_3199{left:168px;bottom:996px;letter-spacing:-0.12px;}
#t16_3199{left:76px;bottom:972px;letter-spacing:-0.12px;}
#t17_3199{left:168px;bottom:972px;letter-spacing:-0.11px;}
#t18_3199{left:168px;bottom:950px;letter-spacing:-0.11px;}
#t19_3199{left:168px;bottom:929px;letter-spacing:-0.11px;}
#t1a_3199{left:168px;bottom:907px;letter-spacing:-0.12px;}
#t1b_3199{left:168px;bottom:886px;letter-spacing:-0.12px;}
#t1c_3199{left:76px;bottom:862px;letter-spacing:-0.16px;}
#t1d_3199{left:76px;bottom:840px;letter-spacing:-0.11px;}
#t1e_3199{left:179px;bottom:840px;letter-spacing:-0.11px;}
#t1f_3199{left:277px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1g_3199{left:354px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1h_3199{left:76px;bottom:1063px;letter-spacing:-0.11px;}
#t1i_3199{left:168px;bottom:1063px;letter-spacing:-0.12px;}

.s1_3199{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3199{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3199{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3199{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3199{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3199{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3199{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3199{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3199" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3199Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3199" style="-webkit-user-select: none;"><object width="935" height="1210" data="3199/3199.svg" type="image/svg+xml" id="pdf3199" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3199" class="t s1_3199">Vol. 3A </span><span id="t2_3199" class="t s1_3199">6-9 </span>
<span id="t3_3199" class="t s2_3199">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3199" class="t s3_3199">The processor first services a pending event from the class which has the highest priority, transferring execution to </span>
<span id="t5_3199" class="t s3_3199">the first instruction of the handler. Lower priority exceptions are discarded; lower priority interrupts are held </span>
<span id="t6_3199" class="t s3_3199">pending. Discarded exceptions may be re-generated when the event handler returns execution to the point in the </span>
<span id="t7_3199" class="t s3_3199">program or task where the original event occurred. While the priority among the classes listed in Table 1-2 is </span>
<span id="t8_3199" class="t s3_3199">consistent across processor implementations, the priority of events within a class is implementation-dependent </span>
<span id="t9_3199" class="t s3_3199">and may vary from processor to processor. </span>
<span id="ta_3199" class="t s3_3199">Table 1-2 specifies the prioritization of events that may be pending at an instruction boundary. It does not specify </span>
<span id="tb_3199" class="t s3_3199">the prioritization of faults that arise during instruction execution or event delivery (these include #BR, #TS, #NP, </span>
<span id="tc_3199" class="t s3_3199">#SS, #GP, #PF, #AC, #MF, #XM, #VE, or #CP). It also does not apply to the events generated by the “Call to Inter- </span>
<span id="td_3199" class="t s3_3199">rupt Procedure” instructions (INT n, INTO, INT3, and INT1), as these events are integral to the execution of those </span>
<span id="te_3199" class="t s3_3199">instructions and do not occur between instructions. </span>
<span id="tf_3199" class="t s4_3199">6.10 </span><span id="tg_3199" class="t s4_3199">INTERRUPT DESCRIPTOR TABLE (IDT) </span>
<span id="th_3199" class="t s3_3199">The interrupt descriptor table (IDT) associates each exception or interrupt vector with a gate descriptor for the </span>
<span id="ti_3199" class="t s3_3199">procedure or task used to service the associated exception or interrupt. Like the GDT and LDTs, the IDT is an array </span>
<span id="tj_3199" class="t s3_3199">of 8-byte descriptors (in protected mode). Unlike the GDT, the first entry of the IDT may contain a descriptor. To </span>
<span id="tk_3199" class="t s3_3199">form an index into the IDT, the processor scales the exception or interrupt vector by eight (the number of bytes in </span>
<span id="tl_3199" class="t s3_3199">a gate descriptor). Because there are only 256 interrupt or exception vectors, the IDT need not contain more than </span>
<span id="tm_3199" class="t s3_3199">256 descriptors. It can contain fewer than 256 descriptors, because descriptors are required only for the interrupt </span>
<span id="tn_3199" class="t s3_3199">and exception vectors that may occur. All empty descriptor slots in the IDT should have the present flag for the </span>
<span id="to_3199" class="t s3_3199">descriptor set to 0. </span>
<span id="tp_3199" class="t s3_3199">The base addresses of the IDT should be aligned on an 8-byte boundary to maximize performance of cache line </span>
<span id="tq_3199" class="t s3_3199">fills. The limit value is expressed in bytes and is added to the base address to get the address of the last valid byte. </span>
<span id="tr_3199" class="t s3_3199">A limit value of 0 results in exactly 1 valid byte. Because IDT entries are always eight bytes long, the limit should </span>
<span id="ts_3199" class="t s3_3199">always be one less than an integral multiple of eight (that is, 8N – 1). </span>
<span id="tt_3199" class="t s3_3199">The IDT may reside anywhere in the linear address space. As shown in Figure 1-1, the processor locates the IDT </span>
<span id="tu_3199" class="t s3_3199">using the IDTR register. This register holds both a 32-bit base address and 16-bit limit for the IDT. </span>
<span id="tv_3199" class="t s3_3199">The LIDT (load IDT register) and SIDT (store IDT register) instructions load and store the contents of the IDTR </span>
<span id="tw_3199" class="t s3_3199">register, respectively. The LIDT instruction loads the IDTR register with the base address and limit held in a </span>
<span id="tx_3199" class="t s3_3199">memory operand. This instruction can be executed only when the CPL is 0. It normally is used by the initialization </span>
<span id="ty_3199" class="t s3_3199">code of an operating system when creating an IDT. An operating system also may use it to change from one IDT to </span>
<span id="tz_3199" class="t s3_3199">another. The SIDT instruction copies the base and limit value stored in IDTR to memory. This instruction can be </span>
<span id="t10_3199" class="t s3_3199">executed at any privilege level. </span>
<span id="t11_3199" class="t s3_3199">If a vector references a descriptor beyond the limit of the IDT, a general-protection exception (#GP) is generated. </span>
<span id="t12_3199" class="t s5_3199">8 </span><span id="t13_3199" class="t s5_3199">Faults from Fetching Next Instruction </span>
<span id="t14_3199" class="t s5_3199">- Code-Segment Limit Violation (#GP) </span>
<span id="t15_3199" class="t s5_3199">- Code Page Fault (#PF) </span>
<span id="t16_3199" class="t s5_3199">9 (Lowest) </span><span id="t17_3199" class="t s5_3199">Faults from Decoding the Next Instruction </span>
<span id="t18_3199" class="t s5_3199">- Control protection exception due to missing ENDBRANCH at target of an indirect call or jump (#CP) </span>
<span id="t19_3199" class="t s5_3199">- Instruction length &gt; 15 bytes (#GP) </span>
<span id="t1a_3199" class="t s5_3199">- Invalid Opcode (#UD) </span>
<span id="t1b_3199" class="t s5_3199">- Coprocessor Not Available (#NM) </span>
<span id="t1c_3199" class="t s6_3199">NOTE </span>
<span id="t1d_3199" class="t s5_3199">1. The Intel® 486 </span><span id="t1e_3199" class="t s5_3199">processor and earlier processors group nonmaskable and maskable interrupts in the same priority class. </span>
<span id="t1f_3199" class="t s7_3199">Table 6-2. </span><span id="t1g_3199" class="t s7_3199">Priority Among Concurrent Events (Contd.) </span>
<span id="t1h_3199" class="t s8_3199">Priority </span><span id="t1i_3199" class="t s8_3199">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
