digraph code {
	graph [bgcolor=azure fontsize=8 fontname="Courier" splines="ortho"];
	node [fillcolor=gray style=filled shape=box];
	edge [arrowhead="normal"];
	"0x8000a7cc" [URL="sym.test_checkSemCount/0x8000a7cc", fillcolor="#c19c00",color="#c19c00", fontname="Courier",label="  ; XREFS: DATA 0x8000974c  CALL 0x80009750  DATA 0x8000984c  \l  ; XREFS: CALL 0x80009850  DATA 0x80009e7c  CALL 0x80009e80  \l  ; XREFS: DATA 0x80010f7c  CALL 0x80010f80  DATA 0x8001107c  \l  ; XREFS: CALL 0x80011080  DATA 0x800110d4  CALL 0x800110d8  \l204: sym.test_checkSemCount (int32_t arg1, int32_t arg2);\l; var int32_t var_50h @ sp+0x10\l; var int32_t var_14h @ sp+0x4c\l; var int32_t var_10h @ sp+0x50\l; var int32_t var_ch @ sp+0x54\l; var int32_t var_8h @ sp+0x58\l; var int32_t var_4h @ sp+0x5c\l; arg int32_t arg1 @ a0\l; arg int32_t arg2 @ a1\l0x8000a7cc      sltiu v0, a0, 0x64                                     ; arg1\l0x8000a7d0      beqz v0, 0x8000a890\l0x8000a7d4      addiu v1, zero, 1\l"]
	"0x8000a7d8" [URL="sym.test_checkSemCount/0x8000a7d8", fillcolor="#c19c00",color="#c19c00", fontname="Courier",label="0x8000a7d8      addiu sp, sp, -0x60\l0x8000a7dc      addiu v0, zero, 0xc\l0x8000a7e0      sw s1, (var_10h)\l0x8000a7e4      move s1, a1\l0x8000a7e8      mul a1, a0, v0\l0x8000a7ec      lui v1, 0x8002\l0x8000a7f0      addiu v1, v1, -0x34b4                                  ; 0x8001cb4c\l                                                                       ; obj.montab ; obj.semtab\l0x8000a7f4      sw s0, (var_14h)\l0x8000a7f8      addu v0, a1, v1                                        ; arg2\l0x8000a7fc      sw ra, (var_4h)\l0x8000a800      sw s3, (var_8h)\l0x8000a804      sw s2, (var_ch)\l0x8000a808      lb v1, (v0)                                            ; [0x8001cb40:4]=0\l                                                                       ; obj.memlist\l0x8000a80c      addiu v0, zero, 1\l0x8000a810      beq v1, v0, 0x8000a870\l0x8000a814      move s0, a0\l"]
	"0x8000a818" [URL="sym.test_checkSemCount/0x8000a818", fillcolor="#c19c00",color="#c19c00", fontname="Courier",label="0x8000a818      lui s2, 0x8000\l0x8000a81c      addiu s2, s2, 0x2bd8                                   ; 0x80002bd8 ; \"d\" ; sym.semcount\l0x8000a820      jalr s2\l0x8000a824      move s3, a2\l0x8000a828      beq s1, v0, 0x8000a870\l0x8000a82c      addiu v1, zero, 1\l"]
	"0x8000a830" [URL="sym.test_checkSemCount/0x8000a830", fillcolor="#c19c00",color="#c19c00", fontname="Courier",label="0x8000a830      jalr s2\l0x8000a834      move a0, s0\l0x8000a838      move a2, v0\l0x8000a83c      lui a1, 0x8001\l0x8000a840      lui v0, 0x8001\l0x8000a844      move a3, s1\l0x8000a848      addiu a1, a1, 0x4f84                                   ; arg2 ; esilref: 'count = &d, not &d'\l0x8000a84c      addiu v0, v0, 0x1e2c                                   ; 0x80011e2c\l                                                                       ; sym.sprintf ; sym.sprintf\l0x8000a850      jalr v0\l0x8000a854      addiu a0, sp, 0x10                                     ; arg1\l0x8000a858      lui v0, 0x8001\l0x8000a85c      addiu a1, sp, 0x10                                     ; arg2\l0x8000a860      addiu v0, v0, -0x7204                                  ; 0x80008dfc\l                                                                       ; sym.testFail ; sym.testFail\l0x8000a864      jalr v0\l0x8000a868      move a0, s3\l0x8000a86c      move v1, zero\l"]
	"0x8000a870" [URL="sym.test_checkSemCount/0x8000a870", fillcolor="#c19c00",color="#c19c00", fontname="Courier",label="; CODE XREFS from sym.test_checkSemCount @ 0x8000a810, 0x8000a828\l0x8000a870      lw ra, (var_4h)\l0x8000a874      lw s3, (var_8h)\l0x8000a878      lw s2, (var_ch)\l0x8000a87c      lw s1, (var_10h)\l0x8000a880      lw s0, (var_14h)\l0x8000a884      move v0, v1\l0x8000a888      jr ra\l0x8000a88c      addiu sp, sp, 0x60\l"]
	"0x8000a890" [URL="sym.test_checkSemCount/0x8000a890", fillcolor="white",color="#767676", fontname="Courier",label="; CODE XREF from sym.test_checkSemCount @ 0x8000a7d0\l0x8000a890      jr ra\l0x8000a894      move v0, v1\l"]
        "0x8000a7cc" -> "0x8000a890" [color="#13a10e"];
        "0x8000a7cc" -> "0x8000a7d8" [color="#c50f1f"];
        "0x8000a7d8" -> "0x8000a870" [color="#13a10e"];
        "0x8000a7d8" -> "0x8000a818" [color="#c50f1f"];
        "0x8000a818" -> "0x8000a870" [color="#13a10e"];
        "0x8000a818" -> "0x8000a830" [color="#c50f1f"];
        "0x8000a830" -> "0x8000a870" [color="#0037da"];
}
