Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 13 15:45:45 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_10000_counter_control_sets_placed.rpt
| Design       : TOP_10000_counter
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------+---------------------+------------------+----------------+--------------+
|          Clock Signal         |       Enable Signal       |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------+---------------------+------------------+----------------+--------------+
|  U_CLK_DIV_100/w_run_stop_clk |                           | U_CLK_DIV_100/AR[0] |                1 |              1 |         1.00 |
|  U_FND_CNTL/U_CLK_Div/CLK     |                           | reset_IBUF          |                1 |              2 |         2.00 |
|  U_CLK_DIV_100/r_clk_reg_0    | U_COUNTER_10000/r_counter | U_CLK_DIV_100/AR[0] |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG                |                           | reset_IBUF          |                5 |             18 |         3.60 |
|  U_CLK_DIV_100/w_run_stop_clk | U_CLK_DIV_100/r_count_0   | U_CLK_DIV_100/AR[0] |               12 |             27 |         2.25 |
+-------------------------------+---------------------------+---------------------+------------------+----------------+--------------+


