// Seed: 2241074210
module module_0 #(
    parameter id_3 = 32'd36,
    parameter id_4 = 32'd11
);
  wor   id_1 = 1;
  uwire id_2 = id_2 != 1;
  defparam id_3.id_4 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd99,
    parameter id_4 = 32'd51
) (
    output logic id_0,
    input  uwire id_1
);
  initial
    #1 begin
      if (1) id_0 <= 1;
    end
  defparam id_3.id_4 = 1;
  wire id_5;
  timeprecision 1ps; module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  wire id_6;
  module_0();
  always @(posedge 1'h0 or 1) id_3 = id_1;
endmodule
