{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734121697007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734121697007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 15:28:16 2024 " "Processing started: Fri Dec 13 15:28:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734121697007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734121697007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BehavioralVerilog -c BehavioralVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off BehavioralVerilog -c BehavioralVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734121697007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1734121697508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2SevenSegment " "Found entity 1: BCD2SevenSegment" {  } { { "BCD2SevenSegment.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/BCD2SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflopnegedge.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflopnegedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlopNegEdge " "Found entity 1: DFlipFlopNegEdge" {  } { { "DFlipFlopNegEdge.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/DFlipFlopNegEdge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLatchKevin " "Found entity 1: DLatchKevin" {  } { { "DLatch.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/DLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicbehavioralverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file basicbehavioralverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 BasicBehavioralVerilog " "Found entity 1: BasicBehavioralVerilog" {  } { { "BasicBehavioralVerilog.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/BasicBehavioralVerilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaytest.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaytest.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayTest " "Found entity 1: SevenSegmentDisplayTest" {  } { { "SevenSegmentDisplayTest.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplayTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BasicBehavioralVerilog.v(2) " "Verilog HDL Instantiation warning at BasicBehavioralVerilog.v(2): instance has no name" {  } { { "BasicBehavioralVerilog.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/BasicBehavioralVerilog.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697569 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BasicBehavioralVerilog.v(3) " "Verilog HDL Instantiation warning at BasicBehavioralVerilog.v(3): instance has no name" {  } { { "BasicBehavioralVerilog.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/BasicBehavioralVerilog.v" 3 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BasicBehavioralVerilog.v(4) " "Verilog HDL Instantiation warning at BasicBehavioralVerilog.v(4): instance has no name" {  } { { "BasicBehavioralVerilog.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/BasicBehavioralVerilog.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentDisplay.v(20) " "Verilog HDL Instantiation warning at SevenSegmentDisplay.v(20): instance has no name" {  } { { "SevenSegmentDisplay.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentDisplay.v(22) " "Verilog HDL Instantiation warning at SevenSegmentDisplay.v(22): instance has no name" {  } { { "SevenSegmentDisplay.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentDisplay.v(23) " "Verilog HDL Instantiation warning at SevenSegmentDisplay.v(23): instance has no name" {  } { { "SevenSegmentDisplay.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentDisplay.v(24) " "Verilog HDL Instantiation warning at SevenSegmentDisplay.v(24): instance has no name" {  } { { "SevenSegmentDisplay.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentDisplayTest.v(2) " "Verilog HDL Instantiation warning at SevenSegmentDisplayTest.v(2): instance has no name" {  } { { "SevenSegmentDisplayTest.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplayTest.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734121697584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSegmentDisplayTest " "Elaborating entity \"SevenSegmentDisplayTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734121697628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:comb_3 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:comb_3\"" {  } { { "SevenSegmentDisplayTest.v" "comb_3" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplayTest.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734121697659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2bcd.v 1 1 " "Using design file binary2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "binary2bcd.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734121697675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1734121697675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD SevenSegmentDisplay:comb_3\|Binary2BCD:comb_73 " "Elaborating entity \"Binary2BCD\" for hierarchy \"SevenSegmentDisplay:comb_3\|Binary2BCD:comb_73\"" {  } { { "SevenSegmentDisplay.v" "comb_73" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734121697675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SevenSegment SevenSegmentDisplay:comb_3\|BCD2SevenSegment:comb_74 " "Elaborating entity \"BCD2SevenSegment\" for hierarchy \"SevenSegmentDisplay:comb_3\|BCD2SevenSegment:comb_74\"" {  } { { "SevenSegmentDisplay.v" "comb_74" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplay.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734121697675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734121698190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SevenSegmentDisplayTest.v" "" { Text "C:/Users/User/Documents/KevinYang/BehavioralVerilog/SevenSegmentDisplayTest.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734121698815 "|SevenSegmentDisplayTest|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734121698815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734121698940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734121699362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734121699362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734121699440 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734121699440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734121699440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734121699440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734121699503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 15:28:19 2024 " "Processing ended: Fri Dec 13 15:28:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734121699503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734121699503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734121699503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734121699503 ""}
