$date
	Fri Oct 12 15:25:29 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio3Guia10 $end
$var wire 1 ! clock $end
$var wire 8 " saida [7:0] $end
$var reg 1 # addr $end
$var reg 1 $ clr $end
$var reg 8 % entrada [7:0] $end
$var reg 1 & rw $end
$scope module clk $end
$var reg 1 ' clk $end
$upscope $end
$scope module m8b1 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 ) clr $end
$var wire 8 * dt [7:0] $end
$var wire 1 + rw $end
$var wire 8 , saida [7:0] $end
$scope module m4b1 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 ) clr $end
$var wire 4 - dt [3:0] $end
$var wire 1 + rw $end
$var wire 4 . saida [3:0] $end
$scope module bM1 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 / clk2 $end
$var wire 1 ) clr $end
$var wire 1 0 j $end
$var wire 1 1 k $end
$var wire 1 2 q $end
$var wire 1 3 qnot $end
$var wire 1 + rw $end
$var wire 1 4 saida $end
$var reg 1 5 prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 / clk $end
$var wire 1 0 j $end
$var wire 1 1 k $end
$var wire 1 6 preset $end
$var reg 1 7 q $end
$var reg 1 8 qnot $end
$upscope $end
$upscope $end
$scope module bM2 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 9 clk2 $end
$var wire 1 ) clr $end
$var wire 1 : j $end
$var wire 1 ; k $end
$var wire 1 < q $end
$var wire 1 = qnot $end
$var wire 1 + rw $end
$var wire 1 > saida $end
$var reg 1 ? prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 9 clk $end
$var wire 1 : j $end
$var wire 1 ; k $end
$var wire 1 @ preset $end
$var reg 1 A q $end
$var reg 1 B qnot $end
$upscope $end
$upscope $end
$scope module bM3 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 C clk2 $end
$var wire 1 ) clr $end
$var wire 1 D j $end
$var wire 1 E k $end
$var wire 1 F q $end
$var wire 1 G qnot $end
$var wire 1 + rw $end
$var wire 1 H saida $end
$var reg 1 I prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 C clk $end
$var wire 1 D j $end
$var wire 1 E k $end
$var wire 1 J preset $end
$var reg 1 K q $end
$var reg 1 L qnot $end
$upscope $end
$upscope $end
$scope module bM4 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 M clk2 $end
$var wire 1 ) clr $end
$var wire 1 N j $end
$var wire 1 O k $end
$var wire 1 P q $end
$var wire 1 Q qnot $end
$var wire 1 + rw $end
$var wire 1 R saida $end
$var reg 1 S prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 M clk $end
$var wire 1 N j $end
$var wire 1 O k $end
$var wire 1 T preset $end
$var reg 1 U q $end
$var reg 1 V qnot $end
$upscope $end
$upscope $end
$upscope $end
$scope module m4b2 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 ) clr $end
$var wire 4 W dt [3:0] $end
$var wire 1 + rw $end
$var wire 4 X saida [3:0] $end
$scope module bM1 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 Y clk2 $end
$var wire 1 ) clr $end
$var wire 1 Z j $end
$var wire 1 [ k $end
$var wire 1 \ q $end
$var wire 1 ] qnot $end
$var wire 1 + rw $end
$var wire 1 ^ saida $end
$var reg 1 _ prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 Y clk $end
$var wire 1 Z j $end
$var wire 1 [ k $end
$var wire 1 ` preset $end
$var reg 1 a q $end
$var reg 1 b qnot $end
$upscope $end
$upscope $end
$scope module bM2 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 c clk2 $end
$var wire 1 ) clr $end
$var wire 1 d j $end
$var wire 1 e k $end
$var wire 1 f q $end
$var wire 1 g qnot $end
$var wire 1 + rw $end
$var wire 1 h saida $end
$var reg 1 i prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 c clk $end
$var wire 1 d j $end
$var wire 1 e k $end
$var wire 1 j preset $end
$var reg 1 k q $end
$var reg 1 l qnot $end
$upscope $end
$upscope $end
$scope module bM3 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 m clk2 $end
$var wire 1 ) clr $end
$var wire 1 n j $end
$var wire 1 o k $end
$var wire 1 p q $end
$var wire 1 q qnot $end
$var wire 1 + rw $end
$var wire 1 r saida $end
$var reg 1 s prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 m clk $end
$var wire 1 n j $end
$var wire 1 o k $end
$var wire 1 t preset $end
$var reg 1 u q $end
$var reg 1 v qnot $end
$upscope $end
$upscope $end
$scope module bM4 $end
$var wire 1 ( addr $end
$var wire 1 ! clk $end
$var wire 1 w clk2 $end
$var wire 1 ) clr $end
$var wire 1 x j $end
$var wire 1 y k $end
$var wire 1 z q $end
$var wire 1 { qnot $end
$var wire 1 + rw $end
$var wire 1 | saida $end
$var reg 1 } prss $end
$scope module jk1 $end
$var wire 1 ) clear $end
$var wire 1 w clk $end
$var wire 1 x j $end
$var wire 1 y k $end
$var wire 1 ~ preset $end
$var reg 1 !" q $end
$var reg 1 "" qnot $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x""
x!"
1~
1}
x|
x{
xz
1y
0x
0w
xv
xu
1t
1s
xr
xq
xp
1o
0n
0m
xl
xk
1j
1i
xh
xg
xf
1e
0d
0c
xb
xa
1`
1_
x^
x]
x\
1[
0Z
0Y
bx X
b0 W
xV
xU
1T
1S
xR
xQ
xP
1O
0N
0M
xL
xK
1J
1I
xH
xG
xF
1E
0D
0C
xB
xA
1@
1?
x>
x=
x<
1;
0:
09
x8
x7
16
15
x4
x3
x2
11
00
0/
bx .
b0 -
bx ,
1+
b0 *
1)
1(
0'
1&
b0 %
1$
1#
bx "
0!
$end
#12
04
0>
0H
0R
b0 .
0^
0h
0r
0|
b0 "
b0 ,
b0 X
18
13
07
02
1B
1=
0A
0<
1L
1G
0K
0F
1V
1Q
0U
0P
1b
1]
0a
0\
1l
1g
0k
0f
1v
1q
0u
0p
1""
1{
0!"
0z
1/
19
1C
1M
1Y
1c
1m
1w
1'
1!
#15
0$
0)
#24
0/
09
0C
0M
0Y
0c
0m
0w
0'
0!
#36
1/
19
1C
1M
1Y
1c
1m
1w
1'
1!
#45
0/
09
0C
0M
0Y
0c
0m
0w
0&
0+
#48
0'
0!
#60
1'
1!
#72
0'
0!
#84
1'
1!
#85
01
0E
0[
0y
10
1D
1Z
1x
b101 -
b1001 W
1$
1)
b10010101 %
b10010101 *
#96
0'
0!
#108
1'
1!
#120
0'
0!
#125
1&
1+
#132
14
1H
b101 .
1^
1|
b10010101 "
b10010101 ,
b1001 X
08
03
17
12
0L
0G
1K
1F
0b
0]
1a
1\
0""
0{
1!"
1z
1/
19
1C
1M
1Y
1c
1m
1w
1'
1!
#144
0/
09
0C
0M
0Y
0c
0m
0w
0'
0!
#156
1/
19
1C
1M
1Y
1c
1m
1w
1'
1!
#168
0/
09
0C
0M
0Y
0c
0m
0w
0'
0!
#175
0&
0+
#180
1'
1!
#192
0'
0!
#204
1'
1!
#216
0'
0!
#225
04
0H
b0 .
0^
0|
b0 "
b0 ,
b0 X
0#
0(
#228
1'
1!
#240
0'
0!
#252
1'
1!
#264
0'
0!
#276
1'
1!
#288
0'
0!
#300
1'
1!
#312
0'
0!
#324
1'
1!
#325
1E
0O
1[
0e
1y
0D
1N
0Z
1d
0x
b1001 -
b10 W
b101001 %
b101001 *
#336
0'
0!
#348
1'
1!
#360
0'
0!
#372
1'
1!
#384
0'
0!
#396
1'
1!
#408
0'
0!
#420
1'
1!
#432
0'
0!
#444
1'
1!
#456
0'
0!
#468
1'
1!
#480
0'
0!
#492
1'
1!
#504
0'
0!
#516
1'
1!
#528
0'
0!
#540
1'
1!
#552
0'
0!
#564
1'
1!
#576
0'
0!
#588
1'
1!
#600
0'
0!
#612
1'
1!
#624
0'
0!
#636
1'
1!
#648
0'
0!
#660
1'
1!
#672
0'
0!
#684
1'
1!
#696
0'
0!
#708
1'
1!
#720
0'
0!
#732
1'
1!
#744
0'
0!
#756
1'
1!
#768
0'
0!
#775
14
1H
b101 .
1^
1|
b10010101 "
b10010101 ,
b1001 X
1#
1(
#780
1'
1!
#792
0'
0!
#804
1'
1!
#815
11
0;
1O
1e
0y
00
1:
0N
0d
1x
b10 -
b1000 W
b10000010 %
b10000010 *
#816
0'
0!
#828
1'
1!
#840
0'
0!
#852
1'
1!
#855
04
1>
0H
b10 .
0^
b10000010 "
b10000010 ,
b1000 X
18
13
07
02
0B
0=
1A
1<
1L
1G
0K
0F
1b
1]
0a
0\
1/
19
1C
1M
1Y
1c
1m
1w
1&
1+
#864
0/
09
0C
0M
0Y
0c
0m
0w
0'
0!
#876
1/
19
1C
1M
1Y
1c
1m
1w
1'
1!
#888
0/
09
0C
0M
0Y
0c
0m
0w
0'
0!
#900
1/
19
1C
1M
1Y
1c
1m
1w
1'
1!
#905
0/
09
0C
0M
0Y
0c
0m
0w
0&
0+
#912
0'
0!
#924
1'
1!
#936
0'
0!
#945
01
0e
1y
10
1d
0x
b11 -
b10 W
b100011 %
b100011 *
#948
1'
1!
#960
0'
0!
#972
1'
1!
#984
0'
0!
#985
0>
b0 .
0|
b0 "
b0 ,
b0 X
0#
0(
#996
1'
1!
#1008
0'
0!
#1020
1'
1!
#1025
1>
b10 .
1|
b10000010 "
b10000010 ,
b1000 X
1#
1(
#1032
0'
0!
#1044
1'
1!
#1056
0'
0!
#1065
0>
b0 .
0|
b0 "
b0 ,
b0 X
0#
0(
#1068
1'
1!
#1080
0'
0!
#1092
1'
1!
#1104
0'
0!
#1116
1'
1!
#1128
0'
0!
#1140
1'
1!
#1152
0'
0!
#1164
1'
1!
#1176
0'
0!
#1188
1'
1!
#1200
0'
0!
#1212
1'
1!
#1224
0'
0!
#1236
1'
1!
#1248
0'
0!
#1260
1'
1!
#1272
0'
0!
#1284
1'
1!
#1296
0'
0!
#1308
1'
1!
#1320
0'
0!
#1332
1'
1!
#1344
0'
0!
#1356
1'
1!
#1368
0'
0!
#1380
1'
1!
#1392
0'
0!
#1404
1'
1!
#1416
0'
0!
#1428
1'
1!
#1440
0'
0!
#1452
1'
1!
#1464
0'
0!
#1476
1'
1!
#1488
0'
0!
#1500
1'
1!
#1512
0'
0!
#1524
1'
1!
#1536
0'
0!
#1545
