[ {
  "_id" : "633921d40660d1459b362283",
  "anonymous_device_id" : "7e78b301-60c4-4f3b-81d1-73f3709ab6c7",
  "device_type" : "uap",
  "model" : "UAL6",
  "version" : "6.2.37.14065",
  "board_rev" : "18",
  "kernel_version" : "4.4.198",
  "architecture" : "mips",
  "uptime" : 139788,
  "boot_time" : null,
  "manufacturer_id" : 86,
  "anonymous_site_id" : "693e311d-b1c2-4c7b-a448-3a667842b182",
  "crash_sent_to_analytics" : true,
  "log" : "{7585 a612} [139829.340140] Kernel panic - not syncing: softlockup: hung tasks",
  "datetime" : 1664688596457,
  "source" : "netconsole",
  "cpu" : 1.4980392156862745,
  "mem" : 30.77686274509804
}, {
  "_id" : "6339225d0660d1459b3622cd",
  "anonymous_device_id" : "7e78b301-60c4-4f3b-81d1-73f3709ab6c7",
  "device_type" : "uap",
  "model" : "UAL6",
  "version" : "6.2.37.14065",
  "board_rev" : "18",
  "kernel_version" : "4.4.198",
  "architecture" : "mips",
  "uptime" : 104,
  "boot_time" : null,
  "manufacturer_id" : 86,
  "anonymous_site_id" : "693e311d-b1c2-4c7b-a448-3a667842b182",
  "crash_sent_to_analytics" : true,
  "log" : "Panic#1 Part1 (BZ.mt7621 6.2.37 86dab075f893f1fae5a76f934545e2a0dfb0233b 2022-08-26 23:47:51)\n<4>[139228.631299] SYNC - sync_fsm_scan_req_action:[1214] LAST_CH: 104, BAND: 0\n<4>[139229.131349] SYNC - sync_fsm_scan_req_action:[1214] LAST_CH: 108, BAND: 0\n<4>[139233.221357] ra0: total mc2uc sta_cnt[0] pending[0] unknown_free[0] accu[0] !\n<4>[139269.721513] Trigger ra0 partial scan! Tx[0] Rx[0] TH[10]\n<4>[139527.743972] Trigger rai0 partial scan! Tx[0] Rx[0] TH[10]\n<4>[139528.143385] SYNC - sync_fsm_scan_req_action:[1214] LAST_CH: 112, BAND: 0\n<4>[139528.643384] SYNC - sync_fsm_scan_req_action:[1214] LAST_CH: 116, BAND: 0\n<4>[139529.143384] SYNC - sync_fsm_scan_req_action:[1214] LAST_CH: 120, BAND: 0\n<4>[139533.223470] ra0: total mc2uc sta_cnt[0] pending[0] unknown_free[0] accu[0] !\n<4>[139569.723661] Trigger ra0 partial scan! Tx[0] Rx[0] TH[10]\n<4>[139810.255552] delta=(0)-(0)\n<4>[139810.255817] Firmware Command Timeout printing Tx and Rx Ring state before sending last cmd/ext/seq (c4)/(0)/0 timedout cmd/ext/seq (ed)/(5a)/4 \n<4>[139810.256005] CMD Tx Path ===> \n<4>[139810.256127] Host T4 Cpu idx 00000000 T4 Dma idx 00000000 Count 0 \n<4>[139810.256266] Host DMA T20 Cpu idx 00000000 T20 Dma idx 00000000 Count 0 \n<4>[139810.256406] MCU DMA R4 Cpu idx 00000000 R4 Dma idx 00000000 Count -1 \n<4>[139810.256545] MEM T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139810.256682] MEM R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139810.256824] EVENT Rx Path ====> \n<4>[139810.256944] MEM T0 Cpu idx 00000000 T0 Dma idx 00000000 Count 0 \n<4>[139810.257081] MEM R0 Cpu idx 00000000 R0 Dma idx 00000000 Count -1 \n<4>[139810.257219] MCU DMA T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139810.257357] Host DMA R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139810.257610] Host R3 Cpu idx 00000000 R3 Dma idx 00000000 Count -1 \n<4>[139810.257772] IntCount last/current 13966159/14151886 Int last/current 0/0 TxDone Int last/current 529725/529725 rx event last/current 12342334/12342334 intEnabledState 0 eventRunning 0 taklet count last/current 12341089/12341089\n<4>[139810.258005] Error Recovery Status 0x00000000 Stat 0x00000000 \n<4>[139810.258128] Current Tx and Rx Ring state ==>\n<4>[139810.258275] CMD Tx Path ===> \n<4>[139810.258387] Host T4 Cpu idx 00000000 T4 Dma idx 00000000 Count 0 \n<4>[139810.258525] Host DMA T20 Cpu idx 00000000 T20 Dma idx 00000000 Count 0 \n<4>[139810.258662] MCU DMA R4 Cpu idx 00000000 R4 Dma idx 00000000 Count -1 \n<4>[139810.258799] MEM T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139810.258937] MEM R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139810.259068] EVENT Rx Path ====> \n<4>[139810.259188] MEM T0 Cpu idx 00000000 T0 Dma idx 00000000 Count 0 \n<4>[139810.259324] MEM R0 Cpu idx 00000000 R0 Dma idx 00000000 Count -1 \n<4>[139810.259461] MCU DMA T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139810.259597] Host DMA R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139810.259735] Host R3 Cpu idx 00000000 R3 Dma idx 00000000 Count -1 \n<4>[139810.259872] DBG6=0x0 DBG7=0x0\n<4>[139810.260068] FWCmdTimeout: command (ed), ext_cmd_type (5a), seq(4), timeout(3000ms)\n<4>[139810.260211] pAd->Flags  = 0x11202006\n<4>[139810.260328] txq qlen = 0\n<4>[139810.260435] rxq qlen = 0\n<4>[139810.260544] kickq qlen = 0\n<4>[139810.260650] ackq qlen = 1\n<4>[139810.260758] tx_doneq.qlen = 0\n<4>[139810.260866] rx_done qlen = 0\n<4>[139810.260977] AndesSendCmdMsg: msg state = 8\n<4>[139810.261094] msg->retry_times = 2\n<4>[139810.261210] FwCmdTimeoutCnt  = 1\n<4>[139810.261330] FW is normal\n<4>[139810.261439] =================================================\n<4>[139810.261646] TxRing Configuration\n<4>[139810.261776]  Idx     Attr      Reg       Base    Cnt   CIDX   DIDX   QCnt FreeCnt\n<4>[139810.261934]    0     DATA    d5420          0      0      0      0      0    7ff\n<4>[139810.262090]    1     DATA    d5430          0      0      0      0      0    7ff\n<4>[139810.262242]    2     FWDL    d5400          0      0      0      0      0     7f\n<4>[139810.262396]    3   CMD_WM    d5410          0      0      0      0      0     ff\n<4>[139810.262549]    4      CMD    d5440          0      0      0      0      0     fb\n<4>[139810.262690] RxRing Configuration\n<4>[139810.262812]  Idx     Attr      Reg       Base    Cnt   CIDX   DIDX   QCnt\n<4>[139810.262955]    0     DATA    d4500          0      0      0      0 ffffffff\n<4>[139810.263098]    1     DATA    d4510          0      0      0      0 ffffffff\n<4>[139810.263241]    2    EVENT    d5500          0      0      0      0 ffffffff\n<4>[139810.263384]    3    EVENT    d5510          0      0      0      0 ffffffff\n<4>[139810.263526]    4    EVENT    d5520          0      0      0      0 ffffffff\n<4>[139810.263671] HOST_DMA Configuration\n<4>[139810.263793]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139810.263932]      Merge          0          0\n<4>[139810.264056]       DMA0          0          0          0    0/    0    0/    0\n<4>[139810.264198]       DMA1          0          0          0    0/    0    0/    0\n<4>[139810.264346]    MergeP1          0          0\n<4>[139810.264471]     DMA0P1          0          0          0    0/    0    0/    0\n<4>[139810.264614]     DMA1P1          0          0          0    0/    0    0/    0\n<4>[139810.264747] HOST_DMA0 Ring Configuration\n<4>[139810.264870]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.265029]      R0:Data0(MAC2H)          0          0          0          0   ffffffff\n<4>[139810.265187]      R1:Data1(MAC2H)          0          0          0          0   ffffffff\n<4>[139810.265404] HOST_DMA0 PCIe 1 Ring Configuration\n<4>[139810.265579]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.265874]      R1:Data1(MAC2H)          0          0          0          0   ffffffff\n<4>[139810.266053] HOST_DMA1 Ring Configuration\n<4>[139810.266204]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.266518]             T16:FWDL          0          0          0          0          0\n<4>[139810.266710]        T17:Cmd(H2WM)          0          0          0          0          0\n<4>[139810.266905]       T18:TXD0(H2WA)          0          0          0          0          0\n<4>[139810.267161]       T19:TXD1(H2WA)          0          0          0          0          0\n<4>[139810.267390]        T20:Cmd(H2WA)          0          0          0          0          0\n<4>[139810.267575]       R0:Event(WM2H)          0          0          0          0   ffffffff\n<4>[139810.267818]      R1:Event0(WA2H)          0          0          0          0   ffffffff\n<4>[139810.268174]      R2:Event1(WA2H)          0          0          0          0   ffffffff\n<4>[139810.268436] HOST_DMA1 PCIe 1 Ring Configuration\n<4>[139810.268612]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.268801]       T19:TXD1(H2WA)          0          0          0          0          0\n<4>[139810.269053]      R2:Event1(WA2H)          0          0          0          0   ffffffff\n<4>[139810.269261] MCU_DMA Configuration\n<4>[139810.269412]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139810.269635]       DMA0          0          0          0    0/    0    0/    0\n<4>[139810.269832]       DMA1          0          0          0    0/    0    0/    0\n<4>[139810.269994]     DMA1P1          0          0          0    0/    0    0/    0\n<4>[139810.270205] MCU_DMA0 Ring Configuration\n<4>[139810.270383]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.270563]       T0:TXD(WM2MAC)          0          0          0          0          0\n<4>[139810.270806]     T1:TXCMD(WM2MAC)          0          0          0          0          0\n<4>[139810.271027]       T2:TXD(WA2MAC)          0          0          0          0          0\n<4>[139810.271205]      R0:Data(MAC2WM)          0          0          0          0   ffffffff\n<4>[139810.271440]    R1:TxDone(MAC2WM)          0          0          0          0   ffffffff\n<4>[139810.271652]       R2:SPL(MAC2WM)          0          0          0          0   ffffffff\n<4>[139810.271838]    R3:TxDone(MAC2WA)          0          0          0          0   ffffffff\n<4>[139810.272064]       R4:TXS(MAC2WA)          0          0          0          0   ffffffff\n<4>[139810.272263] MCU_DMA1 Ring Configuration\n<4>[139810.272404]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.272637]       T0:Event(WM2H)          0          0          0          0          0\n<4>[139810.272851]      T1:Event0(WA2H)          0          0          0          0          0\n<4>[139810.273034]      T2:Event1(WA2H)          0          0          0          0          0\n<4>[139810.273265]              R0:FWDL          0          0          0          0   ffffffff\n<4>[139810.273476]         R1:Cmd(H2WM)          0          0          0          0   ffffffff\n<4>[139810.273654]        R2:TXD0(H2WA)          0          0          0          0   ffffffff\n<4>[139810.273884]        R3:TXD1(H2WA)          0          0          0          0   ffffffff\n<4>[139810.274108]         R4:Cmd(H2WA)          0          0          0          0   ffffffff\n<4>[139810.274290] MCU_DMA1 PCIe 1 Ring Configuration\n<4>[139810.274529]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.274771]      T2:Event1(WA2H)          0          0          0          0          0\n<4>[139810.274952]        R3:TXD1(H2WA)          0          0          0          0   ffffffff\n<4>[139810.275173] MEM_DMA Configuration\n<4>[139810.275386]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139810.275662]        MEM          0          0          0    0/    0    0/    0\n<4>[139810.275858] MEM_DMA Ring Configuration\n<4>[139810.276058]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139810.276265]   T0:CmdEvent(WM2WA)          0          0          0          0          0\n<4>[139810.276494]   T1:CmdEvent(WA2WM)          0          0          0          0          0\n<4>[139810.276694]   R0:CmdEvent(WM2WA)          0          0          0          0   ffffffff\n<4>[139810.276922]   R1:CmdEvent(WA2WM)          0          0          0          0   ffffffff\n<4>[139810.277179] ================FW DBG INFO===================\n<4>[139810.277385]        exp_assert_proc_entry_cnt = 0x0\n<4>[139810.277548]        exp_assert_state = 0x0\n<4>[139810.277736]        dic_exp_type = 0x0\n<4>[139810.277897]        COS_Interrupt_Count = 0x0\n<4>[139810.278090]        processing_irqx = 0x0\n<4>[139810.278249]        processing_lisr = 0x0\n<4>[139810.278434]        Current_Task_Id = 0x0\n<4>[139810.278588]        Current_Task_Indx = 0x0\n<4>[139810.278773]        last_dequeued_msg_id = 0\n<4>[139810.278929]        km_irq_info_idx = 0x0\n<4>[139810.279119]        km_eint_info_idx = 0x0\n<4>[139810.279276]        km_sched_info_idx = 0x0\n<4>[139810.279464]        g_sched_history_num = 0\n<4>[139810.279621]        km_sched_trace_ptr = 0x0\n<4>[139810.279755] \n<4>[139810.279755]     HIF could be abnormal\n<4>[139810.281588] \n<4>[139810.281588]        <3>task q_id.read q_id.write\n<4>[139810.281927]        (WMT )0 0x0 0x0\n<4>[139810.282088]        (WIFI )1 0x0 0x0\n<4>[139810.282282]        (WIFI2 )2 0x0 0x0\n<4>[139810.282440] \n<4>[139810.282440]        <4>TASK STACK INFO (size in byte)\n<4>[139810.282655]        TASK  START       END       SIZE  PEAK  INTEGRITY\n<4>[139810.282858]        WMT  0x0  0x0  0\n<4>[139810.283091]        WIFI  0x0  0x0  0\n<4>[139810.283281]        WIFI2  0x0  0x0  0\n<4>[139810.283494] \n<4>[139810.283494]        <5>fw state\n<4>[139810.283681]        exp_type : Normal\n<4>[139810.283869]        EXCP_CNT = 0x0\n<4>[139810.284025]        EXCP_TYPE = 0x0\n<4>[139810.284214]        CPU_ITYPE = 0x0\n<4>[139810.284372]        CPU_EVA = 0x0\n<4>[139810.284559]        CPU_MERR = 0x0\n<4>[139810.284717]        CPU_IPC = 0x0\n<4>[139810.284989]        1ST_EXCP_TYPE = 0x0\n<4>[139810.285239]        1ST_CPU_ITYPE = 0x0\n<4>[139810.285499]        1ST_CPU_EVA= 0x0\n<4>[139810.285760]        1ST_CPU_MERR= 0x0\n<4>[139810.285940]        1ST_CPU_IPC= 0x0\n<4>[139810.286140]        PC = 0x0\n<4>[139810.286140] \n<4>[139810.286140] \n<4>[139810.286551] lp h\n<4>[139810.286769] 0x0\n<4>[139810.286907] 0x0\n<4>[139810.287022] 0x0\n<4>[139810.287187] 0x0\n<4>[139810.287323] 0x0\n<4>[139810.287441] 0x0\n<4>[139810.287599] 0x0\n<4>[139810.287733] 0x0\n<4>[139810.287846] 0x0\n<4>[139810.288009] 0x0\n<4>[139810.288147] 0x0\n<4>[139810.288260] 0x0\n<4>[139810.288424] 0x0\n<4>[139810.288557] 0x0\n<4>[139810.288669] 0x0\n<4>[139810.288832] 0x0\n<4>[139810.289112] \n<4>[139810.289112] \n<4>[139810.289112] \n<4>[139810.289112]        Irq Idx (Dis=0 Res=0):\n<4>[139810.289588] \n<4>[139810.289588]        Dis Irq history (from old to new):\n<4>[139810.289884]       [0].LP = 0x0   time=0\n<4>[139810.290109]       [1].LP = 0x0   time=0\n<4>[139810.290288]       [2].LP = 0x0   time=0\n<4>[139810.290521]       [3].LP = 0x0   time=0\n<4>[139810.290696]       [4].LP = 0x0   time=0\n<4>[139810.290849]       [5].LP = 0x0   time=0\n<4>[139810.290980]       [6].LP = 0x0   time=0\n<4>[139810.291422]       [7].LP = 0x0   time=0\n<4>[139810.291629]       [8].LP = 0x0   time=0\n<4>[139810.291769]       [9].LP = 0x0   time=0\n<4>[139810.292009] \n<4>[139810.292009]        Restore Irq history (from old to new):\n<4>[139810.292237]       [0].LP = 0x0   time=0\n<4>[139810.292405]       [1].LP = 0x0   time=0\n<4>[139810.292640]       [2].LP = 0x0   time=0\n<4>[139810.292818]       [3].LP = 0x0   time=0\n<4>[139810.292958]       [4].LP = 0x0   time=0\n<4>[139810.293273]       [5].LP = 0x0   time=0\n<4>[139810.293467]       [6].LP = 0x0   time=0\n<4>[139810.293607]       [7].LP = 0x0   time=0\n<4>[139810.293737]       [8].LP = 0x0   time=0\n<4>[139810.293874]       [9].LP = 0x0   time=0\n<4>[139810.294072] \n<4>[139810.294072] \n<4>[139810.294072]        fw dbg counter\n<4>[139810.294290]        inrt enable = 0x0\n<4>[139810.294425]        CMD:0 EVENT:0\n<4>[139810.294557]        Msdu_Miss:0 Alloc_Fail:0\n<4>[139810.294747]        Intr:0 Dequeue:0\n<4>[139810.294916] \n<4>[139810.294916] \n<4>[139810.294916]        cpu ultility\n<4>[139810.295089]        Busy:0% Peak:0%\n<4>[139810.295223]        IDLE:0 Peak_ILDE:0\n<4>[139810.295612] ShowMsgWatch: The km_total_time is invalid! 0\n<4>[139810.295840] \n<4>[139810.295840] \n<4>[139810.295840] \n<4>[139810.295840]        TASK    XTIME    RATIO  \n<4>[139810.296064]        WMT       0    4294967295     \n<4>[139810.296252]        WIFI       0    4294967295     \n<4>[139810.296486]        WIFI2       0    4294967295     \n<4>[139810.296696] \n<4>[139810.296818]        prog trace:\n<4>[139810.296952] ============================================\n<4>[139810.297166] !!! [UBNT] FW is abnormal(CNT=1), dump debug info !!!\n<4>[139810.297166] \n<12>[139810.584473] =====PCI info at beginning====\n<12>[139810.591134] 00:00.0 Class 0604: 0e8d:0801\n<12>[139810.591134] 00:01.0 Class 0604: 0e8d:0801\n<12>[139810.591134] 01:00.0 Class 0280: 14c3:7603\n<12>[139810.591134] 02:00.0 Class 0002: 14c3:7915\n<12>[139810.591134] 0000000 14c3 7915 0006 0010 8000 0002 0014 0000\n<12>[139810.591134] 0000010 000c 6010 0000 0000 000c 6020 0000 0000\n<12>[139810.591134] 0000020 400c 6020 0000 0000 0000 0000 14c3 7915\n<12>[139810.591134] 0000030 0000 0000 0080 0000 0000 0000 011f 0000\n<12>[139810.591134] 0000040\n<12>[139810.592898] =====PCI info at ending====\n<12>[139810.593332] 00:00.0 Class 0604: 0e8d:0801\n<12>[139810.593332] 00:01.0 Class 0604: 0e8d:0801\n<12>[139810.593332] 01:00.0 Class 0280: 14c3:7603\n<12>[139810.593332] 02:00.0 Class 0002: 14c3:7915\n<12>[139810.607035] 0000000 ffff ffff ffff ffff ffff ffff ffff ffff\n<12>[139810.607482] *\n<12>[139810.607482] 0000040\n<4>[139812.755408] BcnCheck: nobcn occurs within 5 sec for band 0 (rai0)!!\n<4>[139817.755372] BcnCheck: nobcn occurs within 10 sec for band 0 (rai0)!!\n<4>[139820.325413] /home/builder/workspace/FW_uap_multi/lede1701.mtk_uap6/build/lede/build_dir/target-mipsel_24kc_musl-1.1.19/linux-mtk_mt7621/ubnt-mt/ax_wifi_ap/../ax_wifi/embedded/mcu/andes_core.c:1088 assert FALSEfailed\n<4>[139820.325817] CPU: 2 PID: 1995 Comm: HwCtrlTask Tainted: P                4.4.198 #0\n<4>[139820.325967] Stack : 841268ca 00000046 00000000 00000000 841268ca 00000000 00000000 00000000\n<4>[139820.325967] \t  8c5bc42c 8154aa63 814a8164 00000002 000007cb 8412369c 81540000 c1a8a82c\n<4>[139820.325967] \t  82777ce8 81070a04 00000000 00000004 00000006 84382300 814af42c 82777be4\n<4>[139820.325967] \t  00000000 8106e694 841268ca 000000cb 84382df0 0026a000 841268ca 00777be4\n<4>[139820.325967] \t  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000\n<4>[139820.325967] \t  ...\n<4>[139820.329918] Call Trace:\n<4>[139820.330048] [<810146a8>] show_stack+0x54/0x88\n<4>[139820.330193] [<811eacfc>] dump_stack+0x8c/0xc4\n<4>[139820.331995] [<82a3d0ac>] AndesSendCmdMsg+0xf58/0x1478 [ax_wifi]\n<4>[139820.334216] [<82a4e254>] MtCmdMultipleMibRegAccessRead+0xd8/0x148 [ax_wifi]\n<4>[139820.336896] [<829fb1c0>] mt7915_update_mib_bucket+0x114/0xb834 [ax_wifi]\n<4>[139820.339190] [<829d22a0>] chip_update_mib_bucket+0x34/0x48 [ax_wifi]\n<4>[139820.341416] [<8299a4b4>] hdev_obj_state_ready+0x8fc/0x128c [ax_wifi]\n<4>[139820.342843] \n<4>[139822.755407] BcnCheck: nobcn occurs within 15 sec for band 0 (rai0)!!\n<4>[139823.335451] delta=(0)-(0)\n<4>[139823.335728] Firmware Command Timeout printing Tx and Rx Ring state before sending last cmd/ext/seq (c4)/(0)/0 timedout cmd/ext/seq (ed)/(5a)/4 \n<4>[139823.335922] CMD Tx Path ===> \n<4>[139823.336043] Host T4 Cpu idx 00000000 T4 Dma idx 00000000 Count 0 \n<4>[139823.336188] Host DMA T20 Cpu idx 00000000 T20 Dma idx 00000000 Count 0 \n<4>[139823.336333] MCU DMA R4 Cpu idx 00000000 R4 Dma idx 00000000 Count -1 \n<4>[139823.336478] MEM T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139823.336618] MEM R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139823.336750] EVENT Rx Path ====> \n<4>[139823.336870] MEM T0 Cpu idx 00000000 T0 Dma idx 00000000 Count 0 \n<4>[139823.337008] MEM R0 Cpu idx 00000000 R0 Dma idx 00000000 Count -1 \n<4>[139823.337146] MCU DMA T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139823.337284] Host DMA R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139823.337420] Host R3 Cpu idx 00000000 R3 Dma idx 00000000 Count -1 \n<4>[139823.337576] IntCount last/current 18536670/18751394 Int last/current 0/0 TxDone Int last/current 529725/529725 rx event last/current 12342334/12342334 intEnabledState 0 eventRunning 0 taklet count last/current 12341089/12341089\n<4>[139823.337807] Error Recovery Status 0x00000000 Stat 0x00000000 \n<4>[139823.337931] Current Tx and Rx Ring state ==>\n<4>[139823.338077] CMD Tx Path ===> \n<4>[139823.338189] Host T4 Cpu idx 00000000 T4 Dma idx 00000000 Count 0 \n<4>[139823.338327] Host DMA T20 Cpu idx 00000000 T20 Dma idx 00000000 Count 0 \n<4>[139823.338464] MCU DMA R4 Cpu idx 00000000 R4 Dma idx 00000000 Count -1 \n<4>[139823.338603] MEM T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139823.338740] MEM R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139823.338871] EVENT Rx Path ====> \n<4>[139823.338992] MEM T0 Cpu idx 00000000 T0 Dma idx 00000000 Count 0 \n<4>[139823.339130] MEM R0 Cpu idx 00000000 R0 Dma idx 00000000 Count -1 \n<4>[139823.339267] MCU DMA T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139823.339404] Host DMA R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139823.339542] Host R3 Cpu idx 00000000 R3 Dma idx 00000000 Count -1 \n<4>[139823.339679] DBG6=0x0 DBG7=0x0\n<4>[139823.339877] FWCmdTimeout: command (ed), ext_cmd_type (5a), seq(4), timeout(3000ms)\n<4>[139823.340021] pAd->Flags  = 0x11202006\n<4>[139823.340138] txq qlen = 0\n<4>[139823.340246] rxq qlen = 0\n<4>[139823.340353] kickq qlen = 0\n<4>[139823.340460] ackq qlen = 1\n<4>[139823.340569] tx_doneq.qlen = 0\n<4>[139823.340677] rx_done qlen = 0\n<4>[139823.340788] AndesSendCmdMsg: msg state = 8\n<4>[139823.340905] msg->retry_times = 1\n<4>[139823.341020] FwCmdTimeoutCnt  = 2\n<4>[139823.341139] FW is normal\n<4>[139823.341251] =================================================\n<4>[139823.341393] TxRing Configuration\n<4>[139823.341519]  Idx     Attr      Reg       Base    Cnt   CIDX   DIDX   QCnt FreeCnt\n<4>[139823.341677]    0     DATA    d5420          0      0      0      0      0    7ff\n<4>[139823.341830]    1     DATA    d5430          0      0      0      0      0    7ff\n<4>[139823.341984]    2     FWDL    d5400          0      0      0      0      0     7f\n<4>[139823.342137]    3   CMD_WM    d5410          0      0      0      0      0     ff\n<4>[139823.342290]    4      CMD    d5440          0      0      0      0      0     ed\n<4>[139823.342431] RxRing Configuration\n<4>[139823.342553]  Idx     Attr      Reg       Base    Cnt   CIDX   DIDX   QCnt\n<4>[139823.342698]    0     DATA    d4500          0      0      0      0 ffffffff\n<4>[139823.342841]    1     DATA    d4510          0      0      0      0 ffffffff\n<4>[139823.342986]    2    EVENT    d5500          0      0      0      0 ffffffff\n<4>[139823.343130]    3    EVENT    d5510          0      0      0      0 ffffffff\n<4>[139823.343273]    4    EVENT    d5520          0      0      0      0 ffffffff\n<4>[139823.343418] HOST_DMA Configuration\n<4>[139823.343542]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139823.343679]      Merge          0          0\n<4>[139823.343802]       DMA0          0          0          0    0/    0    0/    0\n<4>[139823.343946]       DMA1          0          0          0    0/    0    0/    0\n<4>[139823.344094]    MergeP1          0          0\n<4>[139823.344219]     DMA0P1          0          0          0    0/    0    0/    0\n<4>[139823.344364]     DMA1P1          0          0          0    0/    0    0/    0\n<4>[139823.344497] HOST_DMA0 Ring Configuration\n<4>[139823.344619]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.344780]      R0:Data0(MAC2H)          0          0          0          0   ffffffff\n<4>[139823.344937]      R1:Data1(MAC2H)          0          0          0          0   ffffffff\n<4>[139823.345081] HOST_DMA0 PCIe 1 Ring Configuration\n<4>[139823.345204]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.345449]      R1:Data1(MAC2H)          0          0          0          0   ffffffff\n<4>[139823.345635] HOST_DMA1 Ring Configuration\n<4>[139823.345785]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.345965]             T16:FWDL          0          0          0          0          0\n<4>[139823.346156]        T17:Cmd(H2WM)          0          0          0          0          0\n<4>[139823.346467]       T18:TXD0(H2WA)          0          0          0          0          0\n<4>[139823.346655]       T19:TXD1(H2WA)          0          0          0          0          0\n<4>[139823.346842]        T20:Cmd(H2WA)          0          0          0          0          0\n<4>[139823.347112]       R0:Event(WM2H)          0          0          0          0   ffffffff\n<4>[139823.347401]      R1:Event0(WA2H)          0          0          0          0   ffffffff\n<4>[139823.347637]      R2:Event1(WA2H)          0          0          0          0   ffffffff\n<4>[139823.347897] HOST_DMA1 PCIe 1 Ring Configuration\n<4>[139823.348067]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.348270]       T19:TXD1(H2WA)          0          0          0          0          0\n<4>[139823.348457]      R2:Event1(WA2H)          0          0          0          0   ffffffff\n<4>[139823.348682] MCU_DMA Configuration\n<4>[139823.348864]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139823.349028]       DMA0          0          0          0    0/    0    0/    0\n<4>[139823.349249]       DMA1          0          0          0    0/    0    0/    0\n<4>[139823.349455]     DMA1P1          0          0          0    0/    0    0/    0\n<4>[139823.349617] MCU_DMA0 Ring Configuration\n<4>[139823.349813]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.350025]       T0:TXD(WM2MAC)          0          0          0          0          0\n<4>[139823.350201]     T1:TXCMD(WM2MAC)          0          0          0          0          0\n<4>[139823.350439]       T2:TXD(WA2MAC)          0          0          0          0          0\n<4>[139823.350661]      R0:Data(MAC2WM)          0          0          0          0   ffffffff\n<4>[139823.350852]    R1:TxDone(MAC2WM)          0          0          0          0   ffffffff\n<4>[139823.351091]       R2:SPL(MAC2WM)          0          0          0          0   ffffffff\n<4>[139823.351312]    R3:TxDone(MAC2WA)          0          0          0          0   ffffffff\n<4>[139823.351499]       R4:TXS(MAC2WA)          0          0          0          0   ffffffff\n<4>[139823.351723] MCU_DMA1 Ring Configuration\n<4>[139823.351902]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.352090]       T0:Event(WM2H)          0          0          0          0          0\n<4>[139823.352320]      T1:Event0(WA2H)          0          0          0          0          0\n<4>[139823.352531]      T2:Event1(WA2H)          0          0          0          0          0\n<4>[139823.352711]              R0:FWDL          0          0          0          0   ffffffff\n<4>[139823.352944]         R1:Cmd(H2WM)          0          0          0          0   ffffffff\n<4>[139823.353146]        R2:TXD0(H2WA)          0          0          0          0   ffffffff\n<4>[139823.353330]        R3:TXD1(H2WA)          0          0          0          0   ffffffff\n<4>[139823.353556]         R4:Cmd(H2WA)          0          0          0          0   ffffffff\n<4>[139823.353750] MCU_DMA1 PCIe 1 Ring Configuration\n<4>[139823.353893]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.354135]      T2:Event1(WA2H)          0          0          0          0          0\n<4>[139823.354345]        R3:TXD1(H2WA)          0          0          0          0   ffffffff\n<4>[139823.354516] MEM_DMA Configuration\n<4>[139823.354712]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139823.354910]        MEM          0          0          0    0/    0    0/    0\n<4>[139823.355065] MEM_DMA Ring Configuration\n<4>[139823.355267]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139823.355823]   T0:CmdEvent(WM2WA)          0          0          0          0          0\n<4>[139823.356210]   T1:CmdEvent(WA2WM)          0          0          0          0          0\n<4>[139823.356453]   R0:CmdEvent(WM2WA)          0          0          0          0   ffffffff\n<4>[139823.356649]   R1:CmdEvent(WA2WM)          0          0          0          0   ffffffff\n<4>[139823.356936] ================FW DBG INFO===================\n<4>[139823.357118]        exp_assert_proc_entry_cnt = 0x0\n<4>[139823.357311]        exp_assert_state = 0x0\n<4>[139823.357470]        dic_exp_type = 0x0\n<4>[139823.357661]        COS_Interrupt_Count = 0x0\n<4>[139823.357819]        processing_irqx = 0x0\n<4>[139823.357950]        processing_lisr = 0x0\n<4>[139823.358129]        Current_Task_Id = 0x0\n<4>[139823.358281]        Current_Task_Indx = 0x0\n<4>[139823.358416]        last_dequeued_msg_id = 0\n<4>[139823.358602]        km_irq_info_idx = 0x0\n<4>[139823.358761]        km_eint_info_idx = 0x0\n<4>[139823.358893]        km_sched_info_idx = 0x0\n<4>[139823.359107]        g_sched_history_num = 0\n<4>[139823.359244]        km_sched_trace_ptr = 0x0\n<4>[139823.359409] \n<4>[139823.359409]     HIF could be abnormal\n<4>[139823.366904] \n<4>[139823.366904]        <3>task q_id.read q_id.write\n<4>[139823.367267]        (WMT )0 0x0 0x0\n<4>[139823.367441]        (WIFI )1 0x0 0x0\n<4>[139823.367662]        (WIFI2 )2 0x0 0x0\n<4>[139823.367866] \n<4>[139823.367866]        <4>TASK STACK INFO (size in byte)\n<4>[139823.368057]        TASK  START       END       SIZE  PEAK  INTEGRITY\n<4>[139823.368342]        WMT  0x0  0x0  0\n<4>[139823.368539]        WIFI  0x0  0x0  0\n<4>[139823.368694]        WIFI2  0x0  0x0  0\n<4>[139823.368918] \n<4>[139823.368918]        <5>fw state\n<4>[139823.369242]        exp_type : Normal\n<4>[139823.369439]        EXCP_CNT = 0x0\n<4>[139823.369668]        EXCP_TYPE = 0x0\n<4>[139823.369850]        CPU_ITYPE = 0x0\n<4>[139823.370005]        CPU_EVA = 0x0\n<4>[139823.370190]        CPU_MERR = 0x0\n<4>[139823.370365]        CPU_IPC = 0x0\n<4>[139823.370553]        1ST_EXCP_TYPE = 0x0\n<4>[139823.370718]        1ST_CPU_ITYPE = 0x0\n<4>[139823.370915]        1ST_CPU_EVA= 0x0\n<4>[139823.371083]        1ST_CPU_MERR= 0x0\n<4>[139823.371226]        1ST_CPU_IPC= 0x0\n<4>[139823.371427]        PC = 0x0\n<4>[139823.371427] \n<4>[139823.371427] \n<4>[139823.371870] lp h\n<4>[139823.372060] 0x0\n<4>[139823.372231] 0x0\n<4>[139823.372368] 0x0\n<4>[139823.372487] 0x0\n<4>[139823.372655] 0x0\n<4>[139823.372790] 0x0\n<4>[139823.372909] 0x0\n<4>[139823.373222] 0x0\n<4>[139823.373387] 0x0\n<4>[139823.373507] 0x0\n<4>[139823.373674] 0x0\n<4>[139823.373833] 0x0\n<4>[139823.373949] 0x0\n<4>[139823.374119] 0x0\n<4>[139823.374255] 0x0\n<4>[139823.374370] 0x0\n<4>[139823.374547] \n<4>[139823.374547] \n<4>[139823.374547] \n<4>[139823.374547]        Irq Idx (Dis=0 Res=0):\n<4>[139823.374906] \n<4>[139823.374906]        Dis Irq history (from old to new):\n<4>[139823.375120]       [0].LP = 0x0   time=0\n<4>[139823.375316]       [1].LP = 0x0   time=0\n<4>[139823.375700]       [2].LP = 0x0   time=0\n<4>[139823.376097]       [3].LP = 0x0   time=0\n<4>[139823.376297]       [4].LP = 0x0   time=0\n<4>[139823.376447]       [5].LP = 0x0   time=0\n<4>[139823.376583]       [6].LP = 0x0   time=0\n<4>[139823.376779]       [7].LP = 0x0   time=0\n<4>[139823.376946]       [8].LP = 0x0   time=0\n<4>[139823.377079]       [9].LP = 0x0   time=0\n<4>[139823.377210] \n<4>[139823.377210]        Restore Irq history (from old to new):\n<4>[139823.377428]       [0].LP = 0x0   time=0\n<4>[139823.377594]       [1].LP = 0x0   time=0\n<4>[139823.377727]       [2].LP = 0x0   time=0\n<4>[139823.377864]       [3].LP = 0x0   time=0\n<4>[139823.378045]       [4].LP = 0x0   time=0\n<4>[139823.378210]       [5].LP = 0x0   time=0\n<4>[139823.378342]       [6].LP = 0x0   time=0\n<4>[139823.378473]       [7].LP = 0x0   time=0\n<4>[139823.378666]       [8].LP = 0x0   time=0\n<4>[139823.378843]       [9].LP = 0x0   time=0\n<4>[139823.379013] \n<4>[139823.379013] \n<4>[139823.379013]        fw dbg counter\n<4>[139823.379296]        inrt enable = 0x0\n<4>[139823.379473]        CMD:0 EVENT:0\n<4>[139823.379624]        Msdu_Miss:0 Alloc_Fail:0\n<4>[139823.379824]        Intr:0 Dequeue:0\n<4>[139823.379994] \n<4>[139823.379994] \n<4>[139823.379994]        cpu ultility\n<4>[139823.380174]        Busy:0% Peak:0%\n<4>[139823.380312]        IDLE:0 Peak_ILDE:0\n<4>[139823.380532] ShowMsgWatch: The km_total_time is invalid! 0\n<4>[139823.380722] \n<4>[139823.380722] \n<4>[139823.380722] \n<4>[139823.380722]        TASK    XTIME    RATIO  \n<4>[139823.380932]        WMT       0    4294967295     \n<4>[139823.381150]        WIFI       0    4294967295     \n<4>[139823.381337]        WIFI2       0    4294967295     \n<4>[139823.381516] \n<4>[139823.381698]        prog trace:\n<4>[139823.381865] ============================================\n<4>[139823.382026] /home/builder/workspace/FW_uap_multi/lede1701.mtk_uap6/build/lede/build_dir/target-mipsel_24kc_musl-1.1.19/linux-mtk_mt7621/ubnt-mt/ax_wifi_ap/../ax_wifi/embedded/mcu/andes_core.c:1088 assert FALSEfailed\n<4>[139823.382352] CPU: 2 PID: 1995 Comm: HwCtrlTask Tainted: P                4.4.198 #0\n<4>[139823.382551] Stack : 841268ca 00000046 00000000 00000000 841268ca 00000000 00000000 00000000\n<4>[139823.382551] \t  8c5bc42c 8154aa63 814a8164 00000002 000007cb 8412369c 81540000 c1a8a82c\n<4>[139823.382551] \t  00000001 81070a04 00000000 00000004 00000006 0026a000 814af42c 82777be4\n<4>[139823.382551] \t  00000000 8106e694 841268ca 000000cb 84382df0 0026a000 841268ca 00777be4\n<4>[139823.382551] \t  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000\n<4>[139823.382551] \t  ...\n<4>[139823.386645] Call Trace:\n<4>[139823.386784] [<810146a8>] show_stack+0x54/0x88\n<4>[139823.386932] [<811eacfc>] dump_stack+0x8c/0xc4\n<4>[139823.388769] [<82a3d0ac>] AndesSendCmdMsg+0xf58/0x1478 [ax_wifi]\n<4>[139823.391015] [<82a4e254>] MtCmdMultipleMibRegAccessRead+0xd8/0x148 [ax_wifi]\n<4>[139823.393268] [<829fb1c0>] mt7915_update_mib_bucket+0x114/0xb834 [ax_wifi]\n<4>[139823.395629] [<829d22a0>] chip_update_mib_bucket+0x34/0x48 [ax_wifi]\n<4>[139823.398052] [<8299a4b4>] hdev_obj_state_ready+0x8fc/0x128c [ax_wifi]\n<4>[139823.399509] \n<12>[139823.600304] =====PCI info at beginning====\n<12>[139823.604772] 00:00.0 Class 0604: 0e8d:0801\n<12>[139823.604772] 00:01.0 Class 0604: 0e8d:0801\n<12>[139823.604772] 01:00.0 Class 0280: 14c3:7603\n<12>[139823.604772] 02:00.0 Class 0002: 14c3:7915\n<12>[139823.604772] 0000000 14c3 7915 0006 0010 8000 0002 0014 0000\n<12>[139823.604772] 0000010 000c 6010 0000 0000 000c 6020 0000 0000\n<12>[139823.604772] 0000020 400c 6020 0000 0000 0000 0000 14c3 7915\n<12>[139823.604772] 0000030 0000 0000 0080 0000 0000 0000 011f 0000\n<12>[139823.604772] 0000040\n<12>[139823.606151] =====PCI info at ending====\n<12>[139823.606564] 00:00.0 Class 0604: 0e8d:0801\n<12>[139823.606564] 00:01.0 Class 0604: 0e8d:0801\n<12>[139823.606564] 01:00.0 Class 0280: 14c3:7603\n<12>[139823.606564] 02:00.0 Class 0002: 14c3:7915\n<12>[139823.613554] 0000000 ffff ffff ffff ffff ffff ffff ffff ffff\n<12>[139823.613850] *\n<12>[139823.613850] 0000040\n<4>[139826.395456] delta=(0)-(0)\n<4>[139826.395719] Firmware Command Timeout printing Tx and Rx Ring state before sending last cmd/ext/seq (c4)/(0)/0 timedout cmd/ext/seq (ed)/(5a)/4 \n<4>[139826.395909] CMD Tx Path ===> \n<4>[139826.396030] Host T4 Cpu idx 00000000 T4 Dma idx 00000000 Count 0 \n<4>[139826.396170] Host DMA T20 Cpu idx 00000000 T20 Dma idx 00000000 Count 0 \n<4>[139826.396311] MCU DMA R4 Cpu idx 00000000 R4 Dma idx 00000000 Count -1 \n<4>[139826.396450] MEM T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139826.396588] MEM R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139826.396721] EVENT Rx Path ====> \n<4>[139826.396844] MEM T0 Cpu idx 00000000 T0 Dma idx 00000000 Count 0 \n<4>[139826.396980] MEM R0 Cpu idx 00000000 R0 Dma idx 00000000 Count -1 \n<4>[139826.397119] MCU DMA T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139826.397259] Host DMA R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139826.397397] Host R3 Cpu idx 00000000 R3 Dma idx 00000000 Count -1 \n<4>[139826.397549] IntCount last/current 19608473/19845399 Int last/current 0/0 TxDone Int last/current 529725/529725 rx event last/current 12342334/12342334 intEnabledState 0 eventRunning 0 taklet count last/current 12341089/12341089\n<4>[139826.397780] Error Recovery Status 0x00000000 Stat 0x00000000 \n<4>[139826.397905] Current Tx and Rx Ring state ==>\n<4>[139826.398050] CMD Tx Path ===> \n<4>[139826.398164] Host T4 Cpu idx 00000000 T4 Dma idx 00000000 Count 0 \n<4>[139826.398302] Host DMA T20 Cpu idx 00000000 T20 Dma idx 00000000 Count 0 \n<4>[139826.398536] MCU DMA R4 Cpu idx 00000000 R4 Dma idx 00000000 Count -1 \n<4>[139826.398687] MEM T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139826.398826] MEM R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139826.398958] EVENT Rx Path ====> \n<4>[139826.399080] MEM T0 Cpu idx 00000000 T0 Dma idx 00000000 Count 0 \n<4>[139826.399217] MEM R0 Cpu idx 00000000 R0 Dma idx 00000000 Count -1 \n<4>[139826.399354] MCU DMA T1 Cpu idx 00000000 T1 Dma idx 00000000 Count 0 \n<4>[139826.399492] Host DMA R1 Cpu idx 00000000 R1 Dma idx 00000000 Count -1 \n<4>[139826.399630] Host R3 Cpu idx 00000000 R3 Dma idx 00000000 Count -1 \n<4>[139826.399769] DBG6=0x0 DBG7=0x0\n<4>[139826.399967] FWCmdTimeout: command (ed), ext_cmd_type (5a), seq(4), timeout(3000ms)\n<4>[139826.400112] pAd->Flags  = 0x11202006\n<4>[139826.400230] txq qlen = 0\n<4>[139826.400338] rxq qlen = 0\n<4>[139826.400447] kickq qlen = 0\n<4>[139826.400624] ackq qlen = 1\n<4>[139826.400744] tx_doneq.qlen = 0\n<4>[139826.400854] rx_done qlen = 0\n<4>[139826.400968] AndesSendCmdMsg: msg state = 8\n<4>[139826.401086] msg->retry_times = 0\n<4>[139826.401203] FwCmdTimeoutCnt  = 3\n<4>[139826.401325] FW is normal\n<4>[139826.401436] =================================================\n<4>[139826.401578] TxRing Configuration\n<4>[139826.401702]  Idx     Attr      Reg       Base    Cnt   CIDX   DIDX   QCnt FreeCnt\n<4>[139826.401859]    0     DATA    d5420          0      0      0      0      0    7ff\n<4>[139826.402015]    1     DATA    d5430          0      0      0      0      0    7ff\n<4>[139826.402168]    2     FWDL    d5400          0      0      0      0      0     7f\n<4>[139826.402322]    3   CMD_WM    d5410          0      0      0      0      0     ff\n<4>[139826.402474]    4      CMD    d5440          0      0      0      0      0     e9\n<4>[139826.402616] RxRing Configuration\n<4>[139826.402738]  Idx     Attr      Reg       Base    Cnt   CIDX   DIDX   QCnt\n<4>[139826.402884]    0     DATA    d4500          0      0      0      0 ffffffff\n<4>[139826.403028]    1     DATA    d4510          0      0      0      0 ffffffff\n<4>[139826.403171]    2    EVENT    d5500          0      0      0      0 ffffffff\n<4>[139826.403316]    3    EVENT    d5510          0      0      0      0 ffffffff\n<4>[139826.403460]    4    EVENT    d5520          0      0      0      0 ffffffff\n<4>[139826.403605] HOST_DMA Configuration\n<4>[139826.403729]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139826.403868]      Merge          0          0\n<4>[139826.403991]       DMA0          0          0          0    0/    0    0/    0\n<4>[139826.404136]       DMA1          0          0          0    0/    0    0/    0\n<4>[139826.404284]    MergeP1          0          0\n<4>[139826.404410]     DMA0P1          0          0          0    0/    0    0/    0\n<4>[139826.404553]     DMA1P1          0          0          0    0/    0    0/    0\n<4>[139826.404687] HOST_DMA0 Ring Configuration\n<4>[139826.404809]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.404971]      R0:Data0(MAC2H)          0          0          0          0   ffffffff\n<4>[139826.405131]      R1:Data1(MAC2H)          0          0          0          0   ffffffff\n<4>[139826.405274] HOST_DMA0 PCIe 1 Ring Configuration\n<4>[139826.405460]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.405656]      R1:Data1(MAC2H)          0          0          0          0   ffffffff\n<4>[139826.405824] HOST_DMA1 Ring Configuration\n<4>[139826.405973]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.406169]             T16:FWDL          0          0          0          0          0\n<4>[139826.406437]        T17:Cmd(H2WM)          0          0          0          0          0\n<4>[139826.406672]       T18:TXD0(H2WA)          0          0          0          0          0\n<4>[139826.406919]       T19:TXD1(H2WA)          0          0          0          0          0\n<4>[139826.407134]        T20:Cmd(H2WA)          0          0          0          0          0\n<4>[139826.407380]       R0:Event(WM2H)          0          0          0          0   ffffffff\n<4>[139826.407591]      R1:Event0(WA2H)          0          0          0          0   ffffffff\n<4>[139826.407826]      R2:Event1(WA2H)          0          0          0          0   ffffffff\n<4>[139826.408017] HOST_DMA1 PCIe 1 Ring Configuration\n<4>[139826.408216]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.408427]       T19:TXD1(H2WA)          0          0          0          0          0\n<4>[139826.408669]      R2:Event1(WA2H)          0          0          0          0   ffffffff\n<4>[139826.408867] MCU_DMA Configuration\n<4>[139826.409060]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139826.409246]       DMA0          0          0          0    0/    0    0/    0\n<4>[139826.409462]       DMA1          0          0          0    0/    0    0/    0\n<4>[139826.409648]     DMA1P1          0          0          0    0/    0    0/    0\n<4>[139826.409851] MCU_DMA0 Ring Configuration\n<4>[139826.410013]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.410242]       T0:TXD(WM2MAC)          0          0          0          0          0\n<4>[139826.410442]     T1:TXCMD(WM2MAC)          0          0          0          0          0\n<4>[139826.410670]       T2:TXD(WA2MAC)          0          0          0          0          0\n<4>[139826.410867]      R0:Data(MAC2WM)          0          0          0          0   ffffffff\n<4>[139826.411092]    R1:TxDone(MAC2WM)          0          0          0          0   ffffffff\n<4>[139826.411286]       R2:SPL(MAC2WM)          0          0          0          0   ffffffff\n<4>[139826.411515]    R3:TxDone(MAC2WA)          0          0          0          0   ffffffff\n<4>[139826.411712]       R4:TXS(MAC2WA)          0          0          0          0   ffffffff\n<4>[139826.411922] MCU_DMA1 Ring Configuration\n<4>[139826.412084]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.412316]       T0:Event(WM2H)          0          0          0          0          0\n<4>[139826.412517]      T1:Event0(WA2H)          0          0          0          0          0\n<4>[139826.412751]      T2:Event1(WA2H)          0          0          0          0          0\n<4>[139826.412952]              R0:FWDL          0          0          0          0   ffffffff\n<4>[139826.413183]         R1:Cmd(H2WM)          0          0          0          0   ffffffff\n<4>[139826.413386]        R2:TXD0(H2WA)          0          0          0          0   ffffffff\n<4>[139826.413613]        R3:TXD1(H2WA)          0          0          0          0   ffffffff\n<4>[139826.413811]         R4:Cmd(H2WA)          0          0          0          0   ffffffff\n<4>[139826.414024] MCU_DMA1 PCIe 1 Ring Configuration\n<4>[139826.414189]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.414417]      T2:Event1(WA2H)          0          0          0          0          0\n<4>[139826.414618]        R3:TXD1(H2WA)          0          0          0          0   ffffffff\n<4>[139826.414834] MEM_DMA Configuration\n<4>[139826.414999]        DMA     IntCSR    IntMask     Glocfg    Tx/RxEn  Tx/RxBusy\n<4>[139826.415221]        MEM          0          0          0    0/    0    0/    0\n<4>[139826.415484] MEM_DMA Ring Configuration\n<4>[139826.415713]                 Name       Base        Cnt       CIDX       DIDX       QCnt\n<4>[139826.415940]   T0:CmdEvent(WM2WA)          0          0          0          0          0\n<4>[139826.416215]   T1:CmdEvent(WA2WM)          0          0          0          0          0\n<4>[139826.416433]   R0:CmdEvent(WM2WA)          0          0          0          0   ffffffff\n<4>[139826.416662]   R1:CmdEvent(WA2WM)          0          0          0          0   ffffffff\n<4>[139826.416919] ================FW DBG INFO===================\n<4>[139826.417124]        exp_assert_proc_entry_cnt = 0x0\n<4>[139826.417290]        exp_assert_state = 0x0\n<4>[139826.417478]        dic_exp_type = 0x0\n<4>[139826.417638]        COS_Interrupt_Count = 0x0\n<4>[139826.417827]        processing_irqx = 0x0\n<4>[139826.417986]        processing_lisr = 0x0\n<4>[139826.418169]        Current_Task_Id = 0x0\n<4>[139826.418326]        Current_Task_Indx = 0x0\n<4>[139826.418518]        last_dequeued_msg_id = 0\n<4>[139826.418676]        km_irq_info_idx = 0x0\n<4>[139826.418866]        km_eint_info_idx = 0x0\n<4>[139826.419023]        km_sched_info_idx = 0x0\n<4>[139826.419209]        g_sched_history_num = 0\n<4>[139826.419367]        km_sched_trace_ptr = 0x0\n<4>[139826.419553] \n<4>[139826.419553]     HIF could be abnormal\n<4>[139826.435603] \n<4>[139826.435603]        <3>task q_id.read q_id.write\n<4>[139826.435949]        (WMT )0 0x0 0x0\n<4>[139826.436193]        (WIFI )1 0x0 0x0\n<4>[139826.436386]        (WIFI2 )2 0x0 0x0\n<4>[139826.436543] \n<4>[139826.436543]        <4>TASK STACK INFO (size in byte)\n<4>[139826.436909]        TASK  START       END       SIZE  PEAK  INTEGRITY\n<4>[139826.437154]        WMT  0x0  0x0  0\n<4>[139826.437370]        WIFI  0x0  0x0  0\n<4>[139826.437561]        WIFI2  0x0  0x0  0\n<4>[139826.437751] \n<4>[139826.437751]        <5>fw state\n<4>[139826.437926]        exp_type : Normal\n<4>[139826.438126]        EXCP_CNT = 0x0\n<4>[139826.438288]        EXCP_TYPE = 0x0\n<4>[139826.438483]        CPU_ITYPE = 0x0\n<4>[139826.438644]        CPU_EVA = 0x0\n<4>[139826.438839]        CPU_MERR = 0x0\n<4>[139826.438998]        CPU_IPC = 0x0\n<4>[139826.439189]        1ST_EXCP_TYPE = 0x0\n<4>[139826.439378]        1ST_CPU_ITYPE = 0x0\n<4>[139826.439605]        1ST_CPU_EVA= 0x0\n<4>[139826.439770]        1ST_CPU_MERR= 0x0\n<4>[139826.439960]        1ST_CPU_IPC= 0x0\n<4>[139826.440121]        PC = 0x0\n<4>[139826.440121] \n<4>[139826.440121] \n<4>[139826.440504] lp h\n<4>[139826.440715] 0x0\n<4>[139826.440849] 0x0\n<4>[139826.441146] 0x0\n<4>[139826.441318] 0x0\n<4>[139826.441446] 0x0\n<4>[139826.441557] 0x0\n<4>[139826.441734] 0x0\n<4>[139826.441870] 0x0\n<4>[139826.441986] 0x0\n<4>[139826.442151] 0x0\n<4>[139826.442289] 0x0\n<4>[139826.442474] 0x0\n<4>[139826.442626] 0x0\n<4>[139826.442799] 0x0\n<4>[139826.442936] 0x0\n<4>[139826.443055] 0x0\n<4>[139826.443232] \n<4>[139826.443232] \n<4>[139826.443232] \n<4>[139826.443232]        Irq Idx (Dis=0 Res=0):\n<4>[139826.443572] \n<4>[139826.443572]        Dis Irq history (from old to new):\n<4>[139826.443773]       [0].LP = 0x0   time=0\n<4>[139826.443963]       [1].LP = 0x0   time=0\n<4>[139826.444119]       [2].LP = 0x0   time=0\n<4>[139826.444308]       [3].LP = 0x0   time=0\n<4>[139826.444517]       [4].LP = 0x0   time=0\n<4>[139826.444723]       [5].LP = 0x0   time=0\n<4>[139826.444879]       [6].LP = 0x0   time=0\n<4>[139826.445189]       [7].LP = 0x0   time=0\n<4>[139826.445440]       [8].LP = 0x0   time=0\n<4>[139826.445619]       [9].LP = 0x0   time=0\n<4>[139826.445818] \n<4>[139826.445818]        Restore Irq history (from old to new):\n<4>[139826.446036]       [0].LP = 0x0   time=0\n<4>[139826.446240]       [1].LP = 0x0   time=0\n<4>[139826.446403]       [2].LP = 0x0   time=0\n<4>[139826.446597]       [3].LP = 0x0   time=0\n<4>[139826.446756]       [4].LP = 0x0   time=0\n<4>[139826.446900]       [5].LP = 0x0   time=0\n<4>[139826.447125]       [6].LP = 0x0   time=0\n<4>[139826.447325]       [7].LP = 0x0   time=0\n<4>[139826.447638]       [8].LP = 0x0   time=0\n<4>[139826.447778]       [9].LP = 0x0   time=0\n<4>[139826.447976] \n<4>[139826.447976] \n<4>[139826.447976]        fw dbg counter\n<4>[139826.448198]        inrt enable = 0x0\n<4>[139826.448401]        CMD:0 EVENT:0\n<4>[139826.448560]        Msdu_Miss:0 Alloc_Fail:0\n<4>[139826.448753]        Intr:0 Dequeue:0\n<4>[139826.448918] \n<4>[139826.448918] \n<4>[139826.448918]        cpu ultility\n<4>[139826.449147]        Busy:0% Peak:0%\n<4>[139826.449307]        IDLE:0 Peak_ILDE:0\n<4>[139826.449523] ShowMsgWatch: The km_total_time is invalid! 0\n<4>[139826.449712] \n<4>[139826.449712] \n<4>[139826.449712] \n<4>[139826.449712]        TASK    XTIME    RATIO  \n<4>[139826.449983]        WMT       0    4294967295     \n<4>[139826.450160]        WIFI       0    4294967295     \n<4>[139826.450367]        WIFI2       0    4294967295     \n<4>[139826.450568] \n<4>[139826.450764]        prog trace:\n<4>[139826.450928] ============================================\n<4>[139826.451143] /home/builder/workspace/FW_uap_multi/lede1701.mtk_uap6/build/lede/build_dir/target-mipsel_24kc_musl-1.1.19/linux-mtk_mt7621/ubnt-mt/ax_wifi_ap/../ax_wifi/embedded/mcu/andes_core.c:1088 assert FALSEfailed\n<4>[139826.451498] CPU: 2 PID: 1995 Comm: HwCtrlTask Tainted: P                4.4.198 #0\n<4>[139826.451697] Stack : 841268ca 00000046 00000000 00000000 841268ca 00000000 00000000 00000000\n<4>[139826.451697] \t  8c5bc42c 8154aa63 814a8164 00000002 000007cb 8412369c 81540000 c1a8a82c\n<4>[139826.451697] \t  00000001 81070a04 00000000 00000004 00000006 0026a000 814af42c 82777be4\n<4>[139826.451697] \t  00000000 8106e694 841268ca 000000cb 84382df0 0026a000 841268ca 00777be4\n<4>[139826.451697] \t  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000\n<4>[139826.451697] \t  ...\n<4>[139826.455766] Call Trace:\n<4>[139826.455910] [<810146a8>] show_stack+0x54/0x88\n<4>[139826.456059] [<811eacfc>] dump_stack+0x8c/0xc4\n<4>[139826.457900] [<82a3d0ac>] AndesSendCmdMsg+0xf58/0x1478 [ax_wifi]\n<4>[139826.460314] [<82a4e254>] MtCmdMultipleMibRegAccessRead+0xd8/0x148 [ax_wifi]\n<4>[139826.462671] [<829fb1c0>] mt7915_update_mib_bucket+0x114/0xb834 [ax_wifi]\n<4>[139826.465264] [<829d22a0>] chip_update_mib_bucket+0x34/0x48 [ax_wifi]\n<4>[139826.468253] [<8299a4b4>] hdev_obj_state_ready+0x8fc/0x128c [ax_wifi]\n<4>[139826.469865] \n<12>[139826.713518] =====PCI info at beginning====\n<12>[139826.719323] 00:00.0 Class 0604: 0e8d:0801\n<12>[139826.719323] 00:01.0 Class 0604: 0e8d:0801\n<12>[139826.719323] 01:00.0 Class 0280: 14c3:7603\n<12>[139826.719323] 02:00.0 Class 0002: 14c3:7915\n<12>[139826.719323] 0000000 14c3 7915 0006 0010 8000 0002 0014 0000\n<12>[139826.719323] 0000010 000c 6010 0000 0000 000c 6020 0000 0000\n<12>[139826.719323] 0000020 400c 6020 0000 0000 0000 0000 14c3 7915\n<12>[139826.719323] 0000030 0000 0000 0080 0000 0000 0000 011f 0000\n<12>[139826.719323] 0000040\n<12>[139826.720583] =====PCI info at ending====\n<12>[139826.720915] 00:00.0 Class 0604: 0e8d:0801\n<12>[139826.720915] 00:01.0 Class 0604: 0e8d:0801\n<12>[139826.720915] 01:00.0 Class 0280: 14c3:7603\n<12>[139826.720915] 02:00.0 Class 0002: 14c3:7915\n<12>[139826.727975] 0000000 ffff ffff ffff ffff ffff ffff ffff ffff\n<12>[139826.728364] *\n<12>[139826.728364] 0000040\n<4>[139827.765438] BcnCheck: nobcn occurs within 20 sec for band 0 (rai0)!!\n<4>[139827.766649] Trigger rai0 partial scan! Tx[0] Rx[0] TH[10]\n<4>[139828.165610] SYNC - sync_fsm_scan_req_action:[1214] LAST_CH: 124, BAND: 0\n<0>[139829.325428] NMI watchdog: BUG: soft lockup - CPU#3 stuck for 23s! [swapper/3:0]\n<4>[139829.325652] Modules linked in: netconsole btmtk_uart bluetooth act_skbedit act_mirred em_u32 cls_tcindex cls_flow cls_route sch_tbf sch_ingress hid evdev i2c_dev xt_set ip_set_list_set ip_set_hash_netiface ip_set_hash_netport ip_set_hash_netnet ip_set_hash_net ip_set_hash_netportnet ip_set_hash_mac ip_set_hash_ipportnet ip_set_hash_ipportip ip_set_hash_ipport ip_set_hash_ipmark ip_set_hash_ip ip_set_bitmap_port ip_set_bitmap_ipmac ip_set_bitmap_ip regmap_spi regmap_i2c sha256_generic seqiv jitterentropy_rng drbg hmac ghash_generic gf128mul gcm ecb ctr cmac iptable_nat ebt_set nf_nat_ipv4 nf_conntrack_ipv6 nf_conntrack_ipv4 ipt_REJECT ipt_MASQUERADE ip_set ebtable_nat ebtable_filter ebtable_broute xt_time xt_tcpudp xt_state xt_nat xt_multiport xt_mark xt_mac xt_limit xt_conntrack xt_comment xt_TCPMSS xt_REDIRECT xt_NETMAP xt_LOG nfnetlink nf_reject_ipv4 nf_nat_redirect nf_nat_masquerade_ipv4 nf_log_ipv4 nf_defrag_ipv6 nf_defrag_ipv4 iptable_mangle iptable_filter ip_tables ebtables ebt_vlan ebt_stp ebt_snat ebt_redirect ebt_pkttype ebt_mark_m ebt_mark ebt_limit ebt_ip6 ebt_ip ebt_dnat ebt_arpreply ebt_arp ebt_among ebt_802_3 br_netfilter ip6t_NPT ip6t_MASQUERADE nf_nat_masquerade_ipv6 nf_nat nf_conntrack ip6t_rt ip6t_frag ip6t_hbh ip6t_eui64 ip6t_mh ip6t_ah ip6t_ipv6header ip6t_REJECT nf_reject_ipv6 nf_log_ipv6 nf_log_common ip6table_mangle ip6table_filter ip6_tables x_tables gpiodev(P) ax_wifi ax_wifi_ubntskutbl(P) ax_wifi_powerlimit(P) rlt_wifi ubnthal(P) ubnt_common(P) gpio_keys_polled input_polldev leds_gpio\n<4>[139829.332337] Firmware Version: 6.2.37\n<4>[139829.332423] CPU: 3 PID: 0 Comm: swapper/3 Tainted: P                4.4.198 #0\n<4>[139829.332510] task: 8f04c6e0 task.stack: 8f078000\n<4>[139829.332581] $ 0   : 00000000 8412000c 84123b60 84123b00\n<4>[139829.332895] $ 4   : 00000100 00d4de80 00200040 84123b00\n<4>[139829.333209] $ 8   : 00000000 8415201c 88000000 8f019f48\n<4>[139829.333521] $12   : 00000008 00007f27 1dcd6501 00119f9e\n<4>[139829.333835] $16   : fffffffb 00000004 00000282 00000001\n<4>[139829.334147] $20   : c0000000 81550000 8153c040 815468e4\n<4>[139829.334475] $24   : 00000000 82a8070c                  \n<4>[139829.334799] $28   : 8f078000 8f019f50 84118270 810327e4\n<4>[139829.335111] Hi    : 00861b1e\n<4>[139829.335178] Lo    : cc83a6bc\n<4>[139829.335269] epc   : 8100bff0 __do_softirq+0xe0/0x2ec\n<4>[139829.335365] ra    : 810327e4 irq_exit+0x64/0x80\n<4>[139829.335467] Status: 11007c03\tKERNEL EXL IE \n<4>[139829.335768] Cause : 50800400 (ExcCode 00)\n<4>[139829.335844] PrId  : 0001992f (MIPS 1004Kc)\n<4>[139829.335922] CPU: 3 PID: 0 Comm: swapper/3 Tainted: P                4.4.198 #0\n<4>[139829.336003] Stack : 841268ca 00000042 0000001e 00000000 841268ca 00000000 00000000 00000000\n<4>[139829.336003] \t  8f04ca14 8154aa63 814a8164 00000003 00000000 8412369c 8f019e98 51f08b19\n<4>[139829.336003] \t  81550000 81070a04 00000000 00000000 841268c8 0000001e 814af42c 8f019c3c\n<4>[139829.336003] \t  841268c8 8106e694 00000000 8f019c4c 00002e94 00274000 0001fc9b 00019c3c\n<4>[139829.336003] \t  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000\n<4>[139829.336003] \t  ...\n<4>[139829.338505] Call Trace:\n<4>[139829.338586] [<810146a8>] show_stack+0x54/0x88\n<4>[139829.338679] [<811eacfc>] dump_stack+0x8c/0xc4\n<4>[139829.338774] [<8109e3a8>] watchdog_timer_fn+0x378/0x464\n<4>[139829.338876] [<81081e1c>] __hrtimer_run_queues+0x100/0x1dc\n<4>[139829.338965] [<81082378>] hrtimer_run_queues+0x10c/0x138\n<4>[139829.339054] [<81080cd8>] update_process_times+0x2c/0x78\n<4>[139829.339153] [<81090370>] tick_handle_periodic+0x34/0xd0\n<4>[139829.339246] [<81300200>] gic_compare_interrupt+0x2c/0x40\n<4>[139829.339346] [<81076528>] handle_percpu_devid_irq+0xac/0xf4\n<4>[139829.339434] [<8107181c>] generic_handle_irq+0x40/0x58\n<4>[139829.339525] [<81219fc0>] gic_handle_local_int+0x8c/0xe8\n<4>[139829.339639] [<8121a1a4>] gic_irq_dispatch+0x10/0x20\n<4>[139829.339731] [<8107181c>] generic_handle_irq+0x40/0x58\n<4>[139829.339822] [<8100befc>] do_IRQ+0x1c/0x2c\n<4>[139829.339903] [<812195cc>] plat_irq_dispatch+0xac/0xdc\n<4>[139829.339992] [<81001988>] except_vec_vi_end+0xb8/0xc4\n<4>[139829.340072] \n<0>[139829.340140] Kernel panic - not syncing: softlockup: hung tasks\n",
  "datetime" : 1664688733946,
  "source" : "oopsdump",
  "cpu" : 1.9548872180451127,
  "mem" : 30.25187969924812
} ]