{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 16:34:50 2024 " "Info: Processing started: Wed Oct 23 16:34:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mux4to1_AmarnathPatel -c Mux4to1_AmarnathPatel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux4to1_AmarnathPatel -c Mux4to1_AmarnathPatel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in1 output 9.645 ns Longest " "Info: Longest tpd from source pin \"in1\" to destination pin \"output\" is 9.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in1 1 PIN PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'in1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1 } "NODE_NAME" } } { "Mux4to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux4to1_AmarnathPatel/Mux4to1_AmarnathPatelVHDL.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.524 ns) + CELL(0.272 ns) 5.633 ns Mux2to1_AmarnathPatelVHDL:MUX3\|mux~0 2 COMB LCCOMB_X7_Y11_N2 1 " "Info: 2: + IC(4.524 ns) + CELL(0.272 ns) = 5.633 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 1; COMB Node = 'Mux2to1_AmarnathPatelVHDL:MUX3\|mux~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { in1 Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 } "NODE_NAME" } } { "Mux2to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux4to1_AmarnathPatel/Mux2to1_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(2.134 ns) 9.645 ns output 3 PIN PIN_T6 0 " "Info: 3: + IC(1.878 ns) + CELL(2.134 ns) = 9.645 ns; Loc. = PIN_T6; Fanout = 0; PIN Node = 'output'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 output } "NODE_NAME" } } { "Mux4to1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/lab1/Mux4to1_AmarnathPatel/Mux4to1_AmarnathPatelVHDL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.243 ns ( 33.62 % ) " "Info: Total cell delay = 3.243 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.402 ns ( 66.38 % ) " "Info: Total interconnect delay = 6.402 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.645 ns" { in1 Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 output } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.645 ns" { in1 {} in1~combout {} Mux2to1_AmarnathPatelVHDL:MUX3|mux~0 {} output {} } { 0.000ns 0.000ns 4.524ns 1.878ns } { 0.000ns 0.837ns 0.272ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 16:34:50 2024 " "Info: Processing ended: Wed Oct 23 16:34:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
