#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 16 12:28:19 2022
# Process ID: 21844
# Current directory: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1
# Command line: vivado.exe -log intellight_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source intellight_wrapper.tcl -notrace
# Log file: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper.vdi
# Journal file: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source intellight_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1329.422 ; gain = 0.000
Command: link_design -top intellight_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_CU_0_0/intellight_CU_0_0.dcp' for cell 'intellight_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_MII_0_0/intellight_MII_0_0.dcp' for cell 'intellight_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0.dcp' for cell 'intellight_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_QA_0_0/intellight_QA_0_0.dcp' for cell 'intellight_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0.dcp' for cell 'intellight_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_SD_0_0/intellight_SD_0_0.dcp' for cell 'intellight_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0.dcp' for cell 'intellight_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/intellight_axi_smc_0.dcp' for cell 'intellight_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_0_0/intellight_intellight_0_0.dcp' for cell 'intellight_i/intellight_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0.dcp' for cell 'intellight_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0.dcp' for cell 'intellight_i/rst_clk_100M'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_blk_mem_gen_0_0/intellight_blk_mem_gen_0_0.dcp' for cell 'intellight_i/Action_RAM/Action_RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM0_0/intellight_RAM0_0.dcp' for cell 'intellight_i/Action_RAM/Action_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM1_0/intellight_RAM1_0.dcp' for cell 'intellight_i/Action_RAM/Action_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM2_0/intellight_RAM2_0.dcp' for cell 'intellight_i/Action_RAM/Action_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM0_1/intellight_RAM0_1.dcp' for cell 'intellight_i/PL_RAM/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM1_1/intellight_RAM1_1.dcp' for cell 'intellight_i/PL_RAM/RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM2_1/intellight_RAM2_1.dcp' for cell 'intellight_i/PL_RAM/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RAM3_0/intellight_RAM3_0.dcp' for cell 'intellight_i/PL_RAM/RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_0_0/intellight_axi_bram_ctrl_0_0.dcp' for cell 'intellight_i/PL_RAM/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_1_0/intellight_axi_bram_ctrl_1_0.dcp' for cell 'intellight_i/PL_RAM/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_1_1/intellight_axi_bram_ctrl_1_1.dcp' for cell 'intellight_i/PL_RAM/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_bram_ctrl_2_0/intellight_axi_bram_ctrl_2_0.dcp' for cell 'intellight_i/PL_RAM/axi_bram_ctrl_3'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0.xdc] for cell 'intellight_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_processing_system7_0_0/intellight_processing_system7_0_0.xdc] for cell 'intellight_i/processing_system7_0/inst'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_1/bd_0108_psr_aclk_0_board.xdc] for cell 'intellight_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_1/bd_0108_psr_aclk_0_board.xdc] for cell 'intellight_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_1/bd_0108_psr_aclk_0.xdc] for cell 'intellight_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_1/bd_0108_psr_aclk_0.xdc] for cell 'intellight_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0_board.xdc] for cell 'intellight_i/rst_clk_100M/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0_board.xdc] for cell 'intellight_i/rst_clk_100M/U0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0.xdc] for cell 'intellight_i/rst_clk_100M/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_rst_clk_100M_0/intellight_rst_clk_100M_0.xdc] for cell 'intellight_i/rst_clk_100M/U0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0.xdc] for cell 'intellight_i/axi_intc_0/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0.xdc] for cell 'intellight_i/axi_intc_0/U0'
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0_clocks.xdc] for cell 'intellight_i/axi_intc_0/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_intc_0_0/intellight_axi_intc_0_0_clocks.xdc] for cell 'intellight_i/axi_intc_0/U0'
INFO: [Project 1-1714] 117 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'intellight_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1329.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 246 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1329.422 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.422 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 261a0ed65

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1872.957 ; gain = 543.535

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 57 inverter(s) to 283 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bcaa468b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.512 ; gain = 0.078
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 127 cells
INFO: [Opt 31-1021] In phase Retarget, 105 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 1e6f53f33

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.512 ; gain = 0.078
INFO: [Opt 31-389] Phase Constant propagation created 160 cells and removed 455 cells
INFO: [Opt 31-1021] In phase Constant propagation, 140 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 208f29117

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2101.512 ; gain = 0.078
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 2017 cells
INFO: [Opt 31-1021] In phase Sweep, 175 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 208f29117

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.512 ; gain = 0.078
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 208f29117

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.512 ; gain = 0.078
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15d532c1f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2101.512 ; gain = 0.078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 105 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              47  |             127  |                                            105  |
|  Constant propagation         |             160  |             455  |                                            140  |
|  Sweep                        |               1  |            2017  |                                            175  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            105  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2101.512 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2af2dd26b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2101.512 ; gain = 0.078

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 32 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 15eccd1c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 2226.684 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15eccd1c6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.684 ; gain = 125.172

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15eccd1c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2226.684 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2226.684 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15eccd1c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 2226.684 ; gain = 897.262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file intellight_wrapper_drc_opted.rpt -pb intellight_wrapper_drc_opted.pb -rpx intellight_wrapper_drc_opted.rpx
Command: report_drc -file intellight_wrapper_drc_opted.rpt -pb intellight_wrapper_drc_opted.pb -rpx intellight_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2226.684 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 157d62574

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2226.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73df7bbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24940b711

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24940b711

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24940b711

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16e4dac7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ac2db27e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ac2db27e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 730 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 300 nets or LUTs. Breaked 0 LUT, combined 300 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2226.684 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            300  |                   300  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            300  |                   300  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b3380a3a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d0bd15ae

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d0bd15ae

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14214a0ed

Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17524c605

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13f344446

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 186e72fda

Time (s): cpu = 00:01:19 ; elapsed = 00:00:54 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 101ae45d3

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2229d9394

Time (s): cpu = 00:01:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a70155be

Time (s): cpu = 00:01:51 ; elapsed = 00:01:25 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 206444c5a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:26 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 206444c5a

Time (s): cpu = 00:01:52 ; elapsed = 00:01:26 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21dc288be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-0.082 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fd022d91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1278e9ae2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21dc288be

Time (s): cpu = 00:02:08 ; elapsed = 00:01:38 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ab653dc0

Time (s): cpu = 00:02:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2226.684 ; gain = 0.000

Time (s): cpu = 00:02:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ab653dc0

Time (s): cpu = 00:02:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab653dc0

Time (s): cpu = 00:02:12 ; elapsed = 00:01:43 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab653dc0

Time (s): cpu = 00:02:12 ; elapsed = 00:01:43 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ab653dc0

Time (s): cpu = 00:02:12 ; elapsed = 00:01:43 . Memory (MB): peak = 2226.684 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2226.684 ; gain = 0.000

Time (s): cpu = 00:02:13 ; elapsed = 00:01:43 . Memory (MB): peak = 2226.684 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110e2d437

Time (s): cpu = 00:02:13 ; elapsed = 00:01:43 . Memory (MB): peak = 2226.684 ; gain = 0.000
Ending Placer Task | Checksum: ca239454

Time (s): cpu = 00:02:13 ; elapsed = 00:01:43 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:47 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file intellight_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file intellight_wrapper_utilization_placed.rpt -pb intellight_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file intellight_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2226.684 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.684 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2229.031 ; gain = 2.348
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2229.031 ; gain = 2.348
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6bc516cc ConstDB: 0 ShapeSum: 5e5e7d88 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11fd716ff

Time (s): cpu = 00:01:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2310.797 ; gain = 81.766
Post Restoration Checksum: NetGraph: 314ae6ef NumContArr: ee8c3010 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11fd716ff

Time (s): cpu = 00:01:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2310.797 ; gain = 81.766

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11fd716ff

Time (s): cpu = 00:01:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2317.938 ; gain = 88.906

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11fd716ff

Time (s): cpu = 00:01:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2317.938 ; gain = 88.906
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16c2102d1

Time (s): cpu = 00:01:44 ; elapsed = 00:01:33 . Memory (MB): peak = 2343.223 ; gain = 114.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.556  | TNS=0.000  | WHS=-0.354 | THS=-626.434|

Phase 2 Router Initialization | Checksum: 16a3951af

Time (s): cpu = 00:01:51 ; elapsed = 00:01:37 . Memory (MB): peak = 2363.184 ; gain = 134.152

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14000
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14000
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16a3951af

Time (s): cpu = 00:01:51 ; elapsed = 00:01:38 . Memory (MB): peak = 2364.957 ; gain = 135.926
Phase 3 Initial Routing | Checksum: 1b536d07f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:52 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2014
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12017f4e3

Time (s): cpu = 00:02:47 ; elapsed = 00:02:19 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15c736e7a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:21 . Memory (MB): peak = 2387.871 ; gain = 158.840
Phase 4 Rip-up And Reroute | Checksum: 15c736e7a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:21 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 177d66d73

Time (s): cpu = 00:02:52 ; elapsed = 00:02:23 . Memory (MB): peak = 2387.871 ; gain = 158.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 177d66d73

Time (s): cpu = 00:02:52 ; elapsed = 00:02:23 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 177d66d73

Time (s): cpu = 00:02:52 ; elapsed = 00:02:23 . Memory (MB): peak = 2387.871 ; gain = 158.840
Phase 5 Delay and Skew Optimization | Checksum: 177d66d73

Time (s): cpu = 00:02:52 ; elapsed = 00:02:23 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3f0c61a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:26 . Memory (MB): peak = 2387.871 ; gain = 158.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ce608961

Time (s): cpu = 00:02:55 ; elapsed = 00:02:26 . Memory (MB): peak = 2387.871 ; gain = 158.840
Phase 6 Post Hold Fix | Checksum: ce608961

Time (s): cpu = 00:02:55 ; elapsed = 00:02:26 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.99254 %
  Global Horizontal Routing Utilization  = 3.82319 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11236dd5d

Time (s): cpu = 00:02:55 ; elapsed = 00:02:26 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11236dd5d

Time (s): cpu = 00:02:55 ; elapsed = 00:02:26 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ff9a8151

Time (s): cpu = 00:02:58 ; elapsed = 00:02:29 . Memory (MB): peak = 2387.871 ; gain = 158.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.458  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ff9a8151

Time (s): cpu = 00:03:01 ; elapsed = 00:02:31 . Memory (MB): peak = 2387.871 ; gain = 158.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:01 ; elapsed = 00:02:31 . Memory (MB): peak = 2387.871 ; gain = 158.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:41 . Memory (MB): peak = 2387.871 ; gain = 158.840
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2387.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file intellight_wrapper_drc_routed.rpt -pb intellight_wrapper_drc_routed.pb -rpx intellight_wrapper_drc_routed.rpx
Command: report_drc -file intellight_wrapper_drc_routed.rpt -pb intellight_wrapper_drc_routed.pb -rpx intellight_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.797 ; gain = 13.926
INFO: [runtcl-4] Executing : report_methodology -file intellight_wrapper_methodology_drc_routed.rpt -pb intellight_wrapper_methodology_drc_routed.pb -rpx intellight_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file intellight_wrapper_methodology_drc_routed.rpt -pb intellight_wrapper_methodology_drc_routed.pb -rpx intellight_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/impl_1/intellight_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.828 ; gain = 0.031
INFO: [runtcl-4] Executing : report_power -file intellight_wrapper_power_routed.rpt -pb intellight_wrapper_power_summary_routed.pb -rpx intellight_wrapper_power_routed.rpx
Command: report_power -file intellight_wrapper_power_routed.rpt -pb intellight_wrapper_power_summary_routed.pb -rpx intellight_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.312 ; gain = 7.484
INFO: [runtcl-4] Executing : report_route_status -file intellight_wrapper_route_status.rpt -pb intellight_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file intellight_wrapper_timing_summary_routed.rpt -pb intellight_wrapper_timing_summary_routed.pb -rpx intellight_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file intellight_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file intellight_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file intellight_wrapper_bus_skew_routed.rpt -pb intellight_wrapper_bus_skew_routed.pb -rpx intellight_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 12:37:40 2022...
