$date
	Fri Oct 23 23:11:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! Ou [11:0] $end
$var reg 12 " In [11:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % lo $end
$var reg 1 & rst $end
$scope module c1 $end
$var wire 12 ' In [11:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % lo $end
$var wire 1 & rst $end
$var reg 12 ( Ou [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1111101001 '
0&
0%
0$
1#
b1111101001 "
b0 !
$end
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
1%
#6
1#
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
0%
1$
#16
b1 !
b1 (
1#
#17
0#
#18
b10 !
b10 (
1#
#19
0#
#20
b11 !
b11 (
1#
#21
0#
#22
b100 !
b100 (
1#
#23
0#
#24
b101 !
b101 (
1#
#25
0#
#26
b110 !
b110 (
1#
#27
0#
#28
b111 !
b111 (
1#
#29
0#
#30
b1111101001 !
b1111101001 (
1#
1%
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
#40
1#
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
b0 !
b0 (
1#
0%
0$
1&
