

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_181_12'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.831 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.220 us|  0.220 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_12  |        9|        9|         5|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     108|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      44|    -|
|Memory           |        0|     -|      15|       2|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     188|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     203|     272|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_22s_22s_37_1_1_U71  |mul_22s_22s_37_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_37_1_1_U72  |mul_22s_22s_37_1_1  |        0|   2|  0|  22|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  44|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_22s_15ns_37_4_1_U73  |mul_mul_22s_15ns_37_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |weight_6taps_U  |channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps  |        0|  15|   2|    0|     6|   15|     1|           90|
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                     |        0|  15|   2|    0|     6|   15|     1|           90|
    +----------------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_170_p2    |         +|   0|  0|  10|           3|           1|
    |ret_V_13_fu_266_p2     |         +|   0|  0|  44|          37|          37|
    |ret_V_fu_232_p2        |         +|   0|  0|  44|          37|          37|
    |icmp_ln1057_fu_164_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 108|          81|          80|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_8   |   9|          2|    3|          6|
    |i_V_fu_64                |   9|          2|    3|          6|
    |lhs_V_8_fu_60            |   9|          2|   22|         44|
    |lhs_V_fu_56              |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_V_19_cast_reg_334               |   3|   0|   64|         61|
    |i_V_fu_64                         |   3|   0|    3|          0|
    |icmp_ln1057_reg_330               |   1|   0|    1|          0|
    |lhs_V_8_fu_60                     |  22|   0|   22|          0|
    |lhs_V_fu_56                       |  22|   0|   22|          0|
    |i_V_19_cast_reg_334               |  64|  32|   64|         61|
    |icmp_ln1057_reg_330               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 188|  64|  186|        122|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_181_12|  return value|
|conv_i_i_i131_le3933     |   in|   22|     ap_none|                    conv_i_i_i131_le3933|        scalar|
|conv_i_i_i205_le3926     |   in|   22|     ap_none|                    conv_i_i_i205_le3926|        scalar|
|n_6taps_V_address0       |  out|    3|   ap_memory|                               n_6taps_V|         array|
|n_6taps_V_ce0            |  out|    1|   ap_memory|                               n_6taps_V|         array|
|n_6taps_V_q0             |   in|   22|   ap_memory|                               n_6taps_V|         array|
|x_real_6taps_V_address0  |  out|    3|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_ce0       |  out|    1|   ap_memory|                          x_real_6taps_V|         array|
|x_real_6taps_V_q0        |   in|   22|   ap_memory|                          x_real_6taps_V|         array|
|x_imag_6taps_V_address0  |  out|    3|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_ce0       |  out|    1|   ap_memory|                          x_imag_6taps_V|         array|
|x_imag_6taps_V_q0        |   in|   22|   ap_memory|                          x_imag_6taps_V|         array|
|lhs_V_18_out             |  out|   22|      ap_vld|                            lhs_V_18_out|       pointer|
|lhs_V_18_out_ap_vld      |  out|    1|      ap_vld|                            lhs_V_18_out|       pointer|
|lhs_V_16_out             |  out|   22|      ap_vld|                            lhs_V_16_out|       pointer|
|lhs_V_16_out_ap_vld      |  out|    1|      ap_vld|                            lhs_V_16_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 8 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V_8 = alloca i32 1"   --->   Operation 9 'alloca' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 10 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 11 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 12 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_8"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_8 = load i3 %i_V"   --->   Operation 17 'load' 'i_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.58ns)   --->   "%icmp_ln1057 = icmp_eq  i3 %i_V_8, i3 6"   --->   Operation 19 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%add_ln870 = add i3 %i_V_8, i3 1"   --->   Operation 21 'add' 'add_ln870' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln1057, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753.split, void %._crit_edge3839.loopexit.exitStub" [../channel_code/channel_gen.cpp:181]   --->   Operation 22 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_V_19_cast = zext i3 %i_V_8"   --->   Operation 23 'zext' 'i_V_19_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_6taps_addr = getelementptr i15 %weight_6taps, i64 0, i64 %i_V_19_cast"   --->   Operation 24 'getelementptr' 'weight_6taps_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%r_V = load i3 %weight_6taps_addr"   --->   Operation 25 'load' 'r_V' <Predicate = (!icmp_ln1057)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 6> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n_6taps_V_addr = getelementptr i22 %n_6taps_V, i64 0, i64 %i_V_19_cast"   --->   Operation 26 'getelementptr' 'n_6taps_V_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%n_6taps_V_load = load i3 %n_6taps_V_addr"   --->   Operation 27 'load' 'n_6taps_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln870 = store i3 %add_ln870, i3 %i_V"   --->   Operation 28 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 29 [1/2] (0.67ns)   --->   "%r_V = load i3 %weight_6taps_addr"   --->   Operation 29 'load' 'r_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 6> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i15 %r_V"   --->   Operation 30 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.67ns)   --->   "%n_6taps_V_load = load i3 %n_6taps_V_addr"   --->   Operation 31 'load' 'n_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i22 %n_6taps_V_load"   --->   Operation 32 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 33 'mul' 'r_V_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 34 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 34 'mul' 'r_V_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 35 'mul' 'r_V_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%x_real_6taps_V_addr = getelementptr i22 %x_real_6taps_V, i64 0, i64 %i_V_19_cast"   --->   Operation 36 'getelementptr' 'x_real_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.67ns)   --->   "%x_real_6taps_V_load = load i3 %x_real_6taps_V_addr"   --->   Operation 37 'load' 'x_real_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%x_imag_6taps_V_addr = getelementptr i22 %x_imag_6taps_V, i64 0, i64 %i_V_19_cast"   --->   Operation 38 'getelementptr' 'x_imag_6taps_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.67ns)   --->   "%x_imag_6taps_V_load = load i3 %x_imag_6taps_V_addr"   --->   Operation 39 'load' 'x_imag_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V_load = load i22 %lhs_V"   --->   Operation 61 'load' 'lhs_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_8_load = load i22 %lhs_V_8"   --->   Operation 62 'load' 'lhs_V_8_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_18_out, i22 %lhs_V_8_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_16_out, i22 %lhs_V_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_load_2 = load i22 %lhs_V"   --->   Operation 40 'load' 'lhs_V_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V_8_load_1 = load i22 %lhs_V_8"   --->   Operation 41 'load' 'lhs_V_8_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../channel_code/channel_gen.cpp:18]   --->   Operation 42 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_20 = mul i37 %sext_ln1171, i37 %zext_ln1168"   --->   Operation 43 'mul' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_21 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %r_V_20, i32 15, i32 36"   --->   Operation 44 'partselect' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.67ns)   --->   "%x_real_6taps_V_load = load i3 %x_real_6taps_V_addr"   --->   Operation 45 'load' 'x_real_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i22 %r_V_21"   --->   Operation 46 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i22 %x_real_6taps_V_load"   --->   Operation 47 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_2, i15 0"   --->   Operation 48 'bitconcatenate' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.70ns)   --->   "%mul_ln1245 = mul i37 %sext_ln1171_3, i37 %sext_ln1171_4"   --->   Operation 49 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_9, i37 %mul_ln1245"   --->   Operation 50 'add' 'ret_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 51 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.67ns)   --->   "%x_imag_6taps_V_load = load i3 %x_imag_6taps_V_addr"   --->   Operation 52 'load' 'x_imag_6taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 6> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i22 %x_imag_6taps_V_load"   --->   Operation 53 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_8_load_1, i15 0"   --->   Operation 54 'bitconcatenate' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.70ns)   --->   "%mul_ln1245_2 = mul i37 %sext_ln1171_3, i37 %sext_ln1171_5"   --->   Operation 55 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.02ns)   --->   "%ret_V_13 = add i37 %lhs_V_10, i37 %mul_ln1245_2"   --->   Operation 56 'add' 'ret_V_13' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_13, i32 15, i32 36"   --->   Operation 57 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_s, i22 %lhs_V_8"   --->   Operation 58 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_9, i22 %lhs_V"   --->   Operation 59 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit753"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_i_i_i131_le3933]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_i205_le3926]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_6taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_real_6taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_imag_6taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs_V_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lhs_V_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_6taps]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V                     (alloca           ) [ 011111]
lhs_V_8                   (alloca           ) [ 011111]
i_V                       (alloca           ) [ 010000]
conv_i_i_i205_le3926_read (read             ) [ 000000]
conv_i_i_i131_le3933_read (read             ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
i_V_8                     (load             ) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
icmp_ln1057               (icmp             ) [ 011110]
empty                     (speclooptripcount) [ 000000]
add_ln870                 (add              ) [ 000000]
br_ln181                  (br               ) [ 000000]
i_V_19_cast               (zext             ) [ 011110]
weight_6taps_addr         (getelementptr    ) [ 011000]
n_6taps_V_addr            (getelementptr    ) [ 011000]
store_ln870               (store            ) [ 000000]
r_V                       (load             ) [ 000000]
zext_ln1168               (zext             ) [ 010111]
n_6taps_V_load            (load             ) [ 000000]
sext_ln1171               (sext             ) [ 010111]
x_real_6taps_V_addr       (getelementptr    ) [ 010001]
x_imag_6taps_V_addr       (getelementptr    ) [ 010001]
lhs_V_load_2              (load             ) [ 000000]
lhs_V_8_load_1            (load             ) [ 000000]
specloopname_ln18         (specloopname     ) [ 000000]
r_V_20                    (mul              ) [ 000000]
r_V_21                    (partselect       ) [ 000000]
x_real_6taps_V_load       (load             ) [ 000000]
sext_ln1171_3             (sext             ) [ 000000]
sext_ln1171_4             (sext             ) [ 000000]
lhs_V_9                   (bitconcatenate   ) [ 000000]
mul_ln1245                (mul              ) [ 000000]
ret_V                     (add              ) [ 000000]
trunc_ln717_9             (partselect       ) [ 000000]
x_imag_6taps_V_load       (load             ) [ 000000]
sext_ln1171_5             (sext             ) [ 000000]
lhs_V_10                  (bitconcatenate   ) [ 000000]
mul_ln1245_2              (mul              ) [ 000000]
ret_V_13                  (add              ) [ 000000]
trunc_ln717_s             (partselect       ) [ 000000]
store_ln717               (store            ) [ 000000]
store_ln717               (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
lhs_V_load                (load             ) [ 000000]
lhs_V_8_load              (load             ) [ 000000]
write_ln0                 (write            ) [ 000000]
write_ln0                 (write            ) [ 000000]
ret_ln0                   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_i_i_i131_le3933">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i131_le3933"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i_i_i205_le3926">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i205_le3926"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_6taps_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_6taps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_real_6taps_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_6taps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_imag_6taps_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_6taps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lhs_V_18_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_18_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lhs_V_16_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_16_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_6taps">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_6taps"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i22.i15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="lhs_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="lhs_V_8_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv_i_i_i205_le3926_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="22" slack="0"/>
<pin id="70" dir="0" index="1" bw="22" slack="0"/>
<pin id="71" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i205_le3926_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv_i_i_i131_le3933_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="22" slack="0"/>
<pin id="76" dir="0" index="1" bw="22" slack="0"/>
<pin id="77" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i131_le3933_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="22" slack="0"/>
<pin id="83" dir="0" index="2" bw="22" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="22" slack="0"/>
<pin id="90" dir="0" index="2" bw="22" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="weight_6taps_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_6taps_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="n_6taps_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="22" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_6taps_V_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_6taps_V_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_real_6taps_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="22" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="3"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_6taps_V_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_6taps_V_load/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="x_imag_6taps_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="22" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="3"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_6taps_V_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_6taps_V_load/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="22" slack="0"/>
<pin id="153" dir="0" index="1" bw="22" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="22" slack="0"/>
<pin id="158" dir="0" index="1" bw="22" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_V_8_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_8/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln1057_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln870_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_V_19_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_19_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln870_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln1168_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln1171_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="0"/>
<pin id="193" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="lhs_V_load_2_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="4"/>
<pin id="197" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_2/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lhs_V_8_load_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="22" slack="4"/>
<pin id="200" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_8_load_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_V_21_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="22" slack="0"/>
<pin id="203" dir="0" index="1" bw="37" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="7" slack="0"/>
<pin id="206" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_21/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln1171_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln1171_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="22" slack="0"/>
<pin id="216" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lhs_V_9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="37" slack="0"/>
<pin id="220" dir="0" index="1" bw="22" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_9/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln1245_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="22" slack="0"/>
<pin id="228" dir="0" index="1" bw="22" slack="0"/>
<pin id="229" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="37" slack="0"/>
<pin id="234" dir="0" index="1" bw="37" slack="0"/>
<pin id="235" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln717_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="22" slack="0"/>
<pin id="240" dir="0" index="1" bw="37" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_9/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln1171_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="22" slack="0"/>
<pin id="250" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lhs_V_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="37" slack="0"/>
<pin id="254" dir="0" index="1" bw="22" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_10/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln1245_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="22" slack="0"/>
<pin id="263" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_2/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ret_V_13_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="37" slack="0"/>
<pin id="268" dir="0" index="1" bw="37" slack="0"/>
<pin id="269" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln717_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="22" slack="0"/>
<pin id="274" dir="0" index="1" bw="37" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="0" index="3" bw="7" slack="0"/>
<pin id="277" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_s/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln717_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="22" slack="0"/>
<pin id="284" dir="0" index="1" bw="22" slack="4"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln717_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="22" slack="0"/>
<pin id="289" dir="0" index="1" bw="22" slack="4"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="lhs_V_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="3"/>
<pin id="294" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lhs_V_8_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="22" slack="3"/>
<pin id="298" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_8_load/4 "/>
</bind>
</comp>

<comp id="300" class="1007" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="22" slack="0"/>
<pin id="302" dir="0" index="1" bw="15" slack="0"/>
<pin id="303" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="lhs_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="0"/>
<pin id="309" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="315" class="1005" name="lhs_V_8_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="0"/>
<pin id="317" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_8 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_V_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln1057_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="3"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_V_19_cast_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="3"/>
<pin id="336" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="i_V_19_cast "/>
</bind>
</comp>

<comp id="340" class="1005" name="weight_6taps_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_6taps_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="n_6taps_V_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="1"/>
<pin id="347" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_6taps_V_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln1168_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="37" slack="1"/>
<pin id="352" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168 "/>
</bind>
</comp>

<comp id="355" class="1005" name="sext_ln1171_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="37" slack="1"/>
<pin id="357" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="360" class="1005" name="x_real_6taps_V_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_real_6taps_V_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="x_imag_6taps_V_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_6taps_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="74" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="68" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="186"><net_src comp="170" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="101" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="114" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="213"><net_src comp="201" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="127" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="195" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="210" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="214" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="218" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="140" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="198" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="210" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="248" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="252" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="238" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="304"><net_src comp="191" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="187" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="310"><net_src comp="56" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="318"><net_src comp="60" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="326"><net_src comp="64" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="333"><net_src comp="164" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="176" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="343"><net_src comp="94" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="348"><net_src comp="107" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="353"><net_src comp="187" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="358"><net_src comp="191" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="363"><net_src comp="120" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="368"><net_src comp="133" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_V_18_out | {4 }
	Port: lhs_V_16_out | {4 }
	Port: weight_6taps | {}
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_181_12 : conv_i_i_i131_le3933 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_181_12 : conv_i_i_i205_le3926 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_181_12 : n_6taps_V | {1 2 }
	Port: channel_gen_Pipeline_VITIS_LOOP_181_12 : x_real_6taps_V | {4 5 }
	Port: channel_gen_Pipeline_VITIS_LOOP_181_12 : x_imag_6taps_V | {4 5 }
	Port: channel_gen_Pipeline_VITIS_LOOP_181_12 : weight_6taps | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_8 : 1
		icmp_ln1057 : 2
		add_ln870 : 2
		br_ln181 : 3
		i_V_19_cast : 2
		weight_6taps_addr : 3
		r_V : 4
		n_6taps_V_addr : 3
		n_6taps_V_load : 4
		store_ln870 : 3
	State 2
		zext_ln1168 : 1
		sext_ln1171 : 1
		r_V_20 : 2
	State 3
	State 4
		x_real_6taps_V_load : 1
		x_imag_6taps_V_load : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
		r_V_21 : 1
		sext_ln1171_3 : 2
		sext_ln1171_4 : 1
		lhs_V_9 : 1
		mul_ln1245 : 3
		ret_V : 4
		trunc_ln717_9 : 5
		sext_ln1171_5 : 1
		lhs_V_10 : 1
		mul_ln1245_2 : 3
		ret_V_13 : 4
		trunc_ln717_s : 5
		store_ln717 : 6
		store_ln717 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |           add_ln870_fu_170           |    0    |    0    |    10   |
|    add   |             ret_V_fu_232             |    0    |    0    |    44   |
|          |            ret_V_13_fu_266           |    0    |    0    |    44   |
|----------|--------------------------------------|---------|---------|---------|
|          |           mul_ln1245_fu_226          |    2    |    0    |    22   |
|    mul   |          mul_ln1245_2_fu_260         |    2    |    0    |    22   |
|          |              grp_fu_300              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln1057_fu_164          |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
|   read   | conv_i_i_i205_le3926_read_read_fu_68 |    0    |    0    |    0    |
|          | conv_i_i_i131_le3933_read_read_fu_74 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_80        |    0    |    0    |    0    |
|          |         write_ln0_write_fu_87        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |          i_V_19_cast_fu_176          |    0    |    0    |    0    |
|          |          zext_ln1168_fu_187          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          sext_ln1171_fu_191          |    0    |    0    |    0    |
|   sext   |         sext_ln1171_3_fu_210         |    0    |    0    |    0    |
|          |         sext_ln1171_4_fu_214         |    0    |    0    |    0    |
|          |         sext_ln1171_5_fu_248         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             r_V_21_fu_201            |    0    |    0    |    0    |
|partselect|         trunc_ln717_9_fu_238         |    0    |    0    |    0    |
|          |         trunc_ln717_s_fu_272         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|            lhs_V_9_fu_218            |    0    |    0    |    0    |
|          |            lhs_V_10_fu_252           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    5    |    0    |   150   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    i_V_19_cast_reg_334    |   64   |
|        i_V_reg_323        |    3   |
|    icmp_ln1057_reg_330    |    1   |
|      lhs_V_8_reg_315      |   22   |
|       lhs_V_reg_307       |   22   |
|   n_6taps_V_addr_reg_345  |    3   |
|    sext_ln1171_reg_355    |   37   |
| weight_6taps_addr_reg_340 |    3   |
|x_imag_6taps_V_addr_reg_365|    3   |
|x_real_6taps_V_addr_reg_360|    3   |
|    zext_ln1168_reg_350    |   37   |
+---------------------------+--------+
|           Total           |   198  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_300    |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_300    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   150  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   198  |   204  |
+-----------+--------+--------+--------+--------+
