Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\VLSI_Training_CDAC\Mojo-Timing\src\timing.v" into library work
Parsing module <timing>.
Analyzing Verilog file "E:\VLSI_Training_CDAC\Mojo-Timing\src\mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.
WARNING:HDLCompiler:1127 - "E:\VLSI_Training_CDAC\Mojo-Timing\src\mojo_top.v" Line 12: Assignment to spi_miso ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\VLSI_Training_CDAC\Mojo-Timing\src\mojo_top.v" Line 13: Assignment to avr_rx ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\VLSI_Training_CDAC\Mojo-Timing\src\mojo_top.v" Line 14: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "E:\VLSI_Training_CDAC\Mojo-Timing\src\mojo_top.v" Line 14: Assignment to spi_channel ignored, since the identifier is never used

Elaborating module <timing>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "E:\VLSI_Training_CDAC\Mojo-Timing\src\mojo_top.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <timing>.
    Related source file is "E:\VLSI_Training_CDAC\Mojo-Timing\src\timing.v".
    Found 8-bit register for signal <b_q>.
    Found 32-bit register for signal <c_q>.
    Found 16-bit register for signal <temp1_q>.
    Found 16-bit register for signal <temp2_q>.
    Found 8-bit register for signal <a_q>.
    Found 8x8-bit multiplier for signal <a_q[7]_a_q[7]_MuLt_1_OUT> created at line 19.
    Found 16x16-bit multiplier for signal <n0022> created at line 19.
    Found 8x8-bit multiplier for signal <b_q[7]_b_q[7]_MuLt_4_OUT> created at line 20.
    Found 16x16-bit multiplier for signal <n0024> created at line 20.
    Found 16x16-bit multiplier for signal <c_d> created at line 21.
    Summary:
	inferred   5 Multiplier(s).
	inferred  80 D-type flip-flop(s).
Unit <timing> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 16x16-bit multiplier                                  : 3
 8x8-bit multiplier                                    : 2
# Registers                                            : 5
 16-bit register                                       : 2
 32-bit register                                       : 1
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <timing>.
	Found pipelined multiplier on signal <c_d>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n0022>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n0024>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_c_d by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0022 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0024 by adding 1 register level(s).
Unit <timing> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 16x16-bit registered multiplier                       : 3
 8x8-bit multiplier                                    : 2
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 16
#      OBUF                        : 40
# DSPs                             : 5
#      DSP48A1                     : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  57  out of    102    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  
 Number of DSP48A1s:                      5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.602ns (Maximum Frequency: 116.252MHz)
   Minimum input arrival time before clock: 2.225ns
   Maximum output required time after clock: 4.870ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.602ns (frequency: 116.252MHz)
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Delay:               8.602ns (Levels of Logic = 0)
  Source:            slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT (DSP)
  Destination:       slow_multiply/Mmult_n0024 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT to slow_multiply/Mmult_n0024
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->M15      2   4.371   0.725  slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT (slow_multiply/b_q[7]_b_q[7]_MuLt_4_OUT<15>)
     DSP48A1:B15               3.506          slow_multiply/Mmult_n0024
    ----------------------------------------
    Total                      8.602ns (7.877ns logic, 0.725ns route)
                                       (91.6% logic, 8.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.225ns (Levels of Logic = 1)
  Source:            b<7> (PAD)
  Destination:       slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT (DSP)
  Destination Clock: clk rising

  Data Path: b<7> to slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  b_7_IBUF (b_7_IBUF)
     DSP48A1:B7                0.172          slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT
    ----------------------------------------
    Total                      2.225ns (1.500ns logic, 0.725ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.870ns (Levels of Logic = 1)
  Source:            slow_multiply/Mmult_c_d (DSP)
  Destination:       c<31> (PAD)
  Source Clock:      clk rising

  Data Path: slow_multiply/Mmult_c_d to c<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->M31      1   1.277   0.681  slow_multiply/Mmult_c_d (c_31_OBUF)
     OBUF:I->O                 2.912          c_31_OBUF (c<31>)
    ----------------------------------------
    Total                      4.870ns (4.189ns logic, 0.681ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.602|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.89 secs
 
--> 

Total memory usage is 259376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

