Begin Function 'bgr2hsv<9, 1080, 1920, 1>'

RTL state condition: (1'b1 == 1'b1)
# ST_5
local xf_cv_icvSaturate8u_cv_load <load_141> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141>
xf_cv_icvSaturate8u_cv_load /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:141
reg: xf_cv_icvSaturate8u_cv_load_reg_724[7:0] lv

local zext_ln119_1 <zext_119> <integer> <> 'zext' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119>
zext_ln119_1 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119
reg: zext_ln119_1_reg_729[9:0] lv

local zext_ln215_1 <> <integer> <> 'zext' <>
zext_ln215_1 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: zext_ln215_1_reg_734[9:0] lv

local sub_ln696 <> <integer> <Arithmetic> 'sub' <>
sub_ln696 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:696
reg: sub_ln696_reg_744[7:0] lv

local zext_ln1351 <> <integer> <> 'zext' <>
zext_ln1351 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:1351
reg: zext_ln1351_reg_749[8:0] lv

# ST_6
local add_ln216_2 <> <integer> <Arithmetic> 'add' <>
add_ln216_2 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int.h:216
reg: add_ln216_2_reg_760[7:0] lv

local add_ln216_1 <> <integer> <Arithmetic> 'add' <>
add_ln216_1 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int.h:216
reg: add_ln216_1_reg_765[7:0] lv

local vr <> <integer> <Comparator> 'icmp' <>
vr /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:874
reg: vr_reg_770[0:0] lv

local vg <> <integer> <Comparator> 'icmp' <>
vg /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:874
reg: vg_reg_776[0:0] lv

local sub_ln1351_4 <> <integer> <Arithmetic> 'sub' <>
sub_ln1351_4 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:1351
reg: sub_ln1351_4_reg_787[8:0] lv

local add_ln151 <add_151> <integer> <Arithmetic> 'add' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151>
add_ln151 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151
reg: add_ln151_reg_792[10:0] lv

local add_ln151_1 <add_151> <integer> <Arithmetic> 'add' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151>
add_ln151_1 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:151
reg: add_ln151_1_reg_797[11:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_3
local indvar_flatten <phi_124> <integer> <Phi> 'phi' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124>
add_ln124 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124
reg: indvar_flatten_reg_220[63:0] lv

local icmp_ln124 <icmp_124> <integer> <Comparator> 'icmp' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124>
icmp_ln124 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:124
reg: icmp_ln124_reg_675[0:0] lv

# ST_4
local v <> <integer> <> 'trunc' <>
v /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_ref.h:674
reg: v_reg_684[7:0] lv

local p_Result_1_i <> <integer> <> 'partselect' <>
p_Result_1_i /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_ref.h:674
reg: p_Result_1_i_reg_690[7:0] lv

local p_Result_2_i <> <integer> <> 'partselect' <>
p_Result_2_i /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_ref.h:674
reg: p_Result_2_i_reg_695[7:0] lv

local zext_ln119 <zext_119> <integer> <> 'zext' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119>
zext_ln119 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:119
reg: zext_ln119_reg_701[8:0] lv

local zext_ln215 <> <integer> <> 'zext' <>
zext_ln215 /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_int_base.h:215
reg: zext_ln215_reg_708[8:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state1)
# ST_1
local p_src_mat_1_read <> <integer> <FifoRead> 'read' <>
reg: p_src_mat_1_read_reg_660[31:0] lv

local p_src_mat_2_read <> <integer> <FifoRead> 'read' <>
reg: p_src_mat_2_read_reg_665[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state2)
# ST_2
local mul_ln73 <mul_73> <integer> <Arithmetic> 'mul' </tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73>
mul_ln73 /tools/Xilinx/Vitis/2020.1/workspace/cvtcolour/libs/xf_opencv/L1/include/imgproc/xf_bgr2hsv.hpp:73
reg: mul_ln73_reg_670[63:0] lv


End Function 'bgr2hsv<9, 1080, 1920, 1>'

