<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_2_led_ctl_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_clk_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btn_clk_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>led_ctl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_2_led_ctl_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>led_ctl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8f9dad_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f57095_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38030f81_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223582db_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c700bf_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7358daa2_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d90cd7d_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32761b50_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1584ca58_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de62603_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d01c33d_ARCHIVE_LOCATION">c:/training/IP_Integrator/lab/KCU105/verilog/led_ctl/led_ctl.srcs/sources_1/imports/IP_Integrator</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="87dcf25c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3f591c42"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4e00e09d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
