
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007394  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  0800756c  0800756c  0001756c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007850  08007850  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08007850  08007850  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007850  08007850  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007850  08007850  00017850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007854  08007854  00017854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  20000078  080078d0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  080078d0  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f4a8  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f04  00000000  00000000  0003f550  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001978  00000000  00000000  00043458  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001760  00000000  00000000  00044dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002bf95  00000000  00000000  00046530  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018055  00000000  00000000  000724c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001179b8  00000000  00000000  0008a51a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a1ed2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fa0  00000000  00000000  001a1f50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007554 	.word	0x08007554

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	08007554 	.word	0x08007554

08000218 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b08c      	sub	sp, #48	; 0x30
 800021c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 800021e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2220      	movs	r2, #32
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f006 fd1f 	bl	8006c74 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000236:	4b32      	ldr	r3, [pc, #200]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000238:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800023c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023e:	4b30      	ldr	r3, [pc, #192]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000240:	2200      	movs	r2, #0
 8000242:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000244:	4b2e      	ldr	r3, [pc, #184]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000246:	2200      	movs	r2, #0
 8000248:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024a:	4b2d      	ldr	r3, [pc, #180]	; (8000300 <MX_ADC1_Init+0xe8>)
 800024c:	2200      	movs	r2, #0
 800024e:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000250:	4b2b      	ldr	r3, [pc, #172]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000252:	2200      	movs	r2, #0
 8000254:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000256:	4b2a      	ldr	r3, [pc, #168]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000258:	2200      	movs	r2, #0
 800025a:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800025c:	4b28      	ldr	r3, [pc, #160]	; (8000300 <MX_ADC1_Init+0xe8>)
 800025e:	2204      	movs	r2, #4
 8000260:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000262:	4b27      	ldr	r3, [pc, #156]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000264:	2200      	movs	r2, #0
 8000266:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000268:	4b25      	ldr	r3, [pc, #148]	; (8000300 <MX_ADC1_Init+0xe8>)
 800026a:	2201      	movs	r2, #1
 800026c:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800026e:	4b24      	ldr	r3, [pc, #144]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000270:	2201      	movs	r2, #1
 8000272:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000274:	4b22      	ldr	r3, [pc, #136]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000276:	2200      	movs	r2, #0
 8000278:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800027c:	4b20      	ldr	r3, [pc, #128]	; (8000300 <MX_ADC1_Init+0xe8>)
 800027e:	2200      	movs	r2, #0
 8000280:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000282:	4b1f      	ldr	r3, [pc, #124]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000284:	2200      	movs	r2, #0
 8000286:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000288:	4b1d      	ldr	r3, [pc, #116]	; (8000300 <MX_ADC1_Init+0xe8>)
 800028a:	2201      	movs	r2, #1
 800028c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000290:	4b1b      	ldr	r3, [pc, #108]	; (8000300 <MX_ADC1_Init+0xe8>)
 8000292:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000296:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000298:	4b19      	ldr	r3, [pc, #100]	; (8000300 <MX_ADC1_Init+0xe8>)
 800029a:	2200      	movs	r2, #0
 800029c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a0:	4817      	ldr	r0, [pc, #92]	; (8000300 <MX_ADC1_Init+0xe8>)
 80002a2:	f001 fb5b 	bl	800195c <HAL_ADC_Init>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80002ac:	f000 fcaf 	bl	8000c0e <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80002b0:	2300      	movs	r3, #0
 80002b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80002b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002b8:	4619      	mov	r1, r3
 80002ba:	4811      	ldr	r0, [pc, #68]	; (8000300 <MX_ADC1_Init+0xe8>)
 80002bc:	f002 f8e4 	bl	8002488 <HAL_ADCEx_MultiModeConfigChannel>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80002c6:	f000 fca2 	bl	8000c0e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80002ca:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <MX_ADC1_Init+0xec>)
 80002cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002ce:	2306      	movs	r3, #6
 80002d0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80002d2:	2300      	movs	r3, #0
 80002d4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002d6:	237f      	movs	r3, #127	; 0x7f
 80002d8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002da:	2304      	movs	r3, #4
 80002dc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80002de:	2300      	movs	r3, #0
 80002e0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	4619      	mov	r1, r3
 80002e6:	4806      	ldr	r0, [pc, #24]	; (8000300 <MX_ADC1_Init+0xe8>)
 80002e8:	f001 fcf8 	bl	8001cdc <HAL_ADC_ConfigChannel>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80002f2:	f000 fc8c 	bl	8000c0e <Error_Handler>
  }

}
 80002f6:	bf00      	nop
 80002f8:	3730      	adds	r7, #48	; 0x30
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	200000a8 	.word	0x200000a8
 8000304:	0c900008 	.word	0x0c900008

08000308 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b08a      	sub	sp, #40	; 0x28
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000310:	f107 0314 	add.w	r3, r7, #20
 8000314:	2200      	movs	r2, #0
 8000316:	601a      	str	r2, [r3, #0]
 8000318:	605a      	str	r2, [r3, #4]
 800031a:	609a      	str	r2, [r3, #8]
 800031c:	60da      	str	r2, [r3, #12]
 800031e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000328:	d14f      	bne.n	80003ca <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800032a:	4b2a      	ldr	r3, [pc, #168]	; (80003d4 <HAL_ADC_MspInit+0xcc>)
 800032c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800032e:	4a29      	ldr	r2, [pc, #164]	; (80003d4 <HAL_ADC_MspInit+0xcc>)
 8000330:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000336:	4b27      	ldr	r3, [pc, #156]	; (80003d4 <HAL_ADC_MspInit+0xcc>)
 8000338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800033a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800033e:	613b      	str	r3, [r7, #16]
 8000340:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000342:	4b24      	ldr	r3, [pc, #144]	; (80003d4 <HAL_ADC_MspInit+0xcc>)
 8000344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000346:	4a23      	ldr	r2, [pc, #140]	; (80003d4 <HAL_ADC_MspInit+0xcc>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800034e:	4b21      	ldr	r3, [pc, #132]	; (80003d4 <HAL_ADC_MspInit+0xcc>)
 8000350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	60fb      	str	r3, [r7, #12]
 8000358:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800035a:	2304      	movs	r3, #4
 800035c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800035e:	2303      	movs	r3, #3
 8000360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000362:	2300      	movs	r3, #0
 8000364:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000366:	f107 0314 	add.w	r3, r7, #20
 800036a:	4619      	mov	r1, r3
 800036c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000370:	f003 f9bc 	bl	80036ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000374:	4b18      	ldr	r3, [pc, #96]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 8000376:	4a19      	ldr	r2, [pc, #100]	; (80003dc <HAL_ADC_MspInit+0xd4>)
 8000378:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800037a:	4b17      	ldr	r3, [pc, #92]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 800037c:	2205      	movs	r2, #5
 800037e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 8000382:	2200      	movs	r2, #0
 8000384:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000386:	4b14      	ldr	r3, [pc, #80]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 8000388:	2200      	movs	r2, #0
 800038a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800038c:	4b12      	ldr	r3, [pc, #72]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 800038e:	2280      	movs	r2, #128	; 0x80
 8000390:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000392:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 8000394:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000398:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800039a:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 800039c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80003a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80003a2:	4b0d      	ldr	r3, [pc, #52]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 80003a4:	2220      	movs	r2, #32
 80003a6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80003a8:	4b0b      	ldr	r3, [pc, #44]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80003ae:	480a      	ldr	r0, [pc, #40]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 80003b0:	f002 ffe2 	bl	8003378 <HAL_DMA_Init>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80003ba:	f000 fc28 	bl	8000c0e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a05      	ldr	r2, [pc, #20]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 80003c2:	655a      	str	r2, [r3, #84]	; 0x54
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <HAL_ADC_MspInit+0xd0>)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003ca:	bf00      	nop
 80003cc:	3728      	adds	r7, #40	; 0x28
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40021000 	.word	0x40021000
 80003d8:	20000114 	.word	0x20000114
 80003dc:	40020008 	.word	0x40020008

080003e0 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 80003e4:	4b0f      	ldr	r3, [pc, #60]	; (8000424 <MX_COMP1_Init+0x44>)
 80003e6:	4a10      	ldr	r2, [pc, #64]	; (8000428 <MX_COMP1_Init+0x48>)
 80003e8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80003ea:	4b0e      	ldr	r3, [pc, #56]	; (8000424 <MX_COMP1_Init+0x44>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80003f0:	4b0c      	ldr	r3, [pc, #48]	; (8000424 <MX_COMP1_Init+0x44>)
 80003f2:	4a0e      	ldr	r2, [pc, #56]	; (800042c <MX_COMP1_Init+0x4c>)
 80003f4:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80003f6:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <MX_COMP1_Init+0x44>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80003fc:	4b09      	ldr	r3, [pc, #36]	; (8000424 <MX_COMP1_Init+0x44>)
 80003fe:	2200      	movs	r2, #0
 8000400:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000402:	4b08      	ldr	r3, [pc, #32]	; (8000424 <MX_COMP1_Init+0x44>)
 8000404:	2200      	movs	r2, #0
 8000406:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000408:	4b06      	ldr	r3, [pc, #24]	; (8000424 <MX_COMP1_Init+0x44>)
 800040a:	2200      	movs	r2, #0
 800040c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800040e:	4805      	ldr	r0, [pc, #20]	; (8000424 <MX_COMP1_Init+0x44>)
 8000410:	f002 fa8e 	bl	8002930 <HAL_COMP_Init>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 800041a:	f000 fbf8 	bl	8000c0e <Error_Handler>
  }

}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	20000174 	.word	0x20000174
 8000428:	40010200 	.word	0x40010200
 800042c:	00800030 	.word	0x00800030

08000430 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000438:	f107 030c 	add.w	r3, r7, #12
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
 8000444:	60da      	str	r2, [r3, #12]
 8000446:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a0f      	ldr	r2, [pc, #60]	; (800048c <HAL_COMP_MspInit+0x5c>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d118      	bne.n	8000484 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <HAL_COMP_MspInit+0x60>)
 8000454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000456:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <HAL_COMP_MspInit+0x60>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_COMP_MspInit+0x60>)
 8000460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000462:	f003 0301 	and.w	r3, r3, #1
 8000466:	60bb      	str	r3, [r7, #8]
 8000468:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800046a:	2302      	movs	r3, #2
 800046c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800046e:	2303      	movs	r3, #3
 8000470:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000472:	2300      	movs	r3, #0
 8000474:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000476:	f107 030c 	add.w	r3, r7, #12
 800047a:	4619      	mov	r1, r3
 800047c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000480:	f003 f934 	bl	80036ec <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8000484:	bf00      	nop
 8000486:	3720      	adds	r7, #32
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40010200 	.word	0x40010200
 8000490:	40021000 	.word	0x40021000

08000494 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08c      	sub	sp, #48	; 0x30
 8000498:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800049a:	463b      	mov	r3, r7
 800049c:	2230      	movs	r2, #48	; 0x30
 800049e:	2100      	movs	r1, #0
 80004a0:	4618      	mov	r0, r3
 80004a2:	f006 fbe7 	bl	8006c74 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 80004a6:	4b23      	ldr	r3, [pc, #140]	; (8000534 <MX_DAC1_Init+0xa0>)
 80004a8:	4a23      	ldr	r2, [pc, #140]	; (8000538 <MX_DAC1_Init+0xa4>)
 80004aa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80004ac:	4821      	ldr	r0, [pc, #132]	; (8000534 <MX_DAC1_Init+0xa0>)
 80004ae:	f002 fce2 	bl	8002e76 <HAL_DAC_Init>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80004b8:	f000 fba9 	bl	8000c0e <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80004bc:	2302      	movs	r3, #2
 80004be:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80004c0:	2300      	movs	r3, #0
 80004c2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80004c4:	2300      	movs	r3, #0
 80004c6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80004c8:	2300      	movs	r3, #0
 80004ca:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80004cc:	2306      	movs	r3, #6
 80004ce:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80004d0:	2300      	movs	r3, #0
 80004d2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80004d4:	2300      	movs	r3, #0
 80004d6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80004d8:	2301      	movs	r3, #1
 80004da:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80004dc:	2300      	movs	r3, #0
 80004de:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80004e0:	463b      	mov	r3, r7
 80004e2:	2200      	movs	r2, #0
 80004e4:	4619      	mov	r1, r3
 80004e6:	4813      	ldr	r0, [pc, #76]	; (8000534 <MX_DAC1_Init+0xa0>)
 80004e8:	f002 fd62 	bl	8002fb0 <HAL_DAC_ConfigChannel>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80004f2:	f000 fb8c 	bl	8000c0e <Error_Handler>
  }
  /** Configure Triangle wave generation on DAC OUT1 
  */
  if (HAL_DACEx_TriangleWaveGenerate(&hdac1, DAC_CHANNEL_1, DAC_TRIANGLEAMPLITUDE_4095) != HAL_OK)
 80004f6:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 80004fa:	2100      	movs	r1, #0
 80004fc:	480d      	ldr	r0, [pc, #52]	; (8000534 <MX_DAC1_Init+0xa0>)
 80004fe:	f002 ff03 	bl	8003308 <HAL_DACEx_TriangleWaveGenerate>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000508:	f000 fb81 	bl	8000c0e <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800050c:	2300      	movs	r3, #0
 800050e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000510:	2301      	movs	r3, #1
 8000512:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000514:	463b      	mov	r3, r7
 8000516:	2210      	movs	r2, #16
 8000518:	4619      	mov	r1, r3
 800051a:	4806      	ldr	r0, [pc, #24]	; (8000534 <MX_DAC1_Init+0xa0>)
 800051c:	f002 fd48 	bl	8002fb0 <HAL_DAC_ConfigChannel>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d001      	beq.n	800052a <MX_DAC1_Init+0x96>
  {
    Error_Handler();
 8000526:	f000 fb72 	bl	8000c0e <Error_Handler>
  }

}
 800052a:	bf00      	nop
 800052c:	3730      	adds	r7, #48	; 0x30
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	200001ac 	.word	0x200001ac
 8000538:	50000800 	.word	0x50000800

0800053c <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	; 0x30
 8000540:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8000542:	463b      	mov	r3, r7
 8000544:	2230      	movs	r2, #48	; 0x30
 8000546:	2100      	movs	r1, #0
 8000548:	4618      	mov	r0, r3
 800054a:	f006 fb93 	bl	8006c74 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 800054e:	4b1b      	ldr	r3, [pc, #108]	; (80005bc <MX_DAC2_Init+0x80>)
 8000550:	4a1b      	ldr	r2, [pc, #108]	; (80005c0 <MX_DAC2_Init+0x84>)
 8000552:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8000554:	4819      	ldr	r0, [pc, #100]	; (80005bc <MX_DAC2_Init+0x80>)
 8000556:	f002 fc8e 	bl	8002e76 <HAL_DAC_Init>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d001      	beq.n	8000564 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8000560:	f000 fb55 	bl	8000c0e <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000564:	2302      	movs	r3, #2
 8000566:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000568:	2300      	movs	r3, #0
 800056a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800056c:	2300      	movs	r3, #0
 800056e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000570:	2300      	movs	r3, #0
 8000572:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000574:	2306      	movs	r3, #6
 8000576:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000578:	2300      	movs	r3, #0
 800057a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800057c:	2300      	movs	r3, #0
 800057e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000580:	2301      	movs	r3, #1
 8000582:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000584:	2300      	movs	r3, #0
 8000586:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000588:	463b      	mov	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	4619      	mov	r1, r3
 800058e:	480b      	ldr	r0, [pc, #44]	; (80005bc <MX_DAC2_Init+0x80>)
 8000590:	f002 fd0e 	bl	8002fb0 <HAL_DAC_ConfigChannel>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 800059a:	f000 fb38 	bl	8000c0e <Error_Handler>
  }
  /** Configure Triangle wave generation on DAC OUT1 
  */
  if (HAL_DACEx_TriangleWaveGenerate(&hdac2, DAC_CHANNEL_1, DAC_TRIANGLEAMPLITUDE_4095) != HAL_OK)
 800059e:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 80005a2:	2100      	movs	r1, #0
 80005a4:	4805      	ldr	r0, [pc, #20]	; (80005bc <MX_DAC2_Init+0x80>)
 80005a6:	f002 feaf 	bl	8003308 <HAL_DACEx_TriangleWaveGenerate>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <MX_DAC2_Init+0x78>
  {
    Error_Handler();
 80005b0:	f000 fb2d 	bl	8000c0e <Error_Handler>
  }

}
 80005b4:	bf00      	nop
 80005b6:	3730      	adds	r7, #48	; 0x30
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000198 	.word	0x20000198
 80005c0:	50000c00 	.word	0x50000c00

080005c4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08c      	sub	sp, #48	; 0x30
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	f107 031c 	add.w	r3, r7, #28
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a2b      	ldr	r2, [pc, #172]	; (8000690 <HAL_DAC_MspInit+0xcc>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d125      	bne.n	8000632 <HAL_DAC_MspInit+0x6e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80005e6:	4b2b      	ldr	r3, [pc, #172]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	4a2a      	ldr	r2, [pc, #168]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 80005ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f2:	4b28      	ldr	r3, [pc, #160]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005fa:	61bb      	str	r3, [r7, #24]
 80005fc:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b25      	ldr	r3, [pc, #148]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	4a24      	ldr	r2, [pc, #144]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060a:	4b22      	ldr	r3, [pc, #136]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000616:	2330      	movs	r3, #48	; 0x30
 8000618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800061a:	2303      	movs	r3, #3
 800061c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000622:	f107 031c 	add.w	r3, r7, #28
 8000626:	4619      	mov	r1, r3
 8000628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800062c:	f003 f85e 	bl	80036ec <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8000630:	e029      	b.n	8000686 <HAL_DAC_MspInit+0xc2>
  else if(dacHandle->Instance==DAC2)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a18      	ldr	r2, [pc, #96]	; (8000698 <HAL_DAC_MspInit+0xd4>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d124      	bne.n	8000686 <HAL_DAC_MspInit+0xc2>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800063c:	4b15      	ldr	r3, [pc, #84]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 800063e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000640:	4a14      	ldr	r2, [pc, #80]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 8000642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000646:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000648:	4b12      	ldr	r3, [pc, #72]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800064c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000650:	613b      	str	r3, [r7, #16]
 8000652:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 8000656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000658:	4a0e      	ldr	r2, [pc, #56]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <HAL_DAC_MspInit+0xd0>)
 8000662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000664:	f003 0301 	and.w	r3, r3, #1
 8000668:	60fb      	str	r3, [r7, #12]
 800066a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800066c:	2340      	movs	r3, #64	; 0x40
 800066e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000670:	2303      	movs	r3, #3
 8000672:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000678:	f107 031c 	add.w	r3, r7, #28
 800067c:	4619      	mov	r1, r3
 800067e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000682:	f003 f833 	bl	80036ec <HAL_GPIO_Init>
}
 8000686:	bf00      	nop
 8000688:	3730      	adds	r7, #48	; 0x30
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	50000800 	.word	0x50000800
 8000694:	40021000 	.word	0x40021000
 8000698:	50000c00 	.word	0x50000c00

0800069c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <MX_DMA_Init+0x50>)
 80006a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006a6:	4a11      	ldr	r2, [pc, #68]	; (80006ec <MX_DMA_Init+0x50>)
 80006a8:	f043 0304 	orr.w	r3, r3, #4
 80006ac:	6493      	str	r3, [r2, #72]	; 0x48
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_DMA_Init+0x50>)
 80006b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006b2:	f003 0304 	and.w	r3, r3, #4
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006ba:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_DMA_Init+0x50>)
 80006bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006be:	4a0b      	ldr	r2, [pc, #44]	; (80006ec <MX_DMA_Init+0x50>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6493      	str	r3, [r2, #72]	; 0x48
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_DMA_Init+0x50>)
 80006c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	603b      	str	r3, [r7, #0]
 80006d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80006d2:	2200      	movs	r2, #0
 80006d4:	2101      	movs	r1, #1
 80006d6:	200b      	movs	r0, #11
 80006d8:	f002 fb99 	bl	8002e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006dc:	200b      	movs	r0, #11
 80006de:	f002 fbb0 	bl	8002e42 <HAL_NVIC_EnableIRQ>

}
 80006e2:	bf00      	nop
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40021000 	.word	0x40021000

080006f0 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 80006f4:	4b20      	ldr	r3, [pc, #128]	; (8000778 <update_dc_bias_sweep+0x88>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d006      	beq.n	800070a <update_dc_bias_sweep+0x1a>
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <update_dc_bias_sweep+0x8c>)
 80006fe:	881b      	ldrh	r3, [r3, #0]
 8000700:	3301      	adds	r3, #1
 8000702:	b29a      	uxth	r2, r3
 8000704:	4b1d      	ldr	r3, [pc, #116]	; (800077c <update_dc_bias_sweep+0x8c>)
 8000706:	801a      	strh	r2, [r3, #0]
 8000708:	e005      	b.n	8000716 <update_dc_bias_sweep+0x26>
 800070a:	4b1c      	ldr	r3, [pc, #112]	; (800077c <update_dc_bias_sweep+0x8c>)
 800070c:	881b      	ldrh	r3, [r3, #0]
 800070e:	3b01      	subs	r3, #1
 8000710:	b29a      	uxth	r2, r3
 8000712:	4b1a      	ldr	r3, [pc, #104]	; (800077c <update_dc_bias_sweep+0x8c>)
 8000714:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 8000716:	4b19      	ldr	r3, [pc, #100]	; (800077c <update_dc_bias_sweep+0x8c>)
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d10a      	bne.n	8000734 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 800071e:	4b18      	ldr	r3, [pc, #96]	; (8000780 <update_dc_bias_sweep+0x90>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d003      	beq.n	800072e <update_dc_bias_sweep+0x3e>
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <update_dc_bias_sweep+0x90>)
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	e002      	b.n	8000734 <update_dc_bias_sweep+0x44>
 800072e:	4b14      	ldr	r3, [pc, #80]	; (8000780 <update_dc_bias_sweep+0x90>)
 8000730:	2201      	movs	r2, #1
 8000732:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8000734:	4b11      	ldr	r3, [pc, #68]	; (800077c <update_dc_bias_sweep+0x8c>)
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d102      	bne.n	8000742 <update_dc_bias_sweep+0x52>
 800073c:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <update_dc_bias_sweep+0x88>)
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <update_dc_bias_sweep+0x8c>)
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800074a:	d302      	bcc.n	8000752 <update_dc_bias_sweep+0x62>
 800074c:	4b0a      	ldr	r3, [pc, #40]	; (8000778 <update_dc_bias_sweep+0x88>)
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <update_dc_bias_sweep+0x90>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	b2db      	uxtb	r3, r3
 8000758:	461a      	mov	r2, r3
 800075a:	2108      	movs	r1, #8
 800075c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000760:	f003 f946 	bl	80039f0 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8000764:	4b05      	ldr	r3, [pc, #20]	; (800077c <update_dc_bias_sweep+0x8c>)
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	2200      	movs	r2, #0
 800076a:	2110      	movs	r1, #16
 800076c:	4805      	ldr	r0, [pc, #20]	; (8000784 <update_dc_bias_sweep+0x94>)
 800076e:	f002 fbf7 	bl	8002f60 <HAL_DAC_SetValue>
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000000 	.word	0x20000000
 800077c:	20000094 	.word	0x20000094
 8000780:	20000098 	.word	0x20000098
 8000784:	200001ac 	.word	0x200001ac

08000788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b088      	sub	sp, #32
 800078c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079e:	4b4b      	ldr	r3, [pc, #300]	; (80008cc <MX_GPIO_Init+0x144>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	4a4a      	ldr	r2, [pc, #296]	; (80008cc <MX_GPIO_Init+0x144>)
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007aa:	4b48      	ldr	r3, [pc, #288]	; (80008cc <MX_GPIO_Init+0x144>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4b45      	ldr	r3, [pc, #276]	; (80008cc <MX_GPIO_Init+0x144>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ba:	4a44      	ldr	r2, [pc, #272]	; (80008cc <MX_GPIO_Init+0x144>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007c2:	4b42      	ldr	r3, [pc, #264]	; (80008cc <MX_GPIO_Init+0x144>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	4b3f      	ldr	r3, [pc, #252]	; (80008cc <MX_GPIO_Init+0x144>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d2:	4a3e      	ldr	r2, [pc, #248]	; (80008cc <MX_GPIO_Init+0x144>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007da:	4b3c      	ldr	r3, [pc, #240]	; (80008cc <MX_GPIO_Init+0x144>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_TEST_Pin|TRIGMODE_Pin|SG2_Pin|SG1_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	f244 0138 	movw	r1, #16440	; 0x4038
 80007ec:	4838      	ldr	r0, [pc, #224]	; (80008d0 <MX_GPIO_Init+0x148>)
 80007ee:	f003 f8ff 	bl	80039f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2108      	movs	r1, #8
 80007f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007fa:	f003 f8f9 	bl	80039f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SG0_Pin|DC_Pin|CS_Pin|RST_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	f240 21c1 	movw	r1, #705	; 0x2c1
 8000804:	4833      	ldr	r0, [pc, #204]	; (80008d4 <MX_GPIO_Init+0x14c>)
 8000806:	f003 f8f3 	bl	80039f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_TEST_Pin|SG2_Pin|SG1_Pin;
 800080a:	f244 0330 	movw	r3, #16432	; 0x4030
 800080e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000810:	2301      	movs	r3, #1
 8000812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800081c:	f107 030c 	add.w	r3, r7, #12
 8000820:	4619      	mov	r1, r3
 8000822:	482b      	ldr	r0, [pc, #172]	; (80008d0 <MX_GPIO_Init+0x148>)
 8000824:	f002 ff62 	bl	80036ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_SW_Pin;
 8000828:	2304      	movs	r3, #4
 800082a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800082c:	4b2a      	ldr	r3, [pc, #168]	; (80008d8 <MX_GPIO_Init+0x150>)
 800082e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000830:	2301      	movs	r3, #1
 8000832:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ENC_SW_GPIO_Port, &GPIO_InitStruct);
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	4619      	mov	r1, r3
 800083a:	4825      	ldr	r0, [pc, #148]	; (80008d0 <MX_GPIO_Init+0x148>)
 800083c:	f002 ff56 	bl	80036ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8000840:	2308      	movs	r3, #8
 8000842:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000848:	2302      	movs	r3, #2
 800084a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	4619      	mov	r1, r3
 8000856:	481e      	ldr	r0, [pc, #120]	; (80008d0 <MX_GPIO_Init+0x148>)
 8000858:	f002 ff48 	bl	80036ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 800085c:	2308      	movs	r3, #8
 800085e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000860:	2301      	movs	r3, #1
 8000862:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	4619      	mov	r1, r3
 8000872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000876:	f002 ff39 	bl	80036ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SG0_Pin;
 800087a:	2301      	movs	r3, #1
 800087c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	2301      	movs	r3, #1
 8000880:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	4619      	mov	r1, r3
 8000890:	4810      	ldr	r0, [pc, #64]	; (80008d4 <MX_GPIO_Init+0x14c>)
 8000892:	f002 ff2b 	bl	80036ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DC_Pin|CS_Pin|RST_Pin;
 8000896:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800089a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	2303      	movs	r3, #3
 80008a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	4619      	mov	r1, r3
 80008ae:	4809      	ldr	r0, [pc, #36]	; (80008d4 <MX_GPIO_Init+0x14c>)
 80008b0:	f002 ff1c 	bl	80036ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2100      	movs	r1, #0
 80008b8:	2008      	movs	r0, #8
 80008ba:	f002 faa8 	bl	8002e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80008be:	2008      	movs	r0, #8
 80008c0:	f002 fabf 	bl	8002e42 <HAL_NVIC_EnableIRQ>

}
 80008c4:	bf00      	nop
 80008c6:	3720      	adds	r7, #32
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40021000 	.word	0x40021000
 80008d0:	48000800 	.word	0x48000800
 80008d4:	48000400 	.word	0x48000400
 80008d8:	10210000 	.word	0x10210000

080008dc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80008e4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80008e8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80008ec:	f003 0301 	and.w	r3, r3, #1
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d013      	beq.n	800091c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80008f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80008f8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80008fc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000900:	2b00      	cmp	r3, #0
 8000902:	d00b      	beq.n	800091c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000904:	e000      	b.n	8000908 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000906:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000908:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d0f9      	beq.n	8000906 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000912:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	b2d2      	uxtb	r2, r2
 800091a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800091c:	687b      	ldr	r3, [r7, #4]
}
 800091e:	4618      	mov	r0, r3
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr

0800092a <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b086      	sub	sp, #24
 800092e:	af00      	add	r7, sp, #0
 8000930:	60f8      	str	r0, [r7, #12]
 8000932:	60b9      	str	r1, [r7, #8]
 8000934:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
 800093e:	e009      	b.n	8000954 <_write+0x2a>
    ITM_SendChar((*ptr++));
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	1c5a      	adds	r2, r3, #1
 8000944:	60ba      	str	r2, [r7, #8]
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff ffc7 	bl	80008dc <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	3301      	adds	r3, #1
 8000952:	617b      	str	r3, [r7, #20]
 8000954:	697a      	ldr	r2, [r7, #20]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	429a      	cmp	r2, r3
 800095a:	dbf1      	blt.n	8000940 <_write+0x16>
  return len;
 800095c:	687b      	ldr	r3, [r7, #4]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
	...

08000968 <update_tft>:

void update_tft()
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
	  //----------------------------------------------------------FILLED CIRCLES EXAMPLE


				uint32_t random_num = 0;
 800096e:	2300      	movs	r3, #0
 8000970:	607b      	str	r3, [r7, #4]
	  			uint16_t xr = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	81fb      	strh	r3, [r7, #14]
	  			uint16_t yr = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	81bb      	strh	r3, [r7, #12]
	  			uint16_t radiusr = 0;
 800097a:	2300      	movs	r3, #0
 800097c:	817b      	strh	r3, [r7, #10]
	  			uint16_t colourr = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	813b      	strh	r3, [r7, #8]
	  			HAL_RNG_GenerateRandomNumber(&hrng, &random_num);
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	4619      	mov	r1, r3
 8000986:	4819      	ldr	r0, [pc, #100]	; (80009ec <update_tft+0x84>)
 8000988:	f004 f8b5 	bl	8004af6 <HAL_RNG_GenerateRandomNumber>
	  			xr = random_num;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	81fb      	strh	r3, [r7, #14]
	  			HAL_RNG_GenerateRandomNumber(&hrng, &random_num);
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	4619      	mov	r1, r3
 8000994:	4815      	ldr	r0, [pc, #84]	; (80009ec <update_tft+0x84>)
 8000996:	f004 f8ae 	bl	8004af6 <HAL_RNG_GenerateRandomNumber>
	  			yr = random_num;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	81bb      	strh	r3, [r7, #12]
	  			HAL_RNG_GenerateRandomNumber(&hrng, &random_num);
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	4619      	mov	r1, r3
 80009a2:	4812      	ldr	r0, [pc, #72]	; (80009ec <update_tft+0x84>)
 80009a4:	f004 f8a7 	bl	8004af6 <HAL_RNG_GenerateRandomNumber>
	  			radiusr = random_num;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	817b      	strh	r3, [r7, #10]
	  			HAL_RNG_GenerateRandomNumber(&hrng, &random_num);
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	4619      	mov	r1, r3
 80009b0:	480e      	ldr	r0, [pc, #56]	; (80009ec <update_tft+0x84>)
 80009b2:	f004 f8a0 	bl	8004af6 <HAL_RNG_GenerateRandomNumber>
	  			colourr = random_num;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	813b      	strh	r3, [r7, #8]

	  			xr &= 0x01FF;
 80009ba:	89fb      	ldrh	r3, [r7, #14]
 80009bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009c0:	81fb      	strh	r3, [r7, #14]
	  			yr &= 0x01FF;
 80009c2:	89bb      	ldrh	r3, [r7, #12]
 80009c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009c8:	81bb      	strh	r3, [r7, #12]
	  			radiusr &= 0x001F;
 80009ca:	897b      	ldrh	r3, [r7, #10]
 80009cc:	f003 031f 	and.w	r3, r3, #31
 80009d0:	817b      	strh	r3, [r7, #10]
	  			//ili9341_drawpixel(xr, yr, WHITE);
	  			ILI9341_Draw_Filled_Circle(xr, yr, radiusr/2, colourr);
 80009d2:	897b      	ldrh	r3, [r7, #10]
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	b29a      	uxth	r2, r3
 80009d8:	893b      	ldrh	r3, [r7, #8]
 80009da:	89b9      	ldrh	r1, [r7, #12]
 80009dc:	89f8      	ldrh	r0, [r7, #14]
 80009de:	f005 fbc1 	bl	8006164 <ILI9341_Draw_Filled_Circle>

	  		//HAL_Delay(1);
}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200001c0 	.word	0x200001c0

080009f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f6:	f000 fd5c 	bl	80014b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009fa:	f000 f899 	bl	8000b30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fe:	f7ff fec3 	bl	8000788 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a02:	f7ff fe4b 	bl	800069c <MX_DMA_Init>
  MX_DAC1_Init();
 8000a06:	f7ff fd45 	bl	8000494 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000a0a:	f7ff fd97 	bl	800053c <MX_DAC2_Init>
  MX_ADC1_Init();
 8000a0e:	f7ff fc03 	bl	8000218 <MX_ADC1_Init>
  MX_COMP1_Init();
 8000a12:	f7ff fce5 	bl	80003e0 <MX_COMP1_Init>
  MX_TIM2_Init();
 8000a16:	f000 fb5f 	bl	80010d8 <MX_TIM2_Init>
  MX_TIM17_Init();
 8000a1a:	f000 fc2f 	bl	800127c <MX_TIM17_Init>
  MX_SPI3_Init();
 8000a1e:	f000 f933 	bl	8000c88 <MX_SPI3_Init>
  MX_RNG_Init();
 8000a22:	f000 f8fb 	bl	8000c1c <MX_RNG_Init>
  MX_TIM1_Init();
 8000a26:	f000 fae7 	bl	8000ff8 <MX_TIM1_Init>
  MX_TIM8_Init();
 8000a2a:	f000 fbbf 	bl	80011ac <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // main signal function output (external)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4835      	ldr	r0, [pc, #212]	; (8000b08 <main+0x118>)
 8000a32:	f002 fa42 	bl	8002eba <HAL_DAC_Start>
  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8000a36:	2110      	movs	r1, #16
 8000a38:	4833      	ldr	r0, [pc, #204]	; (8000b08 <main+0x118>)
 8000a3a:	f002 fa3e 	bl	8002eba <HAL_DAC_Start>
  // auxilliary signal sync output (external)
  HAL_DAC_Start(&hdac2, DAC2_CHANNEL_1);
 8000a3e:	2100      	movs	r1, #0
 8000a40:	4832      	ldr	r0, [pc, #200]	; (8000b0c <main+0x11c>)
 8000a42:	f002 fa3a 	bl	8002eba <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);
#ifndef DISABLE_ALL_TIMERS
  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 8000a46:	4832      	ldr	r0, [pc, #200]	; (8000b10 <main+0x120>)
 8000a48:	f004 fc10 	bl	800526c <HAL_TIM_Base_Start>
#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2108      	movs	r1, #8
 8000a50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a54:	f002 ffcc 	bl	80039f0 <HAL_GPIO_WritePin>

  // PGA gain
  HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	482d      	ldr	r0, [pc, #180]	; (8000b14 <main+0x124>)
 8000a5e:	f002 ffc7 	bl	80039f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2120      	movs	r1, #32
 8000a66:	482c      	ldr	r0, [pc, #176]	; (8000b18 <main+0x128>)
 8000a68:	f002 ffc2 	bl	80039f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2110      	movs	r1, #16
 8000a70:	4829      	ldr	r0, [pc, #164]	; (8000b18 <main+0x128>)
 8000a72:	f002 ffbd 	bl	80039f0 <HAL_GPIO_WritePin>

#ifndef DISABLE_ALL_TIMERS
  // start test routine (update_dc_bias_sweep())
  HAL_TIM_Base_Start_IT(&htim17);
 8000a76:	4829      	ldr	r0, [pc, #164]	; (8000b1c <main+0x12c>)
 8000a78:	f004 fc26 	bl	80052c8 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, trigger_input, TRIGGER_DATA_SIZE);
#else
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	2108      	movs	r1, #8
 8000a80:	4825      	ldr	r0, [pc, #148]	; (8000b18 <main+0x128>)
 8000a82:	f002 ffb5 	bl	80039f0 <HAL_GPIO_WritePin>

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8000a86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a90:	f023 0307 	bic.w	r3, r3, #7
 8000a94:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8000a96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000aa0:	f043 0305 	orr.w	r3, r3, #5
 8000aa4:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 8000aa6:	481e      	ldr	r0, [pc, #120]	; (8000b20 <main+0x130>)
 8000aa8:	f004 fc0e 	bl	80052c8 <HAL_TIM_Base_Start_IT>
#endif	//DISABLE_ALL_TIMERS
#endif	//ANALOG_TRIGGER_MODE

#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);
 8000aac:	481d      	ldr	r0, [pc, #116]	; (8000b24 <main+0x134>)
 8000aae:	f004 fbdd 	bl	800526c <HAL_TIM_Base_Start>
#endif	//DISABLE_ALL_TIMERS

  // TFT lib enable
  ILI9341_Init();
 8000ab2:	f005 fdc5 	bl	8006640 <ILI9341_Init>


	ILI9341_Fill_Screen(WHITE);
 8000ab6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000aba:	f005 ff65 	bl	8006988 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000abe:	2003      	movs	r0, #3
 8000ac0:	f005 fd64 	bl	800658c <ILI9341_Set_Rotation>
	ILI9341_Draw_Text("Randomly placed and sized", 10, 10, BLACK, 1, WHITE);
 8000ac4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ac8:	9301      	str	r3, [sp, #4]
 8000aca:	2301      	movs	r3, #1
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	220a      	movs	r2, #10
 8000ad2:	210a      	movs	r1, #10
 8000ad4:	4814      	ldr	r0, [pc, #80]	; (8000b28 <main+0x138>)
 8000ad6:	f005 fc67 	bl	80063a8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("Filled Circles", 10, 20, BLACK, 1, WHITE);
 8000ada:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ade:	9301      	str	r3, [sp, #4]
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	9300      	str	r3, [sp, #0]
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	2214      	movs	r2, #20
 8000ae8:	210a      	movs	r1, #10
 8000aea:	4810      	ldr	r0, [pc, #64]	; (8000b2c <main+0x13c>)
 8000aec:	f005 fc5c 	bl	80063a8 <ILI9341_Draw_Text>
	HAL_Delay(2000);
 8000af0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000af4:	f000 fd4e 	bl	8001594 <HAL_Delay>
	ILI9341_Fill_Screen(WHITE);
 8000af8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000afc:	f005 ff44 	bl	8006988 <ILI9341_Fill_Screen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	//printf("TFT\n");
	update_tft();
 8000b00:	f7ff ff32 	bl	8000968 <update_tft>
 8000b04:	e7fc      	b.n	8000b00 <main+0x110>
 8000b06:	bf00      	nop
 8000b08:	200001ac 	.word	0x200001ac
 8000b0c:	20000198 	.word	0x20000198
 8000b10:	20000238 	.word	0x20000238
 8000b14:	48000400 	.word	0x48000400
 8000b18:	48000800 	.word	0x48000800
 8000b1c:	20000284 	.word	0x20000284
 8000b20:	2000031c 	.word	0x2000031c
 8000b24:	200002d0 	.word	0x200002d0
 8000b28:	0800756c 	.word	0x0800756c
 8000b2c:	08007588 	.word	0x08007588

08000b30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b0a8      	sub	sp, #160	; 0xa0
 8000b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b36:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000b3a:	2238      	movs	r2, #56	; 0x38
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f006 f898 	bl	8006c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b44:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b54:	463b      	mov	r3, r7
 8000b56:	2254      	movs	r2, #84	; 0x54
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f006 f88a 	bl	8006c74 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b60:	2000      	movs	r0, #0
 8000b62:	f002 ff9b 	bl	8003a9c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000b66:	2322      	movs	r3, #34	; 0x22
 8000b68:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b6e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b70:	2340      	movs	r3, #64	; 0x40
 8000b72:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b74:	2301      	movs	r3, #1
 8000b76:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b80:	2302      	movs	r3, #2
 8000b82:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000b86:	2302      	movs	r3, #2
 8000b88:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8000b8c:	232a      	movs	r3, #42	; 0x2a
 8000b8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b92:	2302      	movs	r3, #2
 8000b94:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000b98:	2304      	movs	r3, #4
 8000b9a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f003 f81b 	bl	8003be4 <HAL_RCC_OscConfig>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000bb4:	f000 f82b 	bl	8000c0e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb8:	230f      	movs	r3, #15
 8000bba:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bc4:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000bc8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8000bce:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000bd2:	2108      	movs	r1, #8
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f003 fb1d 	bl	8004214 <HAL_RCC_ClockConfig>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000be0:	f000 f815 	bl	8000c0e <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8000be4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000be8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8000bea:	2300      	movs	r3, #0
 8000bec:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000bee:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000bf2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f003 fcfc 	bl	80045f4 <HAL_RCCEx_PeriphCLKConfig>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000c02:	f000 f804 	bl	8000c0e <Error_Handler>
  }
}
 8000c06:	bf00      	nop
 8000c08:	37a0      	adds	r7, #160	; 0xa0
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0

  hrng.Instance = RNG;
 8000c20:	4b07      	ldr	r3, [pc, #28]	; (8000c40 <MX_RNG_Init+0x24>)
 8000c22:	4a08      	ldr	r2, [pc, #32]	; (8000c44 <MX_RNG_Init+0x28>)
 8000c24:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8000c26:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <MX_RNG_Init+0x24>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000c2c:	4804      	ldr	r0, [pc, #16]	; (8000c40 <MX_RNG_Init+0x24>)
 8000c2e:	f003 ff2d 	bl	8004a8c <HAL_RNG_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8000c38:	f7ff ffe9 	bl	8000c0e <Error_Handler>
  }

}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	200001c0 	.word	0x200001c0
 8000c44:	50060800 	.word	0x50060800

08000c48 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0a      	ldr	r2, [pc, #40]	; (8000c80 <HAL_RNG_MspInit+0x38>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d10b      	bne.n	8000c72 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <HAL_RNG_MspInit+0x3c>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5e:	4a09      	ldr	r2, [pc, #36]	; (8000c84 <HAL_RNG_MspInit+0x3c>)
 8000c60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c66:	4b07      	ldr	r3, [pc, #28]	; (8000c84 <HAL_RNG_MspInit+0x3c>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000c72:	bf00      	nop
 8000c74:	3714      	adds	r7, #20
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	50060800 	.word	0x50060800
 8000c84:	40021000 	.word	0x40021000

08000c88 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000c8e:	4a1c      	ldr	r2, [pc, #112]	; (8000d00 <MX_SPI3_Init+0x78>)
 8000c90:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c92:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000c94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c98:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c9a:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ca0:	4b16      	ldr	r3, [pc, #88]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000ca2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000ca6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ca8:	4b14      	ldr	r3, [pc, #80]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cae:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cce:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000cd4:	4b09      	ldr	r3, [pc, #36]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cd6:	2207      	movs	r2, #7
 8000cd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cda:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000ce2:	2208      	movs	r2, #8
 8000ce4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ce6:	4805      	ldr	r0, [pc, #20]	; (8000cfc <MX_SPI3_Init+0x74>)
 8000ce8:	f003 ff54 	bl	8004b94 <HAL_SPI_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000cf2:	f7ff ff8c 	bl	8000c0e <Error_Handler>
  }

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200001d4 	.word	0x200001d4
 8000d00:	40003c00 	.word	0x40003c00

08000d04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	; 0x28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a17      	ldr	r2, [pc, #92]	; (8000d80 <HAL_SPI_MspInit+0x7c>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d128      	bne.n	8000d78 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d26:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <HAL_SPI_MspInit+0x80>)
 8000d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d2a:	4a16      	ldr	r2, [pc, #88]	; (8000d84 <HAL_SPI_MspInit+0x80>)
 8000d2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d30:	6593      	str	r3, [r2, #88]	; 0x58
 8000d32:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HAL_SPI_MspInit+0x80>)
 8000d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3e:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_SPI_MspInit+0x80>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d42:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <HAL_SPI_MspInit+0x80>)
 8000d44:	f043 0304 	orr.w	r3, r3, #4
 8000d48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <HAL_SPI_MspInit+0x80>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d4e:	f003 0304 	and.w	r3, r3, #4
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000d56:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d68:	2306      	movs	r3, #6
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4619      	mov	r1, r3
 8000d72:	4805      	ldr	r0, [pc, #20]	; (8000d88 <HAL_SPI_MspInit+0x84>)
 8000d74:	f002 fcba 	bl	80036ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d78:	bf00      	nop
 8000d7a:	3728      	adds	r7, #40	; 0x28
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40003c00 	.word	0x40003c00
 8000d84:	40021000 	.word	0x40021000
 8000d88:	48000800 	.word	0x48000800

08000d8c <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000d90:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	4a04      	ldr	r2, [pc, #16]	; (8000da8 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000d96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d9a:	6093      	str	r3, [r2, #8]
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	40007000 	.word	0x40007000

08000dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db2:	4b0f      	ldr	r3, [pc, #60]	; (8000df0 <HAL_MspInit+0x44>)
 8000db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000db6:	4a0e      	ldr	r2, [pc, #56]	; (8000df0 <HAL_MspInit+0x44>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	6613      	str	r3, [r2, #96]	; 0x60
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <HAL_MspInit+0x44>)
 8000dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dca:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <HAL_MspInit+0x44>)
 8000dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dce:	4a08      	ldr	r2, [pc, #32]	; (8000df0 <HAL_MspInit+0x44>)
 8000dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd4:	6593      	str	r3, [r2, #88]	; 0x58
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <HAL_MspInit+0x44>)
 8000dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dde:	603b      	str	r3, [r7, #0]
 8000de0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000de2:	f7ff ffd3 	bl	8000d8c <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40021000 	.word	0x40021000

08000df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e06:	e7fe      	b.n	8000e06 <HardFault_Handler+0x4>

08000e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <MemManage_Handler+0x4>

08000e0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e12:	e7fe      	b.n	8000e12 <BusFault_Handler+0x4>

08000e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e18:	e7fe      	b.n	8000e18 <UsageFault_Handler+0x4>

08000e1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e48:	f000 fb86 	bl	8001558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	printf("SW\n");
 8000e54:	4803      	ldr	r0, [pc, #12]	; (8000e64 <EXTI2_IRQHandler+0x14>)
 8000e56:	f005 ff71 	bl	8006d3c <puts>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000e5a:	2004      	movs	r0, #4
 8000e5c:	f002 fdfa 	bl	8003a54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	08007598 	.word	0x08007598

08000e68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e6c:	4802      	ldr	r0, [pc, #8]	; (8000e78 <DMA1_Channel1_IRQHandler+0x10>)
 8000e6e:	f002 fb2b 	bl	80034c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000114 	.word	0x20000114

08000e7c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e80:	4802      	ldr	r0, [pc, #8]	; (8000e8c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000e82:	f004 fafd 	bl	8005480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	200002d0 	.word	0x200002d0

08000e90 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8000e94:	f7ff fc2c 	bl	80006f0 <update_dc_bias_sweep>
//	printf("%lu\n", TIM1->CNT);
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e98:	4803      	ldr	r0, [pc, #12]	; (8000ea8 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8000e9a:	f004 faf1 	bl	8005480 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8000e9e:	4803      	ldr	r0, [pc, #12]	; (8000eac <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8000ea0:	f004 faee 	bl	8005480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200002d0 	.word	0x200002d0
 8000eac:	20000284 	.word	0x20000284

08000eb0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	HAL_GPIO_TogglePin(LED_TEST_GPIO_Port, LED_TEST_Pin);
 8000eb4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <TIM2_IRQHandler+0x18>)
 8000eba:	f002 fdb1 	bl	8003a20 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ebe:	4803      	ldr	r0, [pc, #12]	; (8000ecc <TIM2_IRQHandler+0x1c>)
 8000ec0:	f004 fade 	bl	8005480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	48000800 	.word	0x48000800
 8000ecc:	2000031c 	.word	0x2000031c

08000ed0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	e00a      	b.n	8000ef8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ee2:	f3af 8000 	nop.w
 8000ee6:	4601      	mov	r1, r0
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	1c5a      	adds	r2, r3, #1
 8000eec:	60ba      	str	r2, [r7, #8]
 8000eee:	b2ca      	uxtb	r2, r1
 8000ef0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	dbf0      	blt.n	8000ee2 <_read+0x12>
	}

return len;
 8000f00:	687b      	ldr	r3, [r7, #4]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_close>:
	}
	return len;
}

int _close(int file)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b083      	sub	sp, #12
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
	return -1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f32:	605a      	str	r2, [r3, #4]
	return 0;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <_isatty>:

int _isatty(int file)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b083      	sub	sp, #12
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
	return 1;
 8000f4a:	2301      	movs	r3, #1
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
	return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f7c:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <_sbrk+0x50>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d102      	bne.n	8000f8a <_sbrk+0x16>
		heap_end = &end;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <_sbrk+0x50>)
 8000f86:	4a10      	ldr	r2, [pc, #64]	; (8000fc8 <_sbrk+0x54>)
 8000f88:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <_sbrk+0x50>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <_sbrk+0x50>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4413      	add	r3, r2
 8000f98:	466a      	mov	r2, sp
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d907      	bls.n	8000fae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000f9e:	f005 fe3f 	bl	8006c20 <__errno>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	230c      	movs	r3, #12
 8000fa6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000fa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fac:	e006      	b.n	8000fbc <_sbrk+0x48>
	}

	heap_end += incr;
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <_sbrk+0x50>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a03      	ldr	r2, [pc, #12]	; (8000fc4 <_sbrk+0x50>)
 8000fb8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000fba:	68fb      	ldr	r3, [r7, #12]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	2000009c 	.word	0x2000009c
 8000fc8:	20000370 	.word	0x20000370

08000fcc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <SystemInit+0x28>)
 8000fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fd6:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <SystemInit+0x28>)
 8000fd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fe0:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <SystemInit+0x28>)
 8000fe2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fe6:	609a      	str	r2, [r3, #8]
#endif
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b09a      	sub	sp, #104	; 0x68
 8000ffc:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ffe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001002:	2224      	movs	r2, #36	; 0x24
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f005 fe34 	bl	8006c74 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800100c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	2234      	movs	r2, #52	; 0x34
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f005 fe28 	bl	8006c74 <memset>

  htim1.Instance = TIM1;
 8001024:	4b2a      	ldr	r3, [pc, #168]	; (80010d0 <MX_TIM1_Init+0xd8>)
 8001026:	4a2b      	ldr	r2, [pc, #172]	; (80010d4 <MX_TIM1_Init+0xdc>)
 8001028:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800102a:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <MX_TIM1_Init+0xd8>)
 800102c:	2200      	movs	r2, #0
 800102e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <MX_TIM1_Init+0xd8>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8001036:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <MX_TIM1_Init+0xd8>)
 8001038:	22ff      	movs	r2, #255	; 0xff
 800103a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800103c:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <MX_TIM1_Init+0xd8>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001042:	4b23      	ldr	r3, [pc, #140]	; (80010d0 <MX_TIM1_Init+0xd8>)
 8001044:	2200      	movs	r2, #0
 8001046:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001048:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <MX_TIM1_Init+0xd8>)
 800104a:	2200      	movs	r2, #0
 800104c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800104e:	2303      	movs	r3, #3
 8001050:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001052:	2300      	movs	r3, #0
 8001054:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001056:	2301      	movs	r3, #1
 8001058:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001062:	2300      	movs	r3, #0
 8001064:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001066:	2301      	movs	r3, #1
 8001068:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001072:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001076:	4619      	mov	r1, r3
 8001078:	4815      	ldr	r0, [pc, #84]	; (80010d0 <MX_TIM1_Init+0xd8>)
 800107a:	f004 f95b 	bl	8005334 <HAL_TIM_Encoder_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001084:	f7ff fdc3 	bl	8000c0e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800108c:	2300      	movs	r3, #0
 800108e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001090:	2300      	movs	r3, #0
 8001092:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001094:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001098:	4619      	mov	r1, r3
 800109a:	480d      	ldr	r0, [pc, #52]	; (80010d0 <MX_TIM1_Init+0xd8>)
 800109c:	f004 fed4 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 80010a6:	f7ff fdb2 	bl	8000c0e <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010aa:	2300      	movs	r3, #0
 80010ac:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010ae:	2300      	movs	r3, #0
 80010b0:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	4619      	mov	r1, r3
 80010b6:	4806      	ldr	r0, [pc, #24]	; (80010d0 <MX_TIM1_Init+0xd8>)
 80010b8:	f004 ff5c 	bl	8005f74 <HAL_TIMEx_ConfigBreakDeadTime>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80010c2:	f7ff fda4 	bl	8000c0e <Error_Handler>
  }

}
 80010c6:	bf00      	nop
 80010c8:	3768      	adds	r7, #104	; 0x68
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200002d0 	.word	0x200002d0
 80010d4:	40012c00 	.word	0x40012c00

080010d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08c      	sub	sp, #48	; 0x30
 80010dc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010de:	f107 0320 	add.w	r3, r7, #32
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	463b      	mov	r3, r7
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001106:	4b28      	ldr	r3, [pc, #160]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001108:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800110c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 800110e:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001110:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001114:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001116:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 800111c:	4b22      	ldr	r3, [pc, #136]	; (80011a8 <MX_TIM2_Init+0xd0>)
 800111e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001122:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001124:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001126:	2200      	movs	r2, #0
 8001128:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112a:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <MX_TIM2_Init+0xd0>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001130:	481d      	ldr	r0, [pc, #116]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001132:	f004 f844 	bl	80051be <HAL_TIM_Base_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800113c:	f7ff fd67 	bl	8000c0e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001140:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001144:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	4619      	mov	r1, r3
 800114c:	4816      	ldr	r0, [pc, #88]	; (80011a8 <MX_TIM2_Init+0xd0>)
 800114e:	f004 fb17 	bl	8005780 <HAL_TIM_ConfigClockSource>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001158:	f7ff fd59 	bl	8000c0e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800115c:	2305      	movs	r3, #5
 800115e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001160:	2350      	movs	r3, #80	; 0x50
 8001162:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	4619      	mov	r1, r3
 8001172:	480d      	ldr	r0, [pc, #52]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001174:	f004 fbf4 	bl	8005960 <HAL_TIM_SlaveConfigSynchro>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 800117e:	f7ff fd46 	bl	8000c0e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001182:	2300      	movs	r3, #0
 8001184:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800118a:	463b      	mov	r3, r7
 800118c:	4619      	mov	r1, r3
 800118e:	4806      	ldr	r0, [pc, #24]	; (80011a8 <MX_TIM2_Init+0xd0>)
 8001190:	f004 fe5a 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 800119a:	f7ff fd38 	bl	8000c0e <Error_Handler>
  }

}
 800119e:	bf00      	nop
 80011a0:	3730      	adds	r7, #48	; 0x30
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	2000031c 	.word	0x2000031c

080011ac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b094      	sub	sp, #80	; 0x50
 80011b0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011cc:	463b      	mov	r3, r7
 80011ce:	2234      	movs	r2, #52	; 0x34
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f005 fd4e 	bl	8006c74 <memset>

  htim8.Instance = TIM8;
 80011d8:	4b26      	ldr	r3, [pc, #152]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011da:	4a27      	ldr	r2, [pc, #156]	; (8001278 <MX_TIM8_Init+0xcc>)
 80011dc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80011de:	4b25      	ldr	r3, [pc, #148]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e4:	4b23      	ldr	r3, [pc, #140]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 80011ea:	4b22      	ldr	r3, [pc, #136]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80011f6:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fc:	4b1d      	ldr	r3, [pc, #116]	; (8001274 <MX_TIM8_Init+0xc8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001202:	481c      	ldr	r0, [pc, #112]	; (8001274 <MX_TIM8_Init+0xc8>)
 8001204:	f003 ffdb 	bl	80051be <HAL_TIM_Base_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 800120e:	f7ff fcfe 	bl	8000c0e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001216:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001218:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800121c:	4619      	mov	r1, r3
 800121e:	4815      	ldr	r0, [pc, #84]	; (8001274 <MX_TIM8_Init+0xc8>)
 8001220:	f004 faae 	bl	8005780 <HAL_TIM_ConfigClockSource>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800122a:	f7ff fcf0 	bl	8000c0e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800122e:	2320      	movs	r3, #32
 8001230:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001232:	2300      	movs	r3, #0
 8001234:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001236:	2300      	movs	r3, #0
 8001238:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800123a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800123e:	4619      	mov	r1, r3
 8001240:	480c      	ldr	r0, [pc, #48]	; (8001274 <MX_TIM8_Init+0xc8>)
 8001242:	f004 fe01 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800124c:	f7ff fcdf 	bl	8000c0e <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001254:	2300      	movs	r3, #0
 8001256:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001258:	463b      	mov	r3, r7
 800125a:	4619      	mov	r1, r3
 800125c:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_TIM8_Init+0xc8>)
 800125e:	f004 fe89 	bl	8005f74 <HAL_TIMEx_ConfigBreakDeadTime>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8001268:	f7ff fcd1 	bl	8000c0e <Error_Handler>
  }

}
 800126c:	bf00      	nop
 800126e:	3750      	adds	r7, #80	; 0x50
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000238 	.word	0x20000238
 8001278:	40013400 	.word	0x40013400

0800127c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_TIM17_Init+0x44>)
 8001282:	4a10      	ldr	r2, [pc, #64]	; (80012c4 <MX_TIM17_Init+0x48>)
 8001284:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 2047;
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_TIM17_Init+0x44>)
 8001288:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800128c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <MX_TIM17_Init+0x44>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <MX_TIM17_Init+0x44>)
 8001296:	2240      	movs	r2, #64	; 0x40
 8001298:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <MX_TIM17_Init+0x44>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80012a0:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <MX_TIM17_Init+0x44>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <MX_TIM17_Init+0x44>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <MX_TIM17_Init+0x44>)
 80012ae:	f003 ff86 	bl	80051be <HAL_TIM_Base_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80012b8:	f7ff fca9 	bl	8000c0e <Error_Handler>
  }

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000284 	.word	0x20000284
 80012c4:	40014800 	.word	0x40014800

080012c8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08a      	sub	sp, #40	; 0x28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a1f      	ldr	r2, [pc, #124]	; (8001364 <HAL_TIM_Encoder_MspInit+0x9c>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d137      	bne.n	800135a <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012ea:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <HAL_TIM_Encoder_MspInit+0xa0>)
 80012ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ee:	4a1e      	ldr	r2, [pc, #120]	; (8001368 <HAL_TIM_Encoder_MspInit+0xa0>)
 80012f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012f4:	6613      	str	r3, [r2, #96]	; 0x60
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_TIM_Encoder_MspInit+0xa0>)
 80012f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	4a18      	ldr	r2, [pc, #96]	; (8001368 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130e:	4b16      	ldr	r3, [pc, #88]	; (8001368 <HAL_TIM_Encoder_MspInit+0xa0>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	f003 0304 	and.w	r3, r3, #4
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800131a:	2303      	movs	r3, #3
 800131c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800132a:	2302      	movs	r3, #2
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	4619      	mov	r1, r3
 8001334:	480d      	ldr	r0, [pc, #52]	; (800136c <HAL_TIM_Encoder_MspInit+0xa4>)
 8001336:	f002 f9d9 	bl	80036ec <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	2019      	movs	r0, #25
 8001340:	f001 fd65 	bl	8002e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001344:	2019      	movs	r0, #25
 8001346:	f001 fd7c 	bl	8002e42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 800134a:	2200      	movs	r2, #0
 800134c:	2101      	movs	r1, #1
 800134e:	201a      	movs	r0, #26
 8001350:	f001 fd5d 	bl	8002e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001354:	201a      	movs	r0, #26
 8001356:	f001 fd74 	bl	8002e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800135a:	bf00      	nop
 800135c:	3728      	adds	r7, #40	; 0x28
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40012c00 	.word	0x40012c00
 8001368:	40021000 	.word	0x40021000
 800136c:	48000800 	.word	0x48000800

08001370 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08c      	sub	sp, #48	; 0x30
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001390:	d131      	bne.n	80013f6 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001392:	4b30      	ldr	r3, [pc, #192]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001396:	4a2f      	ldr	r2, [pc, #188]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6593      	str	r3, [r2, #88]	; 0x58
 800139e:	4b2d      	ldr	r3, [pc, #180]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	61bb      	str	r3, [r7, #24]
 80013a8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	4b2a      	ldr	r3, [pc, #168]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	4a29      	ldr	r2, [pc, #164]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b6:	4b27      	ldr	r3, [pc, #156]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013c2:	2301      	movs	r3, #1
 80013c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013d2:	2301      	movs	r3, #1
 80013d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 031c 	add.w	r3, r7, #28
 80013da:	4619      	mov	r1, r3
 80013dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e0:	f002 f984 	bl	80036ec <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2101      	movs	r1, #1
 80013e8:	201c      	movs	r0, #28
 80013ea:	f001 fd10 	bl	8002e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013ee:	201c      	movs	r0, #28
 80013f0:	f001 fd27 	bl	8002e42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80013f4:	e02a      	b.n	800144c <HAL_TIM_Base_MspInit+0xdc>
  else if(tim_baseHandle->Instance==TIM8)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a17      	ldr	r2, [pc, #92]	; (8001458 <HAL_TIM_Base_MspInit+0xe8>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d10c      	bne.n	800141a <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001400:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 8001402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001404:	4a13      	ldr	r2, [pc, #76]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 8001406:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800140a:	6613      	str	r3, [r2, #96]	; 0x60
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 800140e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001410:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001414:	613b      	str	r3, [r7, #16]
 8001416:	693b      	ldr	r3, [r7, #16]
}
 8001418:	e018      	b.n	800144c <HAL_TIM_Base_MspInit+0xdc>
  else if(tim_baseHandle->Instance==TIM17)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a0f      	ldr	r2, [pc, #60]	; (800145c <HAL_TIM_Base_MspInit+0xec>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d113      	bne.n	800144c <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001424:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 8001426:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001428:	4a0a      	ldr	r2, [pc, #40]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 800142a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800142e:	6613      	str	r3, [r2, #96]	; 0x60
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <HAL_TIM_Base_MspInit+0xe4>)
 8001432:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001434:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 800143c:	2200      	movs	r2, #0
 800143e:	2101      	movs	r1, #1
 8001440:	201a      	movs	r0, #26
 8001442:	f001 fce4 	bl	8002e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001446:	201a      	movs	r0, #26
 8001448:	f001 fcfb 	bl	8002e42 <HAL_NVIC_EnableIRQ>
}
 800144c:	bf00      	nop
 800144e:	3730      	adds	r7, #48	; 0x30
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000
 8001458:	40013400 	.word	0x40013400
 800145c:	40014800 	.word	0x40014800

08001460 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001460:	480d      	ldr	r0, [pc, #52]	; (8001498 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001462:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001464:	480d      	ldr	r0, [pc, #52]	; (800149c <LoopForever+0x6>)
  ldr r1, =_edata
 8001466:	490e      	ldr	r1, [pc, #56]	; (80014a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <LoopForever+0xe>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800147c:	4c0b      	ldr	r4, [pc, #44]	; (80014ac <LoopForever+0x16>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800148a:	f7ff fd9f 	bl	8000fcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800148e:	f005 fbcd 	bl	8006c2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001492:	f7ff faad 	bl	80009f0 <main>

08001496 <LoopForever>:

LoopForever:
    b LoopForever
 8001496:	e7fe      	b.n	8001496 <LoopForever>
  ldr   r0, =_estack
 8001498:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800149c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80014a4:	08007858 	.word	0x08007858
  ldr r2, =_sbss
 80014a8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80014ac:	20000370 	.word	0x20000370

080014b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC1_2_IRQHandler>

080014b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014b8:	2300      	movs	r3, #0
 80014ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f001 fc9b 	bl	8002df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014c2:	2000      	movs	r0, #0
 80014c4:	f000 f80e 	bl	80014e4 <HAL_InitTick>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d002      	beq.n	80014d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	71fb      	strb	r3, [r7, #7]
 80014d2:	e001      	b.n	80014d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014d4:	f7ff fc6a 	bl	8000dac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014d8:	79fb      	ldrb	r3, [r7, #7]

}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80014f0:	4b16      	ldr	r3, [pc, #88]	; (800154c <HAL_InitTick+0x68>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d022      	beq.n	800153e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <HAL_InitTick+0x6c>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	4b13      	ldr	r3, [pc, #76]	; (800154c <HAL_InitTick+0x68>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001504:	fbb1 f3f3 	udiv	r3, r1, r3
 8001508:	fbb2 f3f3 	udiv	r3, r2, r3
 800150c:	4618      	mov	r0, r3
 800150e:	f001 fca6 	bl	8002e5e <HAL_SYSTICK_Config>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d10f      	bne.n	8001538 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b0f      	cmp	r3, #15
 800151c:	d809      	bhi.n	8001532 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800151e:	2200      	movs	r2, #0
 8001520:	6879      	ldr	r1, [r7, #4]
 8001522:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001526:	f001 fc72 	bl	8002e0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800152a:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <HAL_InitTick+0x70>)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6013      	str	r3, [r2, #0]
 8001530:	e007      	b.n	8001542 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	73fb      	strb	r3, [r7, #15]
 8001536:	e004      	b.n	8001542 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
 800153c:	e001      	b.n	8001542 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001542:	7bfb      	ldrb	r3, [r7, #15]
}
 8001544:	4618      	mov	r0, r3
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000000c 	.word	0x2000000c
 8001550:	20000004 	.word	0x20000004
 8001554:	20000008 	.word	0x20000008

08001558 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800155c:	4b05      	ldr	r3, [pc, #20]	; (8001574 <HAL_IncTick+0x1c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <HAL_IncTick+0x20>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4413      	add	r3, r2
 8001566:	4a03      	ldr	r2, [pc, #12]	; (8001574 <HAL_IncTick+0x1c>)
 8001568:	6013      	str	r3, [r2, #0]
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	20000368 	.word	0x20000368
 8001578:	2000000c 	.word	0x2000000c

0800157c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return uwTick;
 8001580:	4b03      	ldr	r3, [pc, #12]	; (8001590 <HAL_GetTick+0x14>)
 8001582:	681b      	ldr	r3, [r3, #0]
}
 8001584:	4618      	mov	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	20000368 	.word	0x20000368

08001594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800159c:	f7ff ffee 	bl	800157c <HAL_GetTick>
 80015a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015ac:	d004      	beq.n	80015b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ae:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <HAL_Delay+0x40>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	4413      	add	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015b8:	bf00      	nop
 80015ba:	f7ff ffdf 	bl	800157c <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	68fa      	ldr	r2, [r7, #12]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d8f7      	bhi.n	80015ba <HAL_Delay+0x26>
  {
  }
}
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	2000000c 	.word	0x2000000c

080015d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	431a      	orrs	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	609a      	str	r2, [r3, #8]
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	609a      	str	r2, [r3, #8]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001634:	4618      	mov	r0, r3
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001640:	b490      	push	{r4, r7}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	3360      	adds	r3, #96	; 0x60
 8001652:	461a      	mov	r2, r3
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800165c:	6822      	ldr	r2, [r4, #0]
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <LL_ADC_SetOffset+0x40>)
 8001660:	4013      	ands	r3, r2
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	430a      	orrs	r2, r1
 800166c:	4313      	orrs	r3, r2
 800166e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001672:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001674:	bf00      	nop
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bc90      	pop	{r4, r7}
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	03fff000 	.word	0x03fff000

08001684 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001684:	b490      	push	{r4, r7}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	3360      	adds	r3, #96	; 0x60
 8001692:	461a      	mov	r2, r3
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800169c:	6823      	ldr	r3, [r4, #0]
 800169e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc90      	pop	{r4, r7}
 80016aa:	4770      	bx	lr

080016ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80016ac:	b490      	push	{r4, r7}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	3360      	adds	r3, #96	; 0x60
 80016bc:	461a      	mov	r2, r3
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80016c6:	6823      	ldr	r3, [r4, #0]
 80016c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc90      	pop	{r4, r7}
 80016da:	4770      	bx	lr

080016dc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80016dc:	b490      	push	{r4, r7}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	3360      	adds	r3, #96	; 0x60
 80016ec:	461a      	mov	r2, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80016f6:	6823      	ldr	r3, [r4, #0]
 80016f8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4313      	orrs	r3, r2
 8001700:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001702:	bf00      	nop
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bc90      	pop	{r4, r7}
 800170a:	4770      	bx	lr

0800170c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800170c:	b490      	push	{r4, r7}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	3360      	adds	r3, #96	; 0x60
 800171c:	461a      	mov	r2, r3
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001726:	6823      	ldr	r3, [r4, #0]
 8001728:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4313      	orrs	r3, r2
 8001730:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001732:	bf00      	nop
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bc90      	pop	{r4, r7}
 800173a:	4770      	bx	lr

0800173c <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	431a      	orrs	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	615a      	str	r2, [r3, #20]
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001762:	b490      	push	{r4, r7}
 8001764:	b084      	sub	sp, #16
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	3330      	adds	r3, #48	; 0x30
 8001772:	461a      	mov	r2, r3
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	0a1b      	lsrs	r3, r3, #8
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	f003 030c 	and.w	r3, r3, #12
 800177e:	4413      	add	r3, r2
 8001780:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001782:	6822      	ldr	r2, [r4, #0]
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	f003 031f 	and.w	r3, r3, #31
 800178a:	211f      	movs	r1, #31
 800178c:	fa01 f303 	lsl.w	r3, r1, r3
 8001790:	43db      	mvns	r3, r3
 8001792:	401a      	ands	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	0e9b      	lsrs	r3, r3, #26
 8001798:	f003 011f 	and.w	r1, r3, #31
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	f003 031f 	and.w	r3, r3, #31
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	4313      	orrs	r3, r2
 80017a8:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017aa:	bf00      	nop
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc90      	pop	{r4, r7}
 80017b2:	4770      	bx	lr

080017b4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017b4:	b490      	push	{r4, r7}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	3314      	adds	r3, #20
 80017c4:	461a      	mov	r2, r3
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	0e5b      	lsrs	r3, r3, #25
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	4413      	add	r3, r2
 80017d2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80017d4:	6822      	ldr	r2, [r4, #0]
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	0d1b      	lsrs	r3, r3, #20
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	2107      	movs	r1, #7
 80017e0:	fa01 f303 	lsl.w	r3, r1, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	401a      	ands	r2, r3
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	0d1b      	lsrs	r3, r3, #20
 80017ec:	f003 031f 	and.w	r3, r3, #31
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	fa01 f303 	lsl.w	r3, r1, r3
 80017f6:	4313      	orrs	r3, r2
 80017f8:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80017fa:	bf00      	nop
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc90      	pop	{r4, r7}
 8001802:	4770      	bx	lr

08001804 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800181c:	43db      	mvns	r3, r3
 800181e:	401a      	ands	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f003 0318 	and.w	r3, r3, #24
 8001826:	4908      	ldr	r1, [pc, #32]	; (8001848 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001828:	40d9      	lsrs	r1, r3
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	400b      	ands	r3, r1
 800182e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001832:	431a      	orrs	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800183a:	bf00      	nop
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	0007ffff 	.word	0x0007ffff

0800184c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800185c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	6093      	str	r3, [r2, #8]
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001880:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001884:	d101      	bne.n	800188a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80018a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018ac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80018d4:	d101      	bne.n	80018da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d101      	bne.n	8001900 <LL_ADC_IsEnabled+0x18>
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <LL_ADC_IsEnabled+0x1a>
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 0304 	and.w	r3, r3, #4
 800191e:	2b04      	cmp	r3, #4
 8001920:	d101      	bne.n	8001926 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	2b08      	cmp	r3, #8
 8001946:	d101      	bne.n	800194c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
	...

0800195c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b089      	sub	sp, #36	; 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001964:	2300      	movs	r3, #0
 8001966:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e1ad      	b.n	8001cd2 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001980:	2b00      	cmp	r3, #0
 8001982:	d109      	bne.n	8001998 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7fe fcbf 	bl	8000308 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff67 	bl	8001870 <LL_ADC_IsDeepPowerDownEnabled>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d004      	beq.n	80019b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff4d 	bl	800184c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ff82 	bl	80018c0 <LL_ADC_IsInternalRegulatorEnabled>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d113      	bne.n	80019ea <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ff66 	bl	8001898 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80019cc:	4b9e      	ldr	r3, [pc, #632]	; (8001c48 <HAL_ADC_Init+0x2ec>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	099b      	lsrs	r3, r3, #6
 80019d2:	4a9e      	ldr	r2, [pc, #632]	; (8001c4c <HAL_ADC_Init+0x2f0>)
 80019d4:	fba2 2303 	umull	r2, r3, r2, r3
 80019d8:	099b      	lsrs	r3, r3, #6
 80019da:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019dc:	e002      	b.n	80019e4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1f9      	bne.n	80019de <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff ff66 	bl	80018c0 <LL_ADC_IsInternalRegulatorEnabled>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10d      	bne.n	8001a16 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019fe:	f043 0210 	orr.w	r2, r3, #16
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a0a:	f043 0201 	orr.w	r2, r3, #1
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff ff77 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001a20:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a26:	f003 0310 	and.w	r3, r3, #16
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f040 8148 	bne.w	8001cc0 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f040 8144 	bne.w	8001cc0 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001a40:	f043 0202 	orr.w	r2, r3, #2
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ff4b 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d141      	bne.n	8001adc <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a60:	d004      	beq.n	8001a6c <HAL_ADC_Init+0x110>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a7a      	ldr	r2, [pc, #488]	; (8001c50 <HAL_ADC_Init+0x2f4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d10f      	bne.n	8001a8c <HAL_ADC_Init+0x130>
 8001a6c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001a70:	f7ff ff3a 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a74:	4604      	mov	r4, r0
 8001a76:	4876      	ldr	r0, [pc, #472]	; (8001c50 <HAL_ADC_Init+0x2f4>)
 8001a78:	f7ff ff36 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4323      	orrs	r3, r4
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	bf0c      	ite	eq
 8001a84:	2301      	moveq	r3, #1
 8001a86:	2300      	movne	r3, #0
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	e012      	b.n	8001ab2 <HAL_ADC_Init+0x156>
 8001a8c:	4871      	ldr	r0, [pc, #452]	; (8001c54 <HAL_ADC_Init+0x2f8>)
 8001a8e:	f7ff ff2b 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a92:	4604      	mov	r4, r0
 8001a94:	4870      	ldr	r0, [pc, #448]	; (8001c58 <HAL_ADC_Init+0x2fc>)
 8001a96:	f7ff ff27 	bl	80018e8 <LL_ADC_IsEnabled>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	431c      	orrs	r4, r3
 8001a9e:	486f      	ldr	r0, [pc, #444]	; (8001c5c <HAL_ADC_Init+0x300>)
 8001aa0:	f7ff ff22 	bl	80018e8 <LL_ADC_IsEnabled>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4323      	orrs	r3, r4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	bf0c      	ite	eq
 8001aac:	2301      	moveq	r3, #1
 8001aae:	2300      	movne	r3, #0
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d012      	beq.n	8001adc <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001abe:	d004      	beq.n	8001aca <HAL_ADC_Init+0x16e>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a62      	ldr	r2, [pc, #392]	; (8001c50 <HAL_ADC_Init+0x2f4>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d101      	bne.n	8001ace <HAL_ADC_Init+0x172>
 8001aca:	4a65      	ldr	r2, [pc, #404]	; (8001c60 <HAL_ADC_Init+0x304>)
 8001acc:	e000      	b.n	8001ad0 <HAL_ADC_Init+0x174>
 8001ace:	4a65      	ldr	r2, [pc, #404]	; (8001c64 <HAL_ADC_Init+0x308>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	f7ff fd7e 	bl	80015d8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	7f5b      	ldrb	r3, [r3, #29]
 8001ae0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ae6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001aec:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001af2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001afa:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001afc:	4313      	orrs	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d106      	bne.n	8001b18 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	045b      	lsls	r3, r3, #17
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d009      	beq.n	8001b34 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b24:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	4b4b      	ldr	r3, [pc, #300]	; (8001c68 <HAL_ADC_Init+0x30c>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	69b9      	ldr	r1, [r7, #24]
 8001b44:	430b      	orrs	r3, r1
 8001b46:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fed3 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001b68:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff fee0 	bl	8001934 <LL_ADC_INJ_IsConversionOngoing>
 8001b74:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d17f      	bne.n	8001c7c <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d17c      	bne.n	8001c7c <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b86:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b8e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b90:	4313      	orrs	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b9e:	f023 0302 	bic.w	r3, r3, #2
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	69b9      	ldr	r1, [r7, #24]
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d017      	beq.n	8001be4 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	691a      	ldr	r2, [r3, #16]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001bc2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001bcc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001bd0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6911      	ldr	r1, [r2, #16]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	430b      	orrs	r3, r1
 8001bde:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001be2:	e013      	b.n	8001c0c <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	691a      	ldr	r2, [r3, #16]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bf2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001c04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c08:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d12a      	bne.n	8001c6c <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001c20:	f023 0304 	bic.w	r3, r3, #4
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c2c:	4311      	orrs	r1, r2
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001c32:	4311      	orrs	r1, r2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f042 0201 	orr.w	r2, r2, #1
 8001c44:	611a      	str	r2, [r3, #16]
 8001c46:	e019      	b.n	8001c7c <HAL_ADC_Init+0x320>
 8001c48:	20000004 	.word	0x20000004
 8001c4c:	053e2d63 	.word	0x053e2d63
 8001c50:	50000100 	.word	0x50000100
 8001c54:	50000400 	.word	0x50000400
 8001c58:	50000500 	.word	0x50000500
 8001c5c:	50000600 	.word	0x50000600
 8001c60:	50000300 	.word	0x50000300
 8001c64:	50000700 	.word	0x50000700
 8001c68:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	691a      	ldr	r2, [r3, #16]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0201 	bic.w	r2, r2, #1
 8001c7a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	695b      	ldr	r3, [r3, #20]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d10c      	bne.n	8001c9e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f023 010f 	bic.w	r1, r3, #15
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a1b      	ldr	r3, [r3, #32]
 8001c92:	1e5a      	subs	r2, r3, #1
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	631a      	str	r2, [r3, #48]	; 0x30
 8001c9c:	e007      	b.n	8001cae <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f022 020f 	bic.w	r2, r2, #15
 8001cac:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb2:	f023 0303 	bic.w	r3, r3, #3
 8001cb6:	f043 0201 	orr.w	r2, r3, #1
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	65da      	str	r2, [r3, #92]	; 0x5c
 8001cbe:	e007      	b.n	8001cd0 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc4:	f043 0210 	orr.w	r2, r3, #16
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001cd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3724      	adds	r7, #36	; 0x24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd90      	pop	{r4, r7, pc}
 8001cda:	bf00      	nop

08001cdc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b0a6      	sub	sp, #152	; 0x98
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d101      	bne.n	8001cfe <HAL_ADC_ConfigChannel+0x22>
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	e38e      	b.n	800241c <HAL_ADC_ConfigChannel+0x740>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2201      	movs	r2, #1
 8001d02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fdff 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f040 836f 	bne.w	80023f6 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	6859      	ldr	r1, [r3, #4]
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	f7ff fd1c 	bl	8001762 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fded 	bl	800190e <LL_ADC_REG_IsConversionOngoing>
 8001d34:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fdf9 	bl	8001934 <LL_ADC_INJ_IsConversionOngoing>
 8001d42:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f040 817b 	bne.w	8002046 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f040 8176 	bne.w	8002046 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001d62:	d10f      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	4619      	mov	r1, r3
 8001d70:	f7ff fd20 	bl	80017b4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fcdd 	bl	800173c <LL_ADC_SetSamplingTimeCommonConfig>
 8001d82:	e00e      	b.n	8001da2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6818      	ldr	r0, [r3, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	6819      	ldr	r1, [r3, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	461a      	mov	r2, r3
 8001d92:	f7ff fd0f 	bl	80017b4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fccd 	bl	800173c <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	695a      	ldr	r2, [r3, #20]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	08db      	lsrs	r3, r3, #3
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	2b04      	cmp	r3, #4
 8001dc2:	d022      	beq.n	8001e0a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6818      	ldr	r0, [r3, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	6919      	ldr	r1, [r3, #16]
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dd4:	f7ff fc34 	bl	8001640 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6818      	ldr	r0, [r3, #0]
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	6919      	ldr	r1, [r3, #16]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	461a      	mov	r2, r3
 8001de6:	f7ff fc79 	bl	80016dc <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6818      	ldr	r0, [r3, #0]
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	6919      	ldr	r1, [r3, #16]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	7f1b      	ldrb	r3, [r3, #28]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d102      	bne.n	8001e00 <HAL_ADC_ConfigChannel+0x124>
 8001dfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001dfe:	e000      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x126>
 8001e00:	2300      	movs	r3, #0
 8001e02:	461a      	mov	r2, r3
 8001e04:	f7ff fc82 	bl	800170c <LL_ADC_SetOffsetSaturation>
 8001e08:	e11d      	b.n	8002046 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff fc37 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001e16:	4603      	mov	r3, r0
 8001e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d10a      	bne.n	8001e36 <HAL_ADC_ConfigChannel+0x15a>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2100      	movs	r1, #0
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fc2c 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	0e9b      	lsrs	r3, r3, #26
 8001e30:	f003 021f 	and.w	r2, r3, #31
 8001e34:	e012      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x180>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff fc21 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001e42:	4603      	mov	r3, r0
 8001e44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e48:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e4c:	fa93 f3a3 	rbit	r3, r3
 8001e50:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e52:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d105      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x198>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	0e9b      	lsrs	r3, r3, #26
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	e00a      	b.n	8001e8a <HAL_ADC_ConfigChannel+0x1ae>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e7c:	fa93 f3a3 	rbit	r3, r3
 8001e80:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8001e82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e84:	fab3 f383 	clz	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d106      	bne.n	8001e9c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2200      	movs	r2, #0
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fc08 	bl	80016ac <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff fbee 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10a      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x1ec>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fbe3 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	0e9b      	lsrs	r3, r3, #26
 8001ec2:	f003 021f 	and.w	r2, r3, #31
 8001ec6:	e010      	b.n	8001eea <HAL_ADC_ConfigChannel+0x20e>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2101      	movs	r1, #1
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fbd8 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001eda:	fa93 f3a3 	rbit	r3, r3
 8001ede:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001ee0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ee2:	fab3 f383 	clz	r3, r3
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	461a      	mov	r2, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d105      	bne.n	8001f02 <HAL_ADC_ConfigChannel+0x226>
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	0e9b      	lsrs	r3, r3, #26
 8001efc:	f003 031f 	and.w	r3, r3, #31
 8001f00:	e00a      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x23c>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f0a:	fa93 f3a3 	rbit	r3, r3
 8001f0e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001f10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001f12:	fab3 f383 	clz	r3, r3
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d106      	bne.n	8001f2a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2200      	movs	r2, #0
 8001f22:	2101      	movs	r1, #1
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fbc1 	bl	80016ac <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2102      	movs	r1, #2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fba7 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001f36:	4603      	mov	r3, r0
 8001f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10a      	bne.n	8001f56 <HAL_ADC_ConfigChannel+0x27a>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2102      	movs	r1, #2
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fb9c 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	0e9b      	lsrs	r3, r3, #26
 8001f50:	f003 021f 	and.w	r2, r3, #31
 8001f54:	e010      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x29c>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2102      	movs	r1, #2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fb91 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f68:	fa93 f3a3 	rbit	r3, r3
 8001f6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8001f6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f70:	fab3 f383 	clz	r3, r3
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	461a      	mov	r2, r3
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d105      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x2b4>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	0e9b      	lsrs	r3, r3, #26
 8001f8a:	f003 031f 	and.w	r3, r3, #31
 8001f8e:	e00a      	b.n	8001fa6 <HAL_ADC_ConfigChannel+0x2ca>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001f98:	fa93 f3a3 	rbit	r3, r3
 8001f9c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001f9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fa0:	fab3 f383 	clz	r3, r3
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d106      	bne.n	8001fb8 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2102      	movs	r1, #2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fb7a 	bl	80016ac <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2103      	movs	r1, #3
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fb60 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10a      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x308>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2103      	movs	r1, #3
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fb55 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	0e9b      	lsrs	r3, r3, #26
 8001fde:	f003 021f 	and.w	r2, r3, #31
 8001fe2:	e010      	b.n	8002006 <HAL_ADC_ConfigChannel+0x32a>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2103      	movs	r1, #3
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fb4a 	bl	8001684 <LL_ADC_GetOffsetChannel>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ff6:	fa93 f3a3 	rbit	r3, r3
 8001ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001ffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ffe:	fab3 f383 	clz	r3, r3
 8002002:	b2db      	uxtb	r3, r3
 8002004:	461a      	mov	r2, r3
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800200e:	2b00      	cmp	r3, #0
 8002010:	d105      	bne.n	800201e <HAL_ADC_ConfigChannel+0x342>
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	0e9b      	lsrs	r3, r3, #26
 8002018:	f003 031f 	and.w	r3, r3, #31
 800201c:	e00a      	b.n	8002034 <HAL_ADC_ConfigChannel+0x358>
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002024:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002026:	fa93 f3a3 	rbit	r3, r3
 800202a:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800202c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	429a      	cmp	r2, r3
 8002036:	d106      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2200      	movs	r2, #0
 800203e:	2103      	movs	r1, #3
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fb33 	bl	80016ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fc4c 	bl	80018e8 <LL_ADC_IsEnabled>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	f040 810c 	bne.w	8002270 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	6819      	ldr	r1, [r3, #0]
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	461a      	mov	r2, r3
 8002066:	f7ff fbcd 	bl	8001804 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	4aaf      	ldr	r2, [pc, #700]	; (800232c <HAL_ADC_ConfigChannel+0x650>)
 8002070:	4293      	cmp	r3, r2
 8002072:	f040 80fd 	bne.w	8002270 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10b      	bne.n	800209e <HAL_ADC_ConfigChannel+0x3c2>
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	0e9b      	lsrs	r3, r3, #26
 800208c:	3301      	adds	r3, #1
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	2b09      	cmp	r3, #9
 8002094:	bf94      	ite	ls
 8002096:	2301      	movls	r3, #1
 8002098:	2300      	movhi	r3, #0
 800209a:	b2db      	uxtb	r3, r3
 800209c:	e012      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x3e8>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020a6:	fa93 f3a3 	rbit	r3, r3
 80020aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80020ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020ae:	fab3 f383 	clz	r3, r3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	3301      	adds	r3, #1
 80020b6:	f003 031f 	and.w	r3, r3, #31
 80020ba:	2b09      	cmp	r3, #9
 80020bc:	bf94      	ite	ls
 80020be:	2301      	movls	r3, #1
 80020c0:	2300      	movhi	r3, #0
 80020c2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d064      	beq.n	8002192 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d107      	bne.n	80020e4 <HAL_ADC_ConfigChannel+0x408>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	0e9b      	lsrs	r3, r3, #26
 80020da:	3301      	adds	r3, #1
 80020dc:	069b      	lsls	r3, r3, #26
 80020de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020e2:	e00e      	b.n	8002102 <HAL_ADC_ConfigChannel+0x426>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ec:	fa93 f3a3 	rbit	r3, r3
 80020f0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80020f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3301      	adds	r3, #1
 80020fc:	069b      	lsls	r3, r3, #26
 80020fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800210a:	2b00      	cmp	r3, #0
 800210c:	d109      	bne.n	8002122 <HAL_ADC_ConfigChannel+0x446>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	0e9b      	lsrs	r3, r3, #26
 8002114:	3301      	adds	r3, #1
 8002116:	f003 031f 	and.w	r3, r3, #31
 800211a:	2101      	movs	r1, #1
 800211c:	fa01 f303 	lsl.w	r3, r1, r3
 8002120:	e010      	b.n	8002144 <HAL_ADC_ConfigChannel+0x468>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800212a:	fa93 f3a3 	rbit	r3, r3
 800212e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	b2db      	uxtb	r3, r3
 8002138:	3301      	adds	r3, #1
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	2101      	movs	r1, #1
 8002140:	fa01 f303 	lsl.w	r3, r1, r3
 8002144:	ea42 0103 	orr.w	r1, r2, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10a      	bne.n	800216a <HAL_ADC_ConfigChannel+0x48e>
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	0e9b      	lsrs	r3, r3, #26
 800215a:	3301      	adds	r3, #1
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	4613      	mov	r3, r2
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	4413      	add	r3, r2
 8002166:	051b      	lsls	r3, r3, #20
 8002168:	e011      	b.n	800218e <HAL_ADC_ConfigChannel+0x4b2>
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	fab3 f383 	clz	r3, r3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	3301      	adds	r3, #1
 8002182:	f003 021f 	and.w	r2, r3, #31
 8002186:	4613      	mov	r3, r2
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	4413      	add	r3, r2
 800218c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800218e:	430b      	orrs	r3, r1
 8002190:	e069      	b.n	8002266 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219a:	2b00      	cmp	r3, #0
 800219c:	d107      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x4d2>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	0e9b      	lsrs	r3, r3, #26
 80021a4:	3301      	adds	r3, #1
 80021a6:	069b      	lsls	r3, r3, #26
 80021a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021ac:	e00e      	b.n	80021cc <HAL_ADC_ConfigChannel+0x4f0>
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	61fb      	str	r3, [r7, #28]
  return result;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	fab3 f383 	clz	r3, r3
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	3301      	adds	r3, #1
 80021c6:	069b      	lsls	r3, r3, #26
 80021c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d109      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x510>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	0e9b      	lsrs	r3, r3, #26
 80021de:	3301      	adds	r3, #1
 80021e0:	f003 031f 	and.w	r3, r3, #31
 80021e4:	2101      	movs	r1, #1
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	e010      	b.n	800220e <HAL_ADC_ConfigChannel+0x532>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	617b      	str	r3, [r7, #20]
  return result;
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	fab3 f383 	clz	r3, r3
 8002200:	b2db      	uxtb	r3, r3
 8002202:	3301      	adds	r3, #1
 8002204:	f003 031f 	and.w	r3, r3, #31
 8002208:	2101      	movs	r1, #1
 800220a:	fa01 f303 	lsl.w	r3, r1, r3
 800220e:	ea42 0103 	orr.w	r1, r2, r3
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10d      	bne.n	800223a <HAL_ADC_ConfigChannel+0x55e>
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	0e9b      	lsrs	r3, r3, #26
 8002224:	3301      	adds	r3, #1
 8002226:	f003 021f 	and.w	r2, r3, #31
 800222a:	4613      	mov	r3, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	4413      	add	r3, r2
 8002230:	3b1e      	subs	r3, #30
 8002232:	051b      	lsls	r3, r3, #20
 8002234:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002238:	e014      	b.n	8002264 <HAL_ADC_ConfigChannel+0x588>
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	fa93 f3a3 	rbit	r3, r3
 8002246:	60fb      	str	r3, [r7, #12]
  return result;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	3301      	adds	r3, #1
 8002252:	f003 021f 	and.w	r2, r3, #31
 8002256:	4613      	mov	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	3b1e      	subs	r3, #30
 800225e:	051b      	lsls	r3, r3, #20
 8002260:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002264:	430b      	orrs	r3, r1
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	6892      	ldr	r2, [r2, #8]
 800226a:	4619      	mov	r1, r3
 800226c:	f7ff faa2 	bl	80017b4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b2e      	ldr	r3, [pc, #184]	; (8002330 <HAL_ADC_ConfigChannel+0x654>)
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 80c9 	beq.w	8002410 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002286:	d004      	beq.n	8002292 <HAL_ADC_ConfigChannel+0x5b6>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a29      	ldr	r2, [pc, #164]	; (8002334 <HAL_ADC_ConfigChannel+0x658>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x5ba>
 8002292:	4b29      	ldr	r3, [pc, #164]	; (8002338 <HAL_ADC_ConfigChannel+0x65c>)
 8002294:	e000      	b.n	8002298 <HAL_ADC_ConfigChannel+0x5bc>
 8002296:	4b29      	ldr	r3, [pc, #164]	; (800233c <HAL_ADC_ConfigChannel+0x660>)
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff f9c3 	bl	8001624 <LL_ADC_GetCommonPathInternalCh>
 800229e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a26      	ldr	r2, [pc, #152]	; (8002340 <HAL_ADC_ConfigChannel+0x664>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d004      	beq.n	80022b6 <HAL_ADC_ConfigChannel+0x5da>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a24      	ldr	r2, [pc, #144]	; (8002344 <HAL_ADC_ConfigChannel+0x668>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d14e      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d148      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022ca:	d005      	beq.n	80022d8 <HAL_ADC_ConfigChannel+0x5fc>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a1d      	ldr	r2, [pc, #116]	; (8002348 <HAL_ADC_ConfigChannel+0x66c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	f040 8099 	bne.w	800240a <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022e0:	d004      	beq.n	80022ec <HAL_ADC_ConfigChannel+0x610>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a13      	ldr	r2, [pc, #76]	; (8002334 <HAL_ADC_ConfigChannel+0x658>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x614>
 80022ec:	4a12      	ldr	r2, [pc, #72]	; (8002338 <HAL_ADC_ConfigChannel+0x65c>)
 80022ee:	e000      	b.n	80022f2 <HAL_ADC_ConfigChannel+0x616>
 80022f0:	4a12      	ldr	r2, [pc, #72]	; (800233c <HAL_ADC_ConfigChannel+0x660>)
 80022f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022f6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f7ff f97e 	bl	80015fe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002302:	4b12      	ldr	r3, [pc, #72]	; (800234c <HAL_ADC_ConfigChannel+0x670>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	099b      	lsrs	r3, r3, #6
 8002308:	4a11      	ldr	r2, [pc, #68]	; (8002350 <HAL_ADC_ConfigChannel+0x674>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	099a      	lsrs	r2, r3, #6
 8002310:	4613      	mov	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800231a:	e002      	b.n	8002322 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	3b01      	subs	r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1f9      	bne.n	800231c <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002328:	e06f      	b.n	800240a <HAL_ADC_ConfigChannel+0x72e>
 800232a:	bf00      	nop
 800232c:	407f0000 	.word	0x407f0000
 8002330:	80080000 	.word	0x80080000
 8002334:	50000100 	.word	0x50000100
 8002338:	50000300 	.word	0x50000300
 800233c:	50000700 	.word	0x50000700
 8002340:	c3210000 	.word	0xc3210000
 8002344:	90c00010 	.word	0x90c00010
 8002348:	50000600 	.word	0x50000600
 800234c:	20000004 	.word	0x20000004
 8002350:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a32      	ldr	r2, [pc, #200]	; (8002424 <HAL_ADC_ConfigChannel+0x748>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d125      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x6ce>
 800235e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002362:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d11f      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a2e      	ldr	r2, [pc, #184]	; (8002428 <HAL_ADC_ConfigChannel+0x74c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d104      	bne.n	800237e <HAL_ADC_ConfigChannel+0x6a2>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a2c      	ldr	r2, [pc, #176]	; (800242c <HAL_ADC_ConfigChannel+0x750>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d047      	beq.n	800240e <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002386:	d004      	beq.n	8002392 <HAL_ADC_ConfigChannel+0x6b6>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a26      	ldr	r2, [pc, #152]	; (8002428 <HAL_ADC_ConfigChannel+0x74c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x6ba>
 8002392:	4a27      	ldr	r2, [pc, #156]	; (8002430 <HAL_ADC_ConfigChannel+0x754>)
 8002394:	e000      	b.n	8002398 <HAL_ADC_ConfigChannel+0x6bc>
 8002396:	4a27      	ldr	r2, [pc, #156]	; (8002434 <HAL_ADC_ConfigChannel+0x758>)
 8002398:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800239c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023a0:	4619      	mov	r1, r3
 80023a2:	4610      	mov	r0, r2
 80023a4:	f7ff f92b 	bl	80015fe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023a8:	e031      	b.n	800240e <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a22      	ldr	r2, [pc, #136]	; (8002438 <HAL_ADC_ConfigChannel+0x75c>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d12d      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80023b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d127      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a18      	ldr	r2, [pc, #96]	; (8002428 <HAL_ADC_ConfigChannel+0x74c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d022      	beq.n	8002410 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023d2:	d004      	beq.n	80023de <HAL_ADC_ConfigChannel+0x702>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a13      	ldr	r2, [pc, #76]	; (8002428 <HAL_ADC_ConfigChannel+0x74c>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d101      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x706>
 80023de:	4a14      	ldr	r2, [pc, #80]	; (8002430 <HAL_ADC_ConfigChannel+0x754>)
 80023e0:	e000      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x708>
 80023e2:	4a14      	ldr	r2, [pc, #80]	; (8002434 <HAL_ADC_ConfigChannel+0x758>)
 80023e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023ec:	4619      	mov	r1, r3
 80023ee:	4610      	mov	r0, r2
 80023f0:	f7ff f905 	bl	80015fe <LL_ADC_SetCommonPathInternalCh>
 80023f4:	e00c      	b.n	8002410 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fa:	f043 0220 	orr.w	r2, r3, #32
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002408:	e002      	b.n	8002410 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800240a:	bf00      	nop
 800240c:	e000      	b.n	8002410 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800240e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002418:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800241c:	4618      	mov	r0, r3
 800241e:	3798      	adds	r7, #152	; 0x98
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	c7520000 	.word	0xc7520000
 8002428:	50000100 	.word	0x50000100
 800242c:	50000500 	.word	0x50000500
 8002430:	50000300 	.word	0x50000300
 8002434:	50000700 	.word	0x50000700
 8002438:	cb840000 	.word	0xcb840000

0800243c <LL_ADC_IsEnabled>:
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <LL_ADC_IsEnabled+0x18>
 8002450:	2301      	movs	r3, #1
 8002452:	e000      	b.n	8002456 <LL_ADC_IsEnabled+0x1a>
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <LL_ADC_REG_IsConversionOngoing>:
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	2b04      	cmp	r3, #4
 8002474:	d101      	bne.n	800247a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002488:	b590      	push	{r4, r7, lr}
 800248a:	b0a1      	sub	sp, #132	; 0x84
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024a2:	2302      	movs	r3, #2
 80024a4:	e0e3      	b.n	800266e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024b6:	d102      	bne.n	80024be <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80024b8:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	e009      	b.n	80024d2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a6e      	ldr	r2, [pc, #440]	; (800267c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d102      	bne.n	80024ce <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80024c8:	4b6d      	ldr	r3, [pc, #436]	; (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80024ca:	60bb      	str	r3, [r7, #8]
 80024cc:	e001      	b.n	80024d2 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10b      	bne.n	80024f0 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024dc:	f043 0220 	orr.w	r2, r3, #32
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e0be      	b.n	800266e <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff ffb5 	bl	8002462 <LL_ADC_REG_IsConversionOngoing>
 80024f8:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff ffaf 	bl	8002462 <LL_ADC_REG_IsConversionOngoing>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	f040 80a0 	bne.w	800264c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800250c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800250e:	2b00      	cmp	r3, #0
 8002510:	f040 809c 	bne.w	800264c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800251c:	d004      	beq.n	8002528 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a55      	ldr	r2, [pc, #340]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d101      	bne.n	800252c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8002528:	4b56      	ldr	r3, [pc, #344]	; (8002684 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800252a:	e000      	b.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800252c:	4b56      	ldr	r3, [pc, #344]	; (8002688 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800252e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d04b      	beq.n	80025d0 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002538:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6859      	ldr	r1, [r3, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800254a:	035b      	lsls	r3, r3, #13
 800254c:	430b      	orrs	r3, r1
 800254e:	431a      	orrs	r2, r3
 8002550:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002552:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800255c:	d004      	beq.n	8002568 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a45      	ldr	r2, [pc, #276]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d10f      	bne.n	8002588 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8002568:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800256c:	f7ff ff66 	bl	800243c <LL_ADC_IsEnabled>
 8002570:	4604      	mov	r4, r0
 8002572:	4841      	ldr	r0, [pc, #260]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8002574:	f7ff ff62 	bl	800243c <LL_ADC_IsEnabled>
 8002578:	4603      	mov	r3, r0
 800257a:	4323      	orrs	r3, r4
 800257c:	2b00      	cmp	r3, #0
 800257e:	bf0c      	ite	eq
 8002580:	2301      	moveq	r3, #1
 8002582:	2300      	movne	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	e012      	b.n	80025ae <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002588:	483c      	ldr	r0, [pc, #240]	; (800267c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800258a:	f7ff ff57 	bl	800243c <LL_ADC_IsEnabled>
 800258e:	4604      	mov	r4, r0
 8002590:	483b      	ldr	r0, [pc, #236]	; (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002592:	f7ff ff53 	bl	800243c <LL_ADC_IsEnabled>
 8002596:	4603      	mov	r3, r0
 8002598:	431c      	orrs	r4, r3
 800259a:	483c      	ldr	r0, [pc, #240]	; (800268c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800259c:	f7ff ff4e 	bl	800243c <LL_ADC_IsEnabled>
 80025a0:	4603      	mov	r3, r0
 80025a2:	4323      	orrs	r3, r4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	bf0c      	ite	eq
 80025a8:	2301      	moveq	r3, #1
 80025aa:	2300      	movne	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d056      	beq.n	8002660 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80025ba:	f023 030f 	bic.w	r3, r3, #15
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	6811      	ldr	r1, [r2, #0]
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	6892      	ldr	r2, [r2, #8]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	431a      	orrs	r2, r3
 80025ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025cc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80025ce:	e047      	b.n	8002660 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80025d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025da:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025e4:	d004      	beq.n	80025f0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a23      	ldr	r2, [pc, #140]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d10f      	bne.n	8002610 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80025f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80025f4:	f7ff ff22 	bl	800243c <LL_ADC_IsEnabled>
 80025f8:	4604      	mov	r4, r0
 80025fa:	481f      	ldr	r0, [pc, #124]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80025fc:	f7ff ff1e 	bl	800243c <LL_ADC_IsEnabled>
 8002600:	4603      	mov	r3, r0
 8002602:	4323      	orrs	r3, r4
 8002604:	2b00      	cmp	r3, #0
 8002606:	bf0c      	ite	eq
 8002608:	2301      	moveq	r3, #1
 800260a:	2300      	movne	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e012      	b.n	8002636 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8002610:	481a      	ldr	r0, [pc, #104]	; (800267c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8002612:	f7ff ff13 	bl	800243c <LL_ADC_IsEnabled>
 8002616:	4604      	mov	r4, r0
 8002618:	4819      	ldr	r0, [pc, #100]	; (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800261a:	f7ff ff0f 	bl	800243c <LL_ADC_IsEnabled>
 800261e:	4603      	mov	r3, r0
 8002620:	431c      	orrs	r4, r3
 8002622:	481a      	ldr	r0, [pc, #104]	; (800268c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002624:	f7ff ff0a 	bl	800243c <LL_ADC_IsEnabled>
 8002628:	4603      	mov	r3, r0
 800262a:	4323      	orrs	r3, r4
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf0c      	ite	eq
 8002630:	2301      	moveq	r3, #1
 8002632:	2300      	movne	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d012      	beq.n	8002660 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800263a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002642:	f023 030f 	bic.w	r3, r3, #15
 8002646:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002648:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800264a:	e009      	b.n	8002660 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002650:	f043 0220 	orr.w	r2, r3, #32
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800265e:	e000      	b.n	8002662 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002660:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800266a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800266e:	4618      	mov	r0, r3
 8002670:	3784      	adds	r7, #132	; 0x84
 8002672:	46bd      	mov	sp, r7
 8002674:	bd90      	pop	{r4, r7, pc}
 8002676:	bf00      	nop
 8002678:	50000100 	.word	0x50000100
 800267c:	50000400 	.word	0x50000400
 8002680:	50000500 	.word	0x50000500
 8002684:	50000300 	.word	0x50000300
 8002688:	50000700 	.word	0x50000700
 800268c:	50000600 	.word	0x50000600

08002690 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002698:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <LL_EXTI_EnableIT_0_31+0x20>)
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4904      	ldr	r1, [pc, #16]	; (80026b0 <LL_EXTI_EnableIT_0_31+0x20>)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	600b      	str	r3, [r1, #0]
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	40010400 	.word	0x40010400

080026b4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80026bc:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <LL_EXTI_EnableIT_32_63+0x20>)
 80026be:	6a1a      	ldr	r2, [r3, #32]
 80026c0:	4904      	ldr	r1, [pc, #16]	; (80026d4 <LL_EXTI_EnableIT_32_63+0x20>)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	620b      	str	r3, [r1, #32]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	40010400 	.word	0x40010400

080026d8 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <LL_EXTI_DisableIT_0_31+0x24>)
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	43db      	mvns	r3, r3
 80026e8:	4904      	ldr	r1, [pc, #16]	; (80026fc <LL_EXTI_DisableIT_0_31+0x24>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	600b      	str	r3, [r1, #0]
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40010400 	.word	0x40010400

08002700 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002708:	4b06      	ldr	r3, [pc, #24]	; (8002724 <LL_EXTI_DisableIT_32_63+0x24>)
 800270a:	6a1a      	ldr	r2, [r3, #32]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	43db      	mvns	r3, r3
 8002710:	4904      	ldr	r1, [pc, #16]	; (8002724 <LL_EXTI_DisableIT_32_63+0x24>)
 8002712:	4013      	ands	r3, r2
 8002714:	620b      	str	r3, [r1, #32]
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40010400 	.word	0x40010400

08002728 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	4904      	ldr	r1, [pc, #16]	; (8002748 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4313      	orrs	r3, r2
 800273a:	604b      	str	r3, [r1, #4]

}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	40010400 	.word	0x40010400

0800274c <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002754:	4b05      	ldr	r3, [pc, #20]	; (800276c <LL_EXTI_EnableEvent_32_63+0x20>)
 8002756:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002758:	4904      	ldr	r1, [pc, #16]	; (800276c <LL_EXTI_EnableEvent_32_63+0x20>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4313      	orrs	r3, r2
 800275e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	40010400 	.word	0x40010400

08002770 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <LL_EXTI_DisableEvent_0_31+0x24>)
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	43db      	mvns	r3, r3
 8002780:	4904      	ldr	r1, [pc, #16]	; (8002794 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002782:	4013      	ands	r3, r2
 8002784:	604b      	str	r3, [r1, #4]
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40010400 	.word	0x40010400

08002798 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <LL_EXTI_DisableEvent_32_63+0x24>)
 80027a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	43db      	mvns	r3, r3
 80027a8:	4904      	ldr	r1, [pc, #16]	; (80027bc <LL_EXTI_DisableEvent_32_63+0x24>)
 80027aa:	4013      	ands	r3, r2
 80027ac:	624b      	str	r3, [r1, #36]	; 0x24
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40010400 	.word	0x40010400

080027c0 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80027c8:	4b05      	ldr	r3, [pc, #20]	; (80027e0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	4904      	ldr	r1, [pc, #16]	; (80027e0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	608b      	str	r3, [r1, #8]

}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	40010400 	.word	0x40010400

080027e4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80027ec:	4b05      	ldr	r3, [pc, #20]	; (8002804 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80027ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027f0:	4904      	ldr	r1, [pc, #16]	; (8002804 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	628b      	str	r3, [r1, #40]	; 0x28
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	40010400 	.word	0x40010400

08002808 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	43db      	mvns	r3, r3
 8002818:	4904      	ldr	r1, [pc, #16]	; (800282c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800281a:	4013      	ands	r3, r2
 800281c:	608b      	str	r3, [r1, #8]

}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	40010400 	.word	0x40010400

08002830 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800283a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	43db      	mvns	r3, r3
 8002840:	4904      	ldr	r1, [pc, #16]	; (8002854 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002842:	4013      	ands	r3, r2
 8002844:	628b      	str	r3, [r1, #40]	; 0x28
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40010400 	.word	0x40010400

08002858 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002860:	4b05      	ldr	r3, [pc, #20]	; (8002878 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002862:	68da      	ldr	r2, [r3, #12]
 8002864:	4904      	ldr	r1, [pc, #16]	; (8002878 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4313      	orrs	r3, r2
 800286a:	60cb      	str	r3, [r1, #12]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	40010400 	.word	0x40010400

0800287c <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002884:	4b05      	ldr	r3, [pc, #20]	; (800289c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8002886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002888:	4904      	ldr	r1, [pc, #16]	; (800289c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4313      	orrs	r3, r2
 800288e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	40010400 	.word	0x40010400

080028a0 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	43db      	mvns	r3, r3
 80028b0:	4904      	ldr	r1, [pc, #16]	; (80028c4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80028b2:	4013      	ands	r3, r2
 80028b4:	60cb      	str	r3, [r1, #12]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40010400 	.word	0x40010400

080028c8 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80028d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	43db      	mvns	r3, r3
 80028d8:	4904      	ldr	r1, [pc, #16]	; (80028ec <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80028da:	4013      	ands	r3, r2
 80028dc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40010400 	.word	0x40010400

080028f0 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80028f8:	4a04      	ldr	r2, [pc, #16]	; (800290c <LL_EXTI_ClearFlag_0_31+0x1c>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6153      	str	r3, [r2, #20]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	40010400 	.word	0x40010400

08002910 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8002918:	4a04      	ldr	r2, [pc, #16]	; (800292c <LL_EXTI_ClearFlag_32_63+0x1c>)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6353      	str	r3, [r2, #52]	; 0x34
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40010400 	.word	0x40010400

08002930 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800293c:	2300      	movs	r3, #0
 800293e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d102      	bne.n	800294c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	77fb      	strb	r3, [r7, #31]
 800294a:	e180      	b.n	8002c4e <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002956:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800295a:	d102      	bne.n	8002962 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	77fb      	strb	r3, [r7, #31]
 8002960:	e175      	b.n	8002c4e <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	7f5b      	ldrb	r3, [r3, #29]
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	d108      	bne.n	800297e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7fd fd59 	bl	8000430 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002988:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 80029a4:	4313      	orrs	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4b98      	ldr	r3, [pc, #608]	; (8002c10 <HAL_COMP_Init+0x2e0>)
 80029b0:	4013      	ands	r3, r2
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	6979      	ldr	r1, [r7, #20]
 80029b8:	430b      	orrs	r3, r1
 80029ba:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d015      	beq.n	80029f6 <HAL_COMP_Init+0xc6>
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d112      	bne.n	80029f6 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80029d0:	4b90      	ldr	r3, [pc, #576]	; (8002c14 <HAL_COMP_Init+0x2e4>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	099b      	lsrs	r3, r3, #6
 80029d6:	4a90      	ldr	r2, [pc, #576]	; (8002c18 <HAL_COMP_Init+0x2e8>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	099a      	lsrs	r2, r3, #6
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80029e8:	e002      	b.n	80029f0 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	3b01      	subs	r3, #1
 80029ee:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f9      	bne.n	80029ea <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a88      	ldr	r2, [pc, #544]	; (8002c1c <HAL_COMP_Init+0x2ec>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d028      	beq.n	8002a52 <HAL_COMP_Init+0x122>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a86      	ldr	r2, [pc, #536]	; (8002c20 <HAL_COMP_Init+0x2f0>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d020      	beq.n	8002a4c <HAL_COMP_Init+0x11c>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a85      	ldr	r2, [pc, #532]	; (8002c24 <HAL_COMP_Init+0x2f4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d018      	beq.n	8002a46 <HAL_COMP_Init+0x116>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a83      	ldr	r2, [pc, #524]	; (8002c28 <HAL_COMP_Init+0x2f8>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d010      	beq.n	8002a40 <HAL_COMP_Init+0x110>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a82      	ldr	r2, [pc, #520]	; (8002c2c <HAL_COMP_Init+0x2fc>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d008      	beq.n	8002a3a <HAL_COMP_Init+0x10a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a80      	ldr	r2, [pc, #512]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d101      	bne.n	8002a36 <HAL_COMP_Init+0x106>
 8002a32:	2301      	movs	r3, #1
 8002a34:	e00f      	b.n	8002a56 <HAL_COMP_Init+0x126>
 8002a36:	2302      	movs	r3, #2
 8002a38:	e00d      	b.n	8002a56 <HAL_COMP_Init+0x126>
 8002a3a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002a3e:	e00a      	b.n	8002a56 <HAL_COMP_Init+0x126>
 8002a40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a44:	e007      	b.n	8002a56 <HAL_COMP_Init+0x126>
 8002a46:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002a4a:	e004      	b.n	8002a56 <HAL_COMP_Init+0x126>
 8002a4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a50:	e001      	b.n	8002a56 <HAL_COMP_Init+0x126>
 8002a52:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a56:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0303 	and.w	r3, r3, #3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80b6 	beq.w	8002bd2 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d011      	beq.n	8002a96 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a6e      	ldr	r2, [pc, #440]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d004      	beq.n	8002a86 <HAL_COMP_Init+0x156>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a6c      	ldr	r2, [pc, #432]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d103      	bne.n	8002a8e <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8002a86:	6938      	ldr	r0, [r7, #16]
 8002a88:	f7ff feac 	bl	80027e4 <LL_EXTI_EnableRisingTrig_32_63>
 8002a8c:	e014      	b.n	8002ab8 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8002a8e:	6938      	ldr	r0, [r7, #16]
 8002a90:	f7ff fe96 	bl	80027c0 <LL_EXTI_EnableRisingTrig_0_31>
 8002a94:	e010      	b.n	8002ab8 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a65      	ldr	r2, [pc, #404]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d004      	beq.n	8002aaa <HAL_COMP_Init+0x17a>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a63      	ldr	r2, [pc, #396]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d103      	bne.n	8002ab2 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8002aaa:	6938      	ldr	r0, [r7, #16]
 8002aac:	f7ff fec0 	bl	8002830 <LL_EXTI_DisableRisingTrig_32_63>
 8002ab0:	e002      	b.n	8002ab8 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8002ab2:	6938      	ldr	r0, [r7, #16]
 8002ab4:	f7ff fea8 	bl	8002808 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	f003 0320 	and.w	r3, r3, #32
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d011      	beq.n	8002ae8 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a59      	ldr	r2, [pc, #356]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d004      	beq.n	8002ad8 <HAL_COMP_Init+0x1a8>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a58      	ldr	r2, [pc, #352]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d103      	bne.n	8002ae0 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8002ad8:	6938      	ldr	r0, [r7, #16]
 8002ada:	f7ff fecf 	bl	800287c <LL_EXTI_EnableFallingTrig_32_63>
 8002ade:	e014      	b.n	8002b0a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8002ae0:	6938      	ldr	r0, [r7, #16]
 8002ae2:	f7ff feb9 	bl	8002858 <LL_EXTI_EnableFallingTrig_0_31>
 8002ae6:	e010      	b.n	8002b0a <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a50      	ldr	r2, [pc, #320]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d004      	beq.n	8002afc <HAL_COMP_Init+0x1cc>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a4f      	ldr	r2, [pc, #316]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d103      	bne.n	8002b04 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8002afc:	6938      	ldr	r0, [r7, #16]
 8002afe:	f7ff fee3 	bl	80028c8 <LL_EXTI_DisableFallingTrig_32_63>
 8002b02:	e002      	b.n	8002b0a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8002b04:	6938      	ldr	r0, [r7, #16]
 8002b06:	f7ff fecb 	bl	80028a0 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a48      	ldr	r2, [pc, #288]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d004      	beq.n	8002b1e <HAL_COMP_Init+0x1ee>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a46      	ldr	r2, [pc, #280]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d103      	bne.n	8002b26 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8002b1e:	6938      	ldr	r0, [r7, #16]
 8002b20:	f7ff fef6 	bl	8002910 <LL_EXTI_ClearFlag_32_63>
 8002b24:	e002      	b.n	8002b2c <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8002b26:	6938      	ldr	r0, [r7, #16]
 8002b28:	f7ff fee2 	bl	80028f0 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d011      	beq.n	8002b5c <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a3c      	ldr	r2, [pc, #240]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_COMP_Init+0x21c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a3b      	ldr	r2, [pc, #236]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d103      	bne.n	8002b54 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8002b4c:	6938      	ldr	r0, [r7, #16]
 8002b4e:	f7ff fdfd 	bl	800274c <LL_EXTI_EnableEvent_32_63>
 8002b52:	e014      	b.n	8002b7e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8002b54:	6938      	ldr	r0, [r7, #16]
 8002b56:	f7ff fde7 	bl	8002728 <LL_EXTI_EnableEvent_0_31>
 8002b5a:	e010      	b.n	8002b7e <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a33      	ldr	r2, [pc, #204]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d004      	beq.n	8002b70 <HAL_COMP_Init+0x240>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a32      	ldr	r2, [pc, #200]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d103      	bne.n	8002b78 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8002b70:	6938      	ldr	r0, [r7, #16]
 8002b72:	f7ff fe11 	bl	8002798 <LL_EXTI_DisableEvent_32_63>
 8002b76:	e002      	b.n	8002b7e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8002b78:	6938      	ldr	r0, [r7, #16]
 8002b7a:	f7ff fdf9 	bl	8002770 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d011      	beq.n	8002bae <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a28      	ldr	r2, [pc, #160]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d004      	beq.n	8002b9e <HAL_COMP_Init+0x26e>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a26      	ldr	r2, [pc, #152]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d103      	bne.n	8002ba6 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8002b9e:	6938      	ldr	r0, [r7, #16]
 8002ba0:	f7ff fd88 	bl	80026b4 <LL_EXTI_EnableIT_32_63>
 8002ba4:	e04b      	b.n	8002c3e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8002ba6:	6938      	ldr	r0, [r7, #16]
 8002ba8:	f7ff fd72 	bl	8002690 <LL_EXTI_EnableIT_0_31>
 8002bac:	e047      	b.n	8002c3e <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a1f      	ldr	r2, [pc, #124]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d004      	beq.n	8002bc2 <HAL_COMP_Init+0x292>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1d      	ldr	r2, [pc, #116]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d103      	bne.n	8002bca <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8002bc2:	6938      	ldr	r0, [r7, #16]
 8002bc4:	f7ff fd9c 	bl	8002700 <LL_EXTI_DisableIT_32_63>
 8002bc8:	e039      	b.n	8002c3e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8002bca:	6938      	ldr	r0, [r7, #16]
 8002bcc:	f7ff fd84 	bl	80026d8 <LL_EXTI_DisableIT_0_31>
 8002bd0:	e035      	b.n	8002c3e <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a16      	ldr	r2, [pc, #88]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d004      	beq.n	8002be6 <HAL_COMP_Init+0x2b6>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a14      	ldr	r2, [pc, #80]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d103      	bne.n	8002bee <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8002be6:	6938      	ldr	r0, [r7, #16]
 8002be8:	f7ff fdd6 	bl	8002798 <LL_EXTI_DisableEvent_32_63>
 8002bec:	e002      	b.n	8002bf4 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8002bee:	6938      	ldr	r0, [r7, #16]
 8002bf0:	f7ff fdbe 	bl	8002770 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a0d      	ldr	r2, [pc, #52]	; (8002c30 <HAL_COMP_Init+0x300>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d004      	beq.n	8002c08 <HAL_COMP_Init+0x2d8>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a0c      	ldr	r2, [pc, #48]	; (8002c34 <HAL_COMP_Init+0x304>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d117      	bne.n	8002c38 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8002c08:	6938      	ldr	r0, [r7, #16]
 8002c0a:	f7ff fd79 	bl	8002700 <LL_EXTI_DisableIT_32_63>
 8002c0e:	e016      	b.n	8002c3e <HAL_COMP_Init+0x30e>
 8002c10:	ff007e0f 	.word	0xff007e0f
 8002c14:	20000004 	.word	0x20000004
 8002c18:	053e2d63 	.word	0x053e2d63
 8002c1c:	40010200 	.word	0x40010200
 8002c20:	40010204 	.word	0x40010204
 8002c24:	40010208 	.word	0x40010208
 8002c28:	4001020c 	.word	0x4001020c
 8002c2c:	40010210 	.word	0x40010210
 8002c30:	40010214 	.word	0x40010214
 8002c34:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8002c38:	6938      	ldr	r0, [r7, #16]
 8002c3a:	f7ff fd4d 	bl	80026d8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	7f5b      	ldrb	r3, [r3, #29]
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8002c4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3720      	adds	r7, #32
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <__NVIC_SetPriorityGrouping>:
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c68:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c74:	4013      	ands	r3, r2
 8002c76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c8a:	4a04      	ldr	r2, [pc, #16]	; (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	60d3      	str	r3, [r2, #12]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <__NVIC_GetPriorityGrouping>:
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ca4:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	0a1b      	lsrs	r3, r3, #8
 8002caa:	f003 0307 	and.w	r3, r3, #7
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <__NVIC_EnableIRQ>:
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	db0b      	blt.n	8002ce6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f003 021f 	and.w	r2, r3, #31
 8002cd4:	4907      	ldr	r1, [pc, #28]	; (8002cf4 <__NVIC_EnableIRQ+0x38>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2001      	movs	r0, #1
 8002cde:	fa00 f202 	lsl.w	r2, r0, r2
 8002ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e100 	.word	0xe000e100

08002cf8 <__NVIC_SetPriority>:
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	6039      	str	r1, [r7, #0]
 8002d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	db0a      	blt.n	8002d22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	490c      	ldr	r1, [pc, #48]	; (8002d44 <__NVIC_SetPriority+0x4c>)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	0112      	lsls	r2, r2, #4
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d20:	e00a      	b.n	8002d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	4908      	ldr	r1, [pc, #32]	; (8002d48 <__NVIC_SetPriority+0x50>)
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	3b04      	subs	r3, #4
 8002d30:	0112      	lsls	r2, r2, #4
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	440b      	add	r3, r1
 8002d36:	761a      	strb	r2, [r3, #24]
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	e000e100 	.word	0xe000e100
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <NVIC_EncodePriority>:
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b089      	sub	sp, #36	; 0x24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	f1c3 0307 	rsb	r3, r3, #7
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	bf28      	it	cs
 8002d6a:	2304      	movcs	r3, #4
 8002d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	3304      	adds	r3, #4
 8002d72:	2b06      	cmp	r3, #6
 8002d74:	d902      	bls.n	8002d7c <NVIC_EncodePriority+0x30>
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3b03      	subs	r3, #3
 8002d7a:	e000      	b.n	8002d7e <NVIC_EncodePriority+0x32>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43da      	mvns	r2, r3
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	401a      	ands	r2, r3
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9e:	43d9      	mvns	r1, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da4:	4313      	orrs	r3, r2
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3724      	adds	r7, #36	; 0x24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
	...

08002db4 <SysTick_Config>:
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dc4:	d301      	bcc.n	8002dca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e00f      	b.n	8002dea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dca:	4a0a      	ldr	r2, [pc, #40]	; (8002df4 <SysTick_Config+0x40>)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dd2:	210f      	movs	r1, #15
 8002dd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002dd8:	f7ff ff8e 	bl	8002cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <SysTick_Config+0x40>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de2:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <SysTick_Config+0x40>)
 8002de4:	2207      	movs	r2, #7
 8002de6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	e000e010 	.word	0xe000e010

08002df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f7ff ff29 	bl	8002c58 <__NVIC_SetPriorityGrouping>
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	4603      	mov	r3, r0
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	607a      	str	r2, [r7, #4]
 8002e1a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e1c:	f7ff ff40 	bl	8002ca0 <__NVIC_GetPriorityGrouping>
 8002e20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	68b9      	ldr	r1, [r7, #8]
 8002e26:	6978      	ldr	r0, [r7, #20]
 8002e28:	f7ff ff90 	bl	8002d4c <NVIC_EncodePriority>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e32:	4611      	mov	r1, r2
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff ff5f 	bl	8002cf8 <__NVIC_SetPriority>
}
 8002e3a:	bf00      	nop
 8002e3c:	3718      	adds	r7, #24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b082      	sub	sp, #8
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	4603      	mov	r3, r0
 8002e4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff ff33 	bl	8002cbc <__NVIC_EnableIRQ>
}
 8002e56:	bf00      	nop
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b082      	sub	sp, #8
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7ff ffa4 	bl	8002db4 <SysTick_Config>
 8002e6c:	4603      	mov	r3, r0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e014      	b.n	8002eb2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	791b      	ldrb	r3, [r3, #4]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d105      	bne.n	8002e9e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7fd fb93 	bl	80005c4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b082      	sub	sp, #8
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
 8002ec2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	795b      	ldrb	r3, [r3, #5]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_DAC_Start+0x16>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e043      	b.n	8002f58 <HAL_DAC_Start+0x9e>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2202      	movs	r2, #2
 8002eda:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6819      	ldr	r1, [r3, #0]
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	f003 0310 	and.w	r3, r3, #16
 8002ee8:	2201      	movs	r2, #1
 8002eea:	409a      	lsls	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8002ef4:	2001      	movs	r0, #1
 8002ef6:	f7fe fb4d 	bl	8001594 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10f      	bne.n	8002f20 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d11d      	bne.n	8002f4a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f042 0201 	orr.w	r2, r2, #1
 8002f1c:	605a      	str	r2, [r3, #4]
 8002f1e:	e014      	b.n	8002f4a <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	f003 0310 	and.w	r3, r3, #16
 8002f30:	2102      	movs	r1, #2
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d107      	bne.n	8002f4a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0202 	orr.w	r2, r2, #2
 8002f48:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b087      	sub	sp, #28
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
 8002f6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d105      	bne.n	8002f90 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4413      	add	r3, r2
 8002f8a:	3308      	adds	r3, #8
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e004      	b.n	8002f9a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	3314      	adds	r3, #20
 8002f98:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	371c      	adds	r7, #28
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08a      	sub	sp, #40	; 0x28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	795b      	ldrb	r3, [r3, #5]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d101      	bne.n	8002fcc <HAL_DAC_ConfigChannel+0x1c>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e194      	b.n	80032f6 <HAL_DAC_ConfigChannel+0x346>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	d174      	bne.n	80030ca <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d137      	bne.n	8003056 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002fe6:	f7fe fac9 	bl	800157c <HAL_GetTick>
 8002fea:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002fec:	e011      	b.n	8003012 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002fee:	f7fe fac5 	bl	800157c <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d90a      	bls.n	8003012 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	f043 0208 	orr.w	r2, r3, #8
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2203      	movs	r2, #3
 800300c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e171      	b.n	80032f6 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003018:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1e6      	bne.n	8002fee <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8003020:	2001      	movs	r0, #1
 8003022:	f7fe fab7 	bl	8001594 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68ba      	ldr	r2, [r7, #8]
 800302c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800302e:	641a      	str	r2, [r3, #64]	; 0x40
 8003030:	e01e      	b.n	8003070 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003032:	f7fe faa3 	bl	800157c <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b01      	cmp	r3, #1
 800303e:	d90a      	bls.n	8003056 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	f043 0208 	orr.w	r2, r3, #8
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2203      	movs	r2, #3
 8003050:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e14f      	b.n	80032f6 <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800305c:	2b00      	cmp	r3, #0
 800305e:	dbe8      	blt.n	8003032 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003060:	2001      	movs	r0, #1
 8003062:	f7fe fa97 	bl	8001594 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800306e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f003 0310 	and.w	r3, r3, #16
 800307c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003080:	fa01 f303 	lsl.w	r3, r1, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	ea02 0103 	and.w	r1, r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	409a      	lsls	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f003 0310 	and.w	r3, r3, #16
 80030aa:	21ff      	movs	r1, #255	; 0xff
 80030ac:	fa01 f303 	lsl.w	r3, r1, r3
 80030b0:	43db      	mvns	r3, r3
 80030b2:	ea02 0103 	and.w	r1, r2, r3
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	409a      	lsls	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d11d      	bne.n	800310e <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	221f      	movs	r2, #31
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ea:	4013      	ands	r3, r2
 80030ec:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f003 0310 	and.w	r3, r3, #16
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003102:	4313      	orrs	r3, r2
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800310c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003114:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f003 0310 	and.w	r3, r3, #16
 800311c:	2207      	movs	r2, #7
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003126:	4013      	ands	r3, r2
 8003128:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	d002      	beq.n	800313c <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8003136:	2300      	movs	r3, #0
 8003138:	623b      	str	r3, [r7, #32]
 800313a:	e011      	b.n	8003160 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003148:	2301      	movs	r3, #1
 800314a:	623b      	str	r3, [r7, #32]
 800314c:	e008      	b.n	8003160 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d102      	bne.n	800315c <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003156:	2301      	movs	r3, #1
 8003158:	623b      	str	r3, [r7, #32]
 800315a:	e001      	b.n	8003160 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800315c:	2300      	movs	r3, #0
 800315e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	4313      	orrs	r3, r2
 800316a:	6a3a      	ldr	r2, [r7, #32]
 800316c:	4313      	orrs	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f003 0310 	and.w	r3, r3, #16
 8003176:	f44f 7280 	mov.w	r2, #256	; 0x100
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003182:	4013      	ands	r3, r2
 8003184:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	791b      	ldrb	r3, [r3, #4]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d102      	bne.n	8003194 <HAL_DAC_ConfigChannel+0x1e4>
 800318e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003192:	e000      	b.n	8003196 <HAL_DAC_ConfigChannel+0x1e6>
 8003194:	2300      	movs	r3, #0
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4313      	orrs	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f003 0310 	and.w	r3, r3, #16
 80031a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ae:	4013      	ands	r3, r2
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	795b      	ldrb	r3, [r3, #5]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d102      	bne.n	80031c0 <HAL_DAC_ConfigChannel+0x210>
 80031ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031be:	e000      	b.n	80031c2 <HAL_DAC_ConfigChannel+0x212>
 80031c0:	2300      	movs	r3, #0
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80031ce:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d114      	bne.n	8003202 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80031d8:	f001 f9ba 	bl	8004550 <HAL_RCC_GetHCLKFreq>
 80031dc:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	4a47      	ldr	r2, [pc, #284]	; (8003300 <HAL_DAC_ConfigChannel+0x350>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d904      	bls.n	80031f0 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80031e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031ec:	627b      	str	r3, [r7, #36]	; 0x24
 80031ee:	e00d      	b.n	800320c <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	4a44      	ldr	r2, [pc, #272]	; (8003304 <HAL_DAC_ConfigChannel+0x354>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d909      	bls.n	800320c <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003200:	e004      	b.n	800320c <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003208:	4313      	orrs	r3, r2
 800320a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f003 0310 	and.w	r3, r3, #16
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800321a:	4313      	orrs	r3, r2
 800321c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003224:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6819      	ldr	r1, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43da      	mvns	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	400a      	ands	r2, r1
 8003242:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43db      	mvns	r3, r3
 800325c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800325e:	4013      	ands	r3, r2
 8003260:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f003 0310 	and.w	r3, r3, #16
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003276:	4313      	orrs	r3, r2
 8003278:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003280:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6819      	ldr	r1, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	22c0      	movs	r2, #192	; 0xc0
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	43da      	mvns	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	400a      	ands	r2, r1
 800329c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	089b      	lsrs	r3, r3, #2
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	089b      	lsrs	r3, r3, #2
 80032b0:	021b      	lsls	r3, r3, #8
 80032b2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	f640 710f 	movw	r1, #3855	; 0xf0f
 80032cc:	fa01 f303 	lsl.w	r3, r1, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	ea02 0103 	and.w	r1, r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f003 0310 	and.w	r3, r3, #16
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	409a      	lsls	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2201      	movs	r2, #1
 80032ec:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3728      	adds	r7, #40	; 0x28
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	09896800 	.word	0x09896800
 8003304:	04c4b400 	.word	0x04c4b400

08003308 <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	795b      	ldrb	r3, [r3, #5]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d101      	bne.n	8003320 <HAL_DACEx_TriangleWaveGenerate+0x18>
 800331c:	2302      	movs	r3, #2
 800331e:	e024      	b.n	800336a <HAL_DACEx_TriangleWaveGenerate+0x62>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2202      	movs	r2, #2
 800332a:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL), (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 800333c:	fa01 f303 	lsl.w	r3, r1, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	ea02 0103 	and.w	r1, r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	409a      	lsls	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	430a      	orrs	r2, r1
 800335a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2201      	movs	r2, #1
 8003360:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
	...

08003378 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e08d      	b.n	80034a6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	4b47      	ldr	r3, [pc, #284]	; (80034b0 <HAL_DMA_Init+0x138>)
 8003392:	429a      	cmp	r2, r3
 8003394:	d80f      	bhi.n	80033b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	4b45      	ldr	r3, [pc, #276]	; (80034b4 <HAL_DMA_Init+0x13c>)
 800339e:	4413      	add	r3, r2
 80033a0:	4a45      	ldr	r2, [pc, #276]	; (80034b8 <HAL_DMA_Init+0x140>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	009a      	lsls	r2, r3, #2
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a42      	ldr	r2, [pc, #264]	; (80034bc <HAL_DMA_Init+0x144>)
 80033b2:	641a      	str	r2, [r3, #64]	; 0x40
 80033b4:	e00e      	b.n	80033d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	4b40      	ldr	r3, [pc, #256]	; (80034c0 <HAL_DMA_Init+0x148>)
 80033be:	4413      	add	r3, r2
 80033c0:	4a3d      	ldr	r2, [pc, #244]	; (80034b8 <HAL_DMA_Init+0x140>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	009a      	lsls	r2, r3, #2
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a3c      	ldr	r2, [pc, #240]	; (80034c4 <HAL_DMA_Init+0x14c>)
 80033d2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2202      	movs	r2, #2
 80033d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80033ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80033f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 f8fe 	bl	8003628 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003434:	d102      	bne.n	800343c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003450:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d010      	beq.n	800347c <HAL_DMA_Init+0x104>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b04      	cmp	r3, #4
 8003460:	d80c      	bhi.n	800347c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f91e 	bl	80036a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	e008      	b.n	800348e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40020407 	.word	0x40020407
 80034b4:	bffdfff8 	.word	0xbffdfff8
 80034b8:	cccccccd 	.word	0xcccccccd
 80034bc:	40020000 	.word	0x40020000
 80034c0:	bffdfbf8 	.word	0xbffdfbf8
 80034c4:	40020400 	.word	0x40020400

080034c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	2204      	movs	r2, #4
 80034ea:	409a      	lsls	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4013      	ands	r3, r2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d026      	beq.n	8003542 <HAL_DMA_IRQHandler+0x7a>
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	f003 0304 	and.w	r3, r3, #4
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d021      	beq.n	8003542 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0320 	and.w	r3, r3, #32
 8003508:	2b00      	cmp	r3, #0
 800350a:	d107      	bne.n	800351c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0204 	bic.w	r2, r2, #4
 800351a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003520:	f003 021f 	and.w	r2, r3, #31
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	2104      	movs	r1, #4
 800352a:	fa01 f202 	lsl.w	r2, r1, r2
 800352e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003534:	2b00      	cmp	r3, #0
 8003536:	d071      	beq.n	800361c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003540:	e06c      	b.n	800361c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003546:	f003 031f 	and.w	r3, r3, #31
 800354a:	2202      	movs	r2, #2
 800354c:	409a      	lsls	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d02e      	beq.n	80035b4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d029      	beq.n	80035b4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10b      	bne.n	8003586 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 020a 	bic.w	r2, r2, #10
 800357c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358a:	f003 021f 	and.w	r2, r3, #31
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003592:	2102      	movs	r1, #2
 8003594:	fa01 f202 	lsl.w	r2, r1, r2
 8003598:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d038      	beq.n	800361c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80035b2:	e033      	b.n	800361c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b8:	f003 031f 	and.w	r3, r3, #31
 80035bc:	2208      	movs	r2, #8
 80035be:	409a      	lsls	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4013      	ands	r3, r2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d02a      	beq.n	800361e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d025      	beq.n	800361e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 020e 	bic.w	r2, r2, #14
 80035e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	f003 021f 	and.w	r2, r3, #31
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	2101      	movs	r1, #1
 80035f0:	fa01 f202 	lsl.w	r2, r1, r2
 80035f4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003610:	2b00      	cmp	r3, #0
 8003612:	d004      	beq.n	800361e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800361c:	bf00      	nop
 800361e:	bf00      	nop
}
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	4b16      	ldr	r3, [pc, #88]	; (8003690 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003638:	429a      	cmp	r2, r3
 800363a:	d802      	bhi.n	8003642 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800363c:	4b15      	ldr	r3, [pc, #84]	; (8003694 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800363e:	617b      	str	r3, [r7, #20]
 8003640:	e001      	b.n	8003646 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003642:	4b15      	ldr	r3, [pc, #84]	; (8003698 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003644:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	b2db      	uxtb	r3, r3
 8003650:	3b08      	subs	r3, #8
 8003652:	4a12      	ldr	r2, [pc, #72]	; (800369c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003654:	fba2 2303 	umull	r2, r3, r2, r3
 8003658:	091b      	lsrs	r3, r3, #4
 800365a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	009a      	lsls	r2, r3, #2
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	4413      	add	r3, r2
 8003668:	461a      	mov	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a0b      	ldr	r2, [pc, #44]	; (80036a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003672:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 031f 	and.w	r3, r3, #31
 800367a:	2201      	movs	r2, #1
 800367c:	409a      	lsls	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003682:	bf00      	nop
 8003684:	371c      	adds	r7, #28
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	40020407 	.word	0x40020407
 8003694:	40020800 	.word	0x40020800
 8003698:	40020820 	.word	0x40020820
 800369c:	cccccccd 	.word	0xcccccccd
 80036a0:	40020880 	.word	0x40020880

080036a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4b0b      	ldr	r3, [pc, #44]	; (80036e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80036b8:	4413      	add	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	461a      	mov	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a08      	ldr	r2, [pc, #32]	; (80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80036c6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	f003 031f 	and.w	r3, r3, #31
 80036d0:	2201      	movs	r2, #1
 80036d2:	409a      	lsls	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	1000823f 	.word	0x1000823f
 80036e8:	40020940 	.word	0x40020940

080036ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80036fa:	e15a      	b.n	80039b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	2101      	movs	r1, #1
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	fa01 f303 	lsl.w	r3, r1, r3
 8003708:	4013      	ands	r3, r2
 800370a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 814c 	beq.w	80039ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d00b      	beq.n	8003734 <HAL_GPIO_Init+0x48>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	2b02      	cmp	r3, #2
 8003722:	d007      	beq.n	8003734 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003728:	2b11      	cmp	r3, #17
 800372a:	d003      	beq.n	8003734 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b12      	cmp	r3, #18
 8003732:	d130      	bne.n	8003796 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4013      	ands	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4313      	orrs	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800376a:	2201      	movs	r2, #1
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4013      	ands	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	f003 0201 	and.w	r2, r3, #1
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	2203      	movs	r2, #3
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	43db      	mvns	r3, r3
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	4013      	ands	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4313      	orrs	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d003      	beq.n	80037d6 <HAL_GPIO_Init+0xea>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b12      	cmp	r3, #18
 80037d4:	d123      	bne.n	800381e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	08da      	lsrs	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3208      	adds	r2, #8
 80037de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	220f      	movs	r2, #15
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	08da      	lsrs	r2, r3, #3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3208      	adds	r2, #8
 8003818:	6939      	ldr	r1, [r7, #16]
 800381a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	2203      	movs	r2, #3
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 0203 	and.w	r2, r3, #3
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 80a6 	beq.w	80039ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003860:	4b5b      	ldr	r3, [pc, #364]	; (80039d0 <HAL_GPIO_Init+0x2e4>)
 8003862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003864:	4a5a      	ldr	r2, [pc, #360]	; (80039d0 <HAL_GPIO_Init+0x2e4>)
 8003866:	f043 0301 	orr.w	r3, r3, #1
 800386a:	6613      	str	r3, [r2, #96]	; 0x60
 800386c:	4b58      	ldr	r3, [pc, #352]	; (80039d0 <HAL_GPIO_Init+0x2e4>)
 800386e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003878:	4a56      	ldr	r2, [pc, #344]	; (80039d4 <HAL_GPIO_Init+0x2e8>)
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	089b      	lsrs	r3, r3, #2
 800387e:	3302      	adds	r3, #2
 8003880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003884:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	220f      	movs	r2, #15
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	43db      	mvns	r3, r3
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038a2:	d01f      	beq.n	80038e4 <HAL_GPIO_Init+0x1f8>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a4c      	ldr	r2, [pc, #304]	; (80039d8 <HAL_GPIO_Init+0x2ec>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d019      	beq.n	80038e0 <HAL_GPIO_Init+0x1f4>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a4b      	ldr	r2, [pc, #300]	; (80039dc <HAL_GPIO_Init+0x2f0>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d013      	beq.n	80038dc <HAL_GPIO_Init+0x1f0>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a4a      	ldr	r2, [pc, #296]	; (80039e0 <HAL_GPIO_Init+0x2f4>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00d      	beq.n	80038d8 <HAL_GPIO_Init+0x1ec>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a49      	ldr	r2, [pc, #292]	; (80039e4 <HAL_GPIO_Init+0x2f8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d007      	beq.n	80038d4 <HAL_GPIO_Init+0x1e8>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a48      	ldr	r2, [pc, #288]	; (80039e8 <HAL_GPIO_Init+0x2fc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d101      	bne.n	80038d0 <HAL_GPIO_Init+0x1e4>
 80038cc:	2305      	movs	r3, #5
 80038ce:	e00a      	b.n	80038e6 <HAL_GPIO_Init+0x1fa>
 80038d0:	2306      	movs	r3, #6
 80038d2:	e008      	b.n	80038e6 <HAL_GPIO_Init+0x1fa>
 80038d4:	2304      	movs	r3, #4
 80038d6:	e006      	b.n	80038e6 <HAL_GPIO_Init+0x1fa>
 80038d8:	2303      	movs	r3, #3
 80038da:	e004      	b.n	80038e6 <HAL_GPIO_Init+0x1fa>
 80038dc:	2302      	movs	r3, #2
 80038de:	e002      	b.n	80038e6 <HAL_GPIO_Init+0x1fa>
 80038e0:	2301      	movs	r3, #1
 80038e2:	e000      	b.n	80038e6 <HAL_GPIO_Init+0x1fa>
 80038e4:	2300      	movs	r3, #0
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	f002 0203 	and.w	r2, r2, #3
 80038ec:	0092      	lsls	r2, r2, #2
 80038ee:	4093      	lsls	r3, r2
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038f6:	4937      	ldr	r1, [pc, #220]	; (80039d4 <HAL_GPIO_Init+0x2e8>)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	3302      	adds	r3, #2
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003904:	4b39      	ldr	r3, [pc, #228]	; (80039ec <HAL_GPIO_Init+0x300>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	43db      	mvns	r3, r3
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003928:	4a30      	ldr	r2, [pc, #192]	; (80039ec <HAL_GPIO_Init+0x300>)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800392e:	4b2f      	ldr	r3, [pc, #188]	; (80039ec <HAL_GPIO_Init+0x300>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	43db      	mvns	r3, r3
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	4013      	ands	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003952:	4a26      	ldr	r2, [pc, #152]	; (80039ec <HAL_GPIO_Init+0x300>)
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003958:	4b24      	ldr	r3, [pc, #144]	; (80039ec <HAL_GPIO_Init+0x300>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	43db      	mvns	r3, r3
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800397c:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <HAL_GPIO_Init+0x300>)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003982:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <HAL_GPIO_Init+0x300>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43db      	mvns	r3, r3
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4013      	ands	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039a6:	4a11      	ldr	r2, [pc, #68]	; (80039ec <HAL_GPIO_Init+0x300>)
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	3301      	adds	r3, #1
 80039b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	fa22 f303 	lsr.w	r3, r2, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f47f ae9d 	bne.w	80036fc <HAL_GPIO_Init+0x10>
  }
}
 80039c2:	bf00      	nop
 80039c4:	371c      	adds	r7, #28
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40010000 	.word	0x40010000
 80039d8:	48000400 	.word	0x48000400
 80039dc:	48000800 	.word	0x48000800
 80039e0:	48000c00 	.word	0x48000c00
 80039e4:	48001000 	.word	0x48001000
 80039e8:	48001400 	.word	0x48001400
 80039ec:	40010400 	.word	0x40010400

080039f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	807b      	strh	r3, [r7, #2]
 80039fc:	4613      	mov	r3, r2
 80039fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a00:	787b      	ldrb	r3, [r7, #1]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a06:	887a      	ldrh	r2, [r7, #2]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a0c:	e002      	b.n	8003a14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a0e:	887a      	ldrh	r2, [r7, #2]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	695a      	ldr	r2, [r3, #20]
 8003a30:	887b      	ldrh	r3, [r7, #2]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a38:	887a      	ldrh	r2, [r7, #2]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003a3e:	e002      	b.n	8003a46 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a40:	887a      	ldrh	r2, [r7, #2]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	619a      	str	r2, [r3, #24]
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a5e:	4b08      	ldr	r3, [pc, #32]	; (8003a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	88fb      	ldrh	r3, [r7, #6]
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d006      	beq.n	8003a78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a6a:	4a05      	ldr	r2, [pc, #20]	; (8003a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a6c:	88fb      	ldrh	r3, [r7, #6]
 8003a6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a70:	88fb      	ldrh	r3, [r7, #6]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 f806 	bl	8003a84 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a78:	bf00      	nop
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40010400 	.word	0x40010400

08003a84 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a8e:	bf00      	nop
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
	...

08003a9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d141      	bne.n	8003b2e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003aaa:	4b4b      	ldr	r3, [pc, #300]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ab2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab6:	d131      	bne.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ab8:	4b47      	ldr	r3, [pc, #284]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003abe:	4a46      	ldr	r2, [pc, #280]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ac4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ac8:	4b43      	ldr	r3, [pc, #268]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ad0:	4a41      	ldr	r2, [pc, #260]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ad6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ad8:	4b40      	ldr	r3, [pc, #256]	; (8003bdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2232      	movs	r2, #50	; 0x32
 8003ade:	fb02 f303 	mul.w	r3, r2, r3
 8003ae2:	4a3f      	ldr	r2, [pc, #252]	; (8003be0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae8:	0c9b      	lsrs	r3, r3, #18
 8003aea:	3301      	adds	r3, #1
 8003aec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aee:	e002      	b.n	8003af6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003af6:	4b38      	ldr	r3, [pc, #224]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003afe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b02:	d102      	bne.n	8003b0a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1f2      	bne.n	8003af0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b0a:	4b33      	ldr	r3, [pc, #204]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b16:	d158      	bne.n	8003bca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e057      	b.n	8003bcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b1c:	4b2e      	ldr	r3, [pc, #184]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b22:	4a2d      	ldr	r2, [pc, #180]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b2c:	e04d      	b.n	8003bca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b34:	d141      	bne.n	8003bba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b36:	4b28      	ldr	r3, [pc, #160]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b42:	d131      	bne.n	8003ba8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b44:	4b24      	ldr	r3, [pc, #144]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b4a:	4a23      	ldr	r2, [pc, #140]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b50:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b54:	4b20      	ldr	r3, [pc, #128]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b5c:	4a1e      	ldr	r2, [pc, #120]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b64:	4b1d      	ldr	r3, [pc, #116]	; (8003bdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2232      	movs	r2, #50	; 0x32
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	4a1c      	ldr	r2, [pc, #112]	; (8003be0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b70:	fba2 2303 	umull	r2, r3, r2, r3
 8003b74:	0c9b      	lsrs	r3, r3, #18
 8003b76:	3301      	adds	r3, #1
 8003b78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b7a:	e002      	b.n	8003b82 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b82:	4b15      	ldr	r3, [pc, #84]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b8e:	d102      	bne.n	8003b96 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f2      	bne.n	8003b7c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b96:	4b10      	ldr	r3, [pc, #64]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ba2:	d112      	bne.n	8003bca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e011      	b.n	8003bcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bae:	4a0a      	ldr	r2, [pc, #40]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003bb8:	e007      	b.n	8003bca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bba:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003bc2:	4a05      	ldr	r2, [pc, #20]	; (8003bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bc8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3714      	adds	r7, #20
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	40007000 	.word	0x40007000
 8003bdc:	20000004 	.word	0x20000004
 8003be0:	431bde83 	.word	0x431bde83

08003be4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e308      	b.n	8004208 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d075      	beq.n	8003cee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c02:	4ba3      	ldr	r3, [pc, #652]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 030c 	and.w	r3, r3, #12
 8003c0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c0c:	4ba0      	ldr	r3, [pc, #640]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0303 	and.w	r3, r3, #3
 8003c14:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	2b0c      	cmp	r3, #12
 8003c1a:	d102      	bne.n	8003c22 <HAL_RCC_OscConfig+0x3e>
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d002      	beq.n	8003c28 <HAL_RCC_OscConfig+0x44>
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d10b      	bne.n	8003c40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c28:	4b99      	ldr	r3, [pc, #612]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d05b      	beq.n	8003cec <HAL_RCC_OscConfig+0x108>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d157      	bne.n	8003cec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e2e3      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c48:	d106      	bne.n	8003c58 <HAL_RCC_OscConfig+0x74>
 8003c4a:	4b91      	ldr	r3, [pc, #580]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a90      	ldr	r2, [pc, #576]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	e01d      	b.n	8003c94 <HAL_RCC_OscConfig+0xb0>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c60:	d10c      	bne.n	8003c7c <HAL_RCC_OscConfig+0x98>
 8003c62:	4b8b      	ldr	r3, [pc, #556]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a8a      	ldr	r2, [pc, #552]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	4b88      	ldr	r3, [pc, #544]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a87      	ldr	r2, [pc, #540]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c78:	6013      	str	r3, [r2, #0]
 8003c7a:	e00b      	b.n	8003c94 <HAL_RCC_OscConfig+0xb0>
 8003c7c:	4b84      	ldr	r3, [pc, #528]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a83      	ldr	r2, [pc, #524]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c86:	6013      	str	r3, [r2, #0]
 8003c88:	4b81      	ldr	r3, [pc, #516]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a80      	ldr	r2, [pc, #512]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d013      	beq.n	8003cc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9c:	f7fd fc6e 	bl	800157c <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ca4:	f7fd fc6a 	bl	800157c <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b64      	cmp	r3, #100	; 0x64
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e2a8      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cb6:	4b76      	ldr	r3, [pc, #472]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0f0      	beq.n	8003ca4 <HAL_RCC_OscConfig+0xc0>
 8003cc2:	e014      	b.n	8003cee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc4:	f7fd fc5a 	bl	800157c <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ccc:	f7fd fc56 	bl	800157c <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b64      	cmp	r3, #100	; 0x64
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e294      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cde:	4b6c      	ldr	r3, [pc, #432]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1f0      	bne.n	8003ccc <HAL_RCC_OscConfig+0xe8>
 8003cea:	e000      	b.n	8003cee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d075      	beq.n	8003de6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cfa:	4b65      	ldr	r3, [pc, #404]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 030c 	and.w	r3, r3, #12
 8003d02:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d04:	4b62      	ldr	r3, [pc, #392]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f003 0303 	and.w	r3, r3, #3
 8003d0c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	2b0c      	cmp	r3, #12
 8003d12:	d102      	bne.n	8003d1a <HAL_RCC_OscConfig+0x136>
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d002      	beq.n	8003d20 <HAL_RCC_OscConfig+0x13c>
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	d11f      	bne.n	8003d60 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d20:	4b5b      	ldr	r3, [pc, #364]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_RCC_OscConfig+0x154>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e267      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d38:	4b55      	ldr	r3, [pc, #340]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	061b      	lsls	r3, r3, #24
 8003d46:	4952      	ldr	r1, [pc, #328]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d4c:	4b51      	ldr	r3, [pc, #324]	; (8003e94 <HAL_RCC_OscConfig+0x2b0>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fd fbc7 	bl	80014e4 <HAL_InitTick>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d043      	beq.n	8003de4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e253      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d023      	beq.n	8003db0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d68:	4b49      	ldr	r3, [pc, #292]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a48      	ldr	r2, [pc, #288]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fd fc02 	bl	800157c <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7c:	f7fd fbfe 	bl	800157c <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e23c      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d8e:	4b40      	ldr	r3, [pc, #256]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9a:	4b3d      	ldr	r3, [pc, #244]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	061b      	lsls	r3, r3, #24
 8003da8:	4939      	ldr	r1, [pc, #228]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	604b      	str	r3, [r1, #4]
 8003dae:	e01a      	b.n	8003de6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003db0:	4b37      	ldr	r3, [pc, #220]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a36      	ldr	r2, [pc, #216]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003db6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbc:	f7fd fbde 	bl	800157c <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dc4:	f7fd fbda 	bl	800157c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e218      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dd6:	4b2e      	ldr	r3, [pc, #184]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1f0      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x1e0>
 8003de2:	e000      	b.n	8003de6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003de4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d03c      	beq.n	8003e6c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d01c      	beq.n	8003e34 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dfa:	4b25      	ldr	r3, [pc, #148]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e00:	4a23      	ldr	r2, [pc, #140]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003e02:	f043 0301 	orr.w	r3, r3, #1
 8003e06:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e0a:	f7fd fbb7 	bl	800157c <HAL_GetTick>
 8003e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e10:	e008      	b.n	8003e24 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e12:	f7fd fbb3 	bl	800157c <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e1f1      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e24:	4b1a      	ldr	r3, [pc, #104]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0ef      	beq.n	8003e12 <HAL_RCC_OscConfig+0x22e>
 8003e32:	e01b      	b.n	8003e6c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e34:	4b16      	ldr	r3, [pc, #88]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e3a:	4a15      	ldr	r2, [pc, #84]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003e3c:	f023 0301 	bic.w	r3, r3, #1
 8003e40:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e44:	f7fd fb9a 	bl	800157c <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e4c:	f7fd fb96 	bl	800157c <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e1d4      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003e60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1ef      	bne.n	8003e4c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0304 	and.w	r3, r3, #4
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 80ab 	beq.w	8003fd0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e7e:	4b04      	ldr	r3, [pc, #16]	; (8003e90 <HAL_RCC_OscConfig+0x2ac>)
 8003e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d106      	bne.n	8003e98 <HAL_RCC_OscConfig+0x2b4>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e005      	b.n	8003e9a <HAL_RCC_OscConfig+0x2b6>
 8003e8e:	bf00      	nop
 8003e90:	40021000 	.word	0x40021000
 8003e94:	20000008 	.word	0x20000008
 8003e98:	2300      	movs	r3, #0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00d      	beq.n	8003eba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e9e:	4baf      	ldr	r3, [pc, #700]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea2:	4aae      	ldr	r2, [pc, #696]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea8:	6593      	str	r3, [r2, #88]	; 0x58
 8003eaa:	4bac      	ldr	r3, [pc, #688]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eba:	4ba9      	ldr	r3, [pc, #676]	; (8004160 <HAL_RCC_OscConfig+0x57c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d118      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ec6:	4ba6      	ldr	r3, [pc, #664]	; (8004160 <HAL_RCC_OscConfig+0x57c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4aa5      	ldr	r2, [pc, #660]	; (8004160 <HAL_RCC_OscConfig+0x57c>)
 8003ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed2:	f7fd fb53 	bl	800157c <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eda:	f7fd fb4f 	bl	800157c <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e18d      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eec:	4b9c      	ldr	r3, [pc, #624]	; (8004160 <HAL_RCC_OscConfig+0x57c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0f0      	beq.n	8003eda <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d108      	bne.n	8003f12 <HAL_RCC_OscConfig+0x32e>
 8003f00:	4b96      	ldr	r3, [pc, #600]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f06:	4a95      	ldr	r2, [pc, #596]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f08:	f043 0301 	orr.w	r3, r3, #1
 8003f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f10:	e024      	b.n	8003f5c <HAL_RCC_OscConfig+0x378>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	2b05      	cmp	r3, #5
 8003f18:	d110      	bne.n	8003f3c <HAL_RCC_OscConfig+0x358>
 8003f1a:	4b90      	ldr	r3, [pc, #576]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f20:	4a8e      	ldr	r2, [pc, #568]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f22:	f043 0304 	orr.w	r3, r3, #4
 8003f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f2a:	4b8c      	ldr	r3, [pc, #560]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f30:	4a8a      	ldr	r2, [pc, #552]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f32:	f043 0301 	orr.w	r3, r3, #1
 8003f36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f3a:	e00f      	b.n	8003f5c <HAL_RCC_OscConfig+0x378>
 8003f3c:	4b87      	ldr	r3, [pc, #540]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f42:	4a86      	ldr	r2, [pc, #536]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f44:	f023 0301 	bic.w	r3, r3, #1
 8003f48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f4c:	4b83      	ldr	r3, [pc, #524]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f52:	4a82      	ldr	r2, [pc, #520]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f54:	f023 0304 	bic.w	r3, r3, #4
 8003f58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d016      	beq.n	8003f92 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f64:	f7fd fb0a 	bl	800157c <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f6a:	e00a      	b.n	8003f82 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6c:	f7fd fb06 	bl	800157c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e142      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f82:	4b76      	ldr	r3, [pc, #472]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ed      	beq.n	8003f6c <HAL_RCC_OscConfig+0x388>
 8003f90:	e015      	b.n	8003fbe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f92:	f7fd faf3 	bl	800157c <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f98:	e00a      	b.n	8003fb0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f9a:	f7fd faef 	bl	800157c <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d901      	bls.n	8003fb0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e12b      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fb0:	4b6a      	ldr	r3, [pc, #424]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1ed      	bne.n	8003f9a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fbe:	7ffb      	ldrb	r3, [r7, #31]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d105      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc4:	4b65      	ldr	r3, [pc, #404]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc8:	4a64      	ldr	r2, [pc, #400]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003fca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0320 	and.w	r3, r3, #32
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d03c      	beq.n	8004056 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d01c      	beq.n	800401e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fe4:	4b5d      	ldr	r3, [pc, #372]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003fe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fea:	4a5c      	ldr	r2, [pc, #368]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8003fec:	f043 0301 	orr.w	r3, r3, #1
 8003ff0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff4:	f7fd fac2 	bl	800157c <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ffc:	f7fd fabe 	bl	800157c <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e0fc      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800400e:	4b53      	ldr	r3, [pc, #332]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004010:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0ef      	beq.n	8003ffc <HAL_RCC_OscConfig+0x418>
 800401c:	e01b      	b.n	8004056 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800401e:	4b4f      	ldr	r3, [pc, #316]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004020:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004024:	4a4d      	ldr	r2, [pc, #308]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004026:	f023 0301 	bic.w	r3, r3, #1
 800402a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402e:	f7fd faa5 	bl	800157c <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004036:	f7fd faa1 	bl	800157c <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e0df      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004048:	4b44      	ldr	r3, [pc, #272]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800404a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1ef      	bne.n	8004036 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	69db      	ldr	r3, [r3, #28]
 800405a:	2b00      	cmp	r3, #0
 800405c:	f000 80d3 	beq.w	8004206 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004060:	4b3e      	ldr	r3, [pc, #248]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f003 030c 	and.w	r3, r3, #12
 8004068:	2b0c      	cmp	r3, #12
 800406a:	f000 808d 	beq.w	8004188 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	2b02      	cmp	r3, #2
 8004074:	d15a      	bne.n	800412c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004076:	4b39      	ldr	r3, [pc, #228]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a38      	ldr	r2, [pc, #224]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800407c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004080:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fd fa7b 	bl	800157c <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800408a:	f7fd fa77 	bl	800157c <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e0b5      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800409c:	4b2f      	ldr	r3, [pc, #188]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1f0      	bne.n	800408a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040a8:	4b2c      	ldr	r3, [pc, #176]	; (800415c <HAL_RCC_OscConfig+0x578>)
 80040aa:	68da      	ldr	r2, [r3, #12]
 80040ac:	4b2d      	ldr	r3, [pc, #180]	; (8004164 <HAL_RCC_OscConfig+0x580>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6a11      	ldr	r1, [r2, #32]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040b8:	3a01      	subs	r2, #1
 80040ba:	0112      	lsls	r2, r2, #4
 80040bc:	4311      	orrs	r1, r2
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80040c2:	0212      	lsls	r2, r2, #8
 80040c4:	4311      	orrs	r1, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040ca:	0852      	lsrs	r2, r2, #1
 80040cc:	3a01      	subs	r2, #1
 80040ce:	0552      	lsls	r2, r2, #21
 80040d0:	4311      	orrs	r1, r2
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040d6:	0852      	lsrs	r2, r2, #1
 80040d8:	3a01      	subs	r2, #1
 80040da:	0652      	lsls	r2, r2, #25
 80040dc:	4311      	orrs	r1, r2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80040e2:	06d2      	lsls	r2, r2, #27
 80040e4:	430a      	orrs	r2, r1
 80040e6:	491d      	ldr	r1, [pc, #116]	; (800415c <HAL_RCC_OscConfig+0x578>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040ec:	4b1b      	ldr	r3, [pc, #108]	; (800415c <HAL_RCC_OscConfig+0x578>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a1a      	ldr	r2, [pc, #104]	; (800415c <HAL_RCC_OscConfig+0x578>)
 80040f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040f8:	4b18      	ldr	r3, [pc, #96]	; (800415c <HAL_RCC_OscConfig+0x578>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	4a17      	ldr	r2, [pc, #92]	; (800415c <HAL_RCC_OscConfig+0x578>)
 80040fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004102:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004104:	f7fd fa3a 	bl	800157c <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800410c:	f7fd fa36 	bl	800157c <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e074      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800411e:	4b0f      	ldr	r3, [pc, #60]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0f0      	beq.n	800410c <HAL_RCC_OscConfig+0x528>
 800412a:	e06c      	b.n	8004206 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a0a      	ldr	r2, [pc, #40]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004132:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004136:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004138:	4b08      	ldr	r3, [pc, #32]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	4a07      	ldr	r2, [pc, #28]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800413e:	f023 0303 	bic.w	r3, r3, #3
 8004142:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <HAL_RCC_OscConfig+0x578>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	4a04      	ldr	r2, [pc, #16]	; (800415c <HAL_RCC_OscConfig+0x578>)
 800414a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800414e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004152:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7fd fa12 	bl	800157c <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800415a:	e00e      	b.n	800417a <HAL_RCC_OscConfig+0x596>
 800415c:	40021000 	.word	0x40021000
 8004160:	40007000 	.word	0x40007000
 8004164:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004168:	f7fd fa08 	bl	800157c <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b02      	cmp	r3, #2
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e046      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800417a:	4b25      	ldr	r3, [pc, #148]	; (8004210 <HAL_RCC_OscConfig+0x62c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1f0      	bne.n	8004168 <HAL_RCC_OscConfig+0x584>
 8004186:	e03e      	b.n	8004206 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d101      	bne.n	8004194 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e039      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004194:	4b1e      	ldr	r3, [pc, #120]	; (8004210 <HAL_RCC_OscConfig+0x62c>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f003 0203 	and.w	r2, r3, #3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d12c      	bne.n	8004202 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	3b01      	subs	r3, #1
 80041b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d123      	bne.n	8004202 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d11b      	bne.n	8004202 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d113      	bne.n	8004202 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e4:	085b      	lsrs	r3, r3, #1
 80041e6:	3b01      	subs	r3, #1
 80041e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d109      	bne.n	8004202 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f8:	085b      	lsrs	r3, r3, #1
 80041fa:	3b01      	subs	r3, #1
 80041fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041fe:	429a      	cmp	r2, r3
 8004200:	d001      	beq.n	8004206 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e000      	b.n	8004208 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3720      	adds	r7, #32
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40021000 	.word	0x40021000

08004214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800421e:	2300      	movs	r3, #0
 8004220:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e11e      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800422c:	4b91      	ldr	r3, [pc, #580]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	429a      	cmp	r2, r3
 8004238:	d910      	bls.n	800425c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800423a:	4b8e      	ldr	r3, [pc, #568]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f023 020f 	bic.w	r2, r3, #15
 8004242:	498c      	ldr	r1, [pc, #560]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	4313      	orrs	r3, r2
 8004248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800424a:	4b8a      	ldr	r3, [pc, #552]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	429a      	cmp	r2, r3
 8004256:	d001      	beq.n	800425c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e106      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b00      	cmp	r3, #0
 8004266:	d073      	beq.n	8004350 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	2b03      	cmp	r3, #3
 800426e:	d129      	bne.n	80042c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004270:	4b81      	ldr	r3, [pc, #516]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e0f4      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004280:	f000 f972 	bl	8004568 <RCC_GetSysClockFreqFromPLLSource>
 8004284:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	4a7c      	ldr	r2, [pc, #496]	; (800447c <HAL_RCC_ClockConfig+0x268>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d93f      	bls.n	800430e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800428e:	4b7a      	ldr	r3, [pc, #488]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d009      	beq.n	80042ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d033      	beq.n	800430e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d12f      	bne.n	800430e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042ae:	4b72      	ldr	r3, [pc, #456]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042b6:	4a70      	ldr	r2, [pc, #448]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80042b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042be:	2380      	movs	r3, #128	; 0x80
 80042c0:	617b      	str	r3, [r7, #20]
 80042c2:	e024      	b.n	800430e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d107      	bne.n	80042dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042cc:	4b6a      	ldr	r3, [pc, #424]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d109      	bne.n	80042ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0c6      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042dc:	4b66      	ldr	r3, [pc, #408]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e0be      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80042ec:	f000 f8ce 	bl	800448c <HAL_RCC_GetSysClockFreq>
 80042f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	4a61      	ldr	r2, [pc, #388]	; (800447c <HAL_RCC_ClockConfig+0x268>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d909      	bls.n	800430e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042fa:	4b5f      	ldr	r3, [pc, #380]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004302:	4a5d      	ldr	r2, [pc, #372]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004308:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800430e:	4b5a      	ldr	r3, [pc, #360]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f023 0203 	bic.w	r2, r3, #3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	4957      	ldr	r1, [pc, #348]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800431c:	4313      	orrs	r3, r2
 800431e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004320:	f7fd f92c 	bl	800157c <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004326:	e00a      	b.n	800433e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004328:	f7fd f928 	bl	800157c <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	f241 3288 	movw	r2, #5000	; 0x1388
 8004336:	4293      	cmp	r3, r2
 8004338:	d901      	bls.n	800433e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e095      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800433e:	4b4e      	ldr	r3, [pc, #312]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 020c 	and.w	r2, r3, #12
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	429a      	cmp	r2, r3
 800434e:	d1eb      	bne.n	8004328 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d023      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0304 	and.w	r3, r3, #4
 8004364:	2b00      	cmp	r3, #0
 8004366:	d005      	beq.n	8004374 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004368:	4b43      	ldr	r3, [pc, #268]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	4a42      	ldr	r2, [pc, #264]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800436e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004372:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d007      	beq.n	8004390 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004380:	4b3d      	ldr	r3, [pc, #244]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004388:	4a3b      	ldr	r2, [pc, #236]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800438a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800438e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004390:	4b39      	ldr	r3, [pc, #228]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4936      	ldr	r1, [pc, #216]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	608b      	str	r3, [r1, #8]
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	2b80      	cmp	r3, #128	; 0x80
 80043a8:	d105      	bne.n	80043b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80043aa:	4b33      	ldr	r3, [pc, #204]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	4a32      	ldr	r2, [pc, #200]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 80043b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043b6:	4b2f      	ldr	r3, [pc, #188]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d21d      	bcs.n	8004400 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043c4:	4b2b      	ldr	r3, [pc, #172]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f023 020f 	bic.w	r2, r3, #15
 80043cc:	4929      	ldr	r1, [pc, #164]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043d4:	f7fd f8d2 	bl	800157c <HAL_GetTick>
 80043d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043da:	e00a      	b.n	80043f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043dc:	f7fd f8ce 	bl	800157c <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e03b      	b.n	800446a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f2:	4b20      	ldr	r3, [pc, #128]	; (8004474 <HAL_RCC_ClockConfig+0x260>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d1ed      	bne.n	80043dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	d008      	beq.n	800441e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800440c:	4b1a      	ldr	r3, [pc, #104]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	4917      	ldr	r1, [pc, #92]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0308 	and.w	r3, r3, #8
 8004426:	2b00      	cmp	r3, #0
 8004428:	d009      	beq.n	800443e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800442a:	4b13      	ldr	r3, [pc, #76]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	490f      	ldr	r1, [pc, #60]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 800443a:	4313      	orrs	r3, r2
 800443c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800443e:	f000 f825 	bl	800448c <HAL_RCC_GetSysClockFreq>
 8004442:	4601      	mov	r1, r0
 8004444:	4b0c      	ldr	r3, [pc, #48]	; (8004478 <HAL_RCC_ClockConfig+0x264>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	091b      	lsrs	r3, r3, #4
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	4a0c      	ldr	r2, [pc, #48]	; (8004480 <HAL_RCC_ClockConfig+0x26c>)
 8004450:	5cd3      	ldrb	r3, [r2, r3]
 8004452:	f003 031f 	and.w	r3, r3, #31
 8004456:	fa21 f303 	lsr.w	r3, r1, r3
 800445a:	4a0a      	ldr	r2, [pc, #40]	; (8004484 <HAL_RCC_ClockConfig+0x270>)
 800445c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800445e:	4b0a      	ldr	r3, [pc, #40]	; (8004488 <HAL_RCC_ClockConfig+0x274>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4618      	mov	r0, r3
 8004464:	f7fd f83e 	bl	80014e4 <HAL_InitTick>
 8004468:	4603      	mov	r3, r0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	40022000 	.word	0x40022000
 8004478:	40021000 	.word	0x40021000
 800447c:	04c4b400 	.word	0x04c4b400
 8004480:	0800759c 	.word	0x0800759c
 8004484:	20000004 	.word	0x20000004
 8004488:	20000008 	.word	0x20000008

0800448c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004492:	4b2c      	ldr	r3, [pc, #176]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 030c 	and.w	r3, r3, #12
 800449a:	2b04      	cmp	r3, #4
 800449c:	d102      	bne.n	80044a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800449e:	4b2a      	ldr	r3, [pc, #168]	; (8004548 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044a0:	613b      	str	r3, [r7, #16]
 80044a2:	e047      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044a4:	4b27      	ldr	r3, [pc, #156]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 030c 	and.w	r3, r3, #12
 80044ac:	2b08      	cmp	r3, #8
 80044ae:	d102      	bne.n	80044b6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044b0:	4b26      	ldr	r3, [pc, #152]	; (800454c <HAL_RCC_GetSysClockFreq+0xc0>)
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	e03e      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80044b6:	4b23      	ldr	r3, [pc, #140]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f003 030c 	and.w	r3, r3, #12
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d136      	bne.n	8004530 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044c2:	4b20      	ldr	r3, [pc, #128]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044cc:	4b1d      	ldr	r3, [pc, #116]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	091b      	lsrs	r3, r3, #4
 80044d2:	f003 030f 	and.w	r3, r3, #15
 80044d6:	3301      	adds	r3, #1
 80044d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d10c      	bne.n	80044fa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044e0:	4a1a      	ldr	r2, [pc, #104]	; (800454c <HAL_RCC_GetSysClockFreq+0xc0>)
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e8:	4a16      	ldr	r2, [pc, #88]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044ea:	68d2      	ldr	r2, [r2, #12]
 80044ec:	0a12      	lsrs	r2, r2, #8
 80044ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044f2:	fb02 f303 	mul.w	r3, r2, r3
 80044f6:	617b      	str	r3, [r7, #20]
      break;
 80044f8:	e00c      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044fa:	4a13      	ldr	r2, [pc, #76]	; (8004548 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004502:	4a10      	ldr	r2, [pc, #64]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004504:	68d2      	ldr	r2, [r2, #12]
 8004506:	0a12      	lsrs	r2, r2, #8
 8004508:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800450c:	fb02 f303 	mul.w	r3, r2, r3
 8004510:	617b      	str	r3, [r7, #20]
      break;
 8004512:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	0e5b      	lsrs	r3, r3, #25
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	3301      	adds	r3, #1
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	fbb2 f3f3 	udiv	r3, r2, r3
 800452c:	613b      	str	r3, [r7, #16]
 800452e:	e001      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004534:	693b      	ldr	r3, [r7, #16]
}
 8004536:	4618      	mov	r0, r3
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40021000 	.word	0x40021000
 8004548:	00f42400 	.word	0x00f42400
 800454c:	007a1200 	.word	0x007a1200

08004550 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004554:	4b03      	ldr	r3, [pc, #12]	; (8004564 <HAL_RCC_GetHCLKFreq+0x14>)
 8004556:	681b      	ldr	r3, [r3, #0]
}
 8004558:	4618      	mov	r0, r3
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	20000004 	.word	0x20000004

08004568 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800456e:	4b1e      	ldr	r3, [pc, #120]	; (80045e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004578:	4b1b      	ldr	r3, [pc, #108]	; (80045e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	091b      	lsrs	r3, r3, #4
 800457e:	f003 030f 	and.w	r3, r3, #15
 8004582:	3301      	adds	r3, #1
 8004584:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	2b03      	cmp	r3, #3
 800458a:	d10c      	bne.n	80045a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800458c:	4a17      	ldr	r2, [pc, #92]	; (80045ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	fbb2 f3f3 	udiv	r3, r2, r3
 8004594:	4a14      	ldr	r2, [pc, #80]	; (80045e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004596:	68d2      	ldr	r2, [r2, #12]
 8004598:	0a12      	lsrs	r2, r2, #8
 800459a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800459e:	fb02 f303 	mul.w	r3, r2, r3
 80045a2:	617b      	str	r3, [r7, #20]
    break;
 80045a4:	e00c      	b.n	80045c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045a6:	4a12      	ldr	r2, [pc, #72]	; (80045f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ae:	4a0e      	ldr	r2, [pc, #56]	; (80045e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045b0:	68d2      	ldr	r2, [r2, #12]
 80045b2:	0a12      	lsrs	r2, r2, #8
 80045b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80045b8:	fb02 f303 	mul.w	r3, r2, r3
 80045bc:	617b      	str	r3, [r7, #20]
    break;
 80045be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045c0:	4b09      	ldr	r3, [pc, #36]	; (80045e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	0e5b      	lsrs	r3, r3, #25
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	3301      	adds	r3, #1
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80045da:	687b      	ldr	r3, [r7, #4]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	371c      	adds	r7, #28
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	40021000 	.word	0x40021000
 80045ec:	007a1200 	.word	0x007a1200
 80045f0:	00f42400 	.word	0x00f42400

080045f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045fc:	2300      	movs	r3, #0
 80045fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004600:	2300      	movs	r3, #0
 8004602:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 8098 	beq.w	8004742 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004612:	2300      	movs	r3, #0
 8004614:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004616:	4b43      	ldr	r3, [pc, #268]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10d      	bne.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004622:	4b40      	ldr	r3, [pc, #256]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004626:	4a3f      	ldr	r2, [pc, #252]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800462c:	6593      	str	r3, [r2, #88]	; 0x58
 800462e:	4b3d      	ldr	r3, [pc, #244]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004636:	60bb      	str	r3, [r7, #8]
 8004638:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800463a:	2301      	movs	r3, #1
 800463c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800463e:	4b3a      	ldr	r3, [pc, #232]	; (8004728 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a39      	ldr	r2, [pc, #228]	; (8004728 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004648:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800464a:	f7fc ff97 	bl	800157c <HAL_GetTick>
 800464e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004650:	e009      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004652:	f7fc ff93 	bl	800157c <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d902      	bls.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	74fb      	strb	r3, [r7, #19]
        break;
 8004664:	e005      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004666:	4b30      	ldr	r3, [pc, #192]	; (8004728 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0ef      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004672:	7cfb      	ldrb	r3, [r7, #19]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d159      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004678:	4b2a      	ldr	r3, [pc, #168]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800467a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800467e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004682:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d01e      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	429a      	cmp	r2, r3
 8004692:	d019      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004694:	4b23      	ldr	r3, [pc, #140]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800469a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800469e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046a0:	4b20      	ldr	r3, [pc, #128]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a6:	4a1f      	ldr	r2, [pc, #124]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046b0:	4b1c      	ldr	r3, [pc, #112]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b6:	4a1b      	ldr	r2, [pc, #108]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046c0:	4a18      	ldr	r2, [pc, #96]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d016      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d2:	f7fc ff53 	bl	800157c <HAL_GetTick>
 80046d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046d8:	e00b      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046da:	f7fc ff4f 	bl	800157c <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d902      	bls.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	74fb      	strb	r3, [r7, #19]
            break;
 80046f0:	e006      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046f2:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ec      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004700:	7cfb      	ldrb	r3, [r7, #19]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10b      	bne.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004706:	4b07      	ldr	r3, [pc, #28]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800470c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004714:	4903      	ldr	r1, [pc, #12]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004716:	4313      	orrs	r3, r2
 8004718:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800471c:	e008      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800471e:	7cfb      	ldrb	r3, [r7, #19]
 8004720:	74bb      	strb	r3, [r7, #18]
 8004722:	e005      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004724:	40021000 	.word	0x40021000
 8004728:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800472c:	7cfb      	ldrb	r3, [r7, #19]
 800472e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004730:	7c7b      	ldrb	r3, [r7, #17]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d105      	bne.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004736:	4baf      	ldr	r3, [pc, #700]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800473a:	4aae      	ldr	r2, [pc, #696]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800473c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004740:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800474e:	4ba9      	ldr	r3, [pc, #676]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004754:	f023 0203 	bic.w	r2, r3, #3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	49a5      	ldr	r1, [pc, #660]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0302 	and.w	r3, r3, #2
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004770:	4ba0      	ldr	r3, [pc, #640]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004776:	f023 020c 	bic.w	r2, r3, #12
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	499d      	ldr	r1, [pc, #628]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0304 	and.w	r3, r3, #4
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004792:	4b98      	ldr	r3, [pc, #608]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004798:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	4994      	ldr	r1, [pc, #592]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0308 	and.w	r3, r3, #8
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00a      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047b4:	4b8f      	ldr	r3, [pc, #572]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	498c      	ldr	r1, [pc, #560]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0310 	and.w	r3, r3, #16
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80047d6:	4b87      	ldr	r3, [pc, #540]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	4983      	ldr	r1, [pc, #524]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0320 	and.w	r3, r3, #32
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00a      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047f8:	4b7e      	ldr	r3, [pc, #504]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	497b      	ldr	r1, [pc, #492]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00a      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800481a:	4b76      	ldr	r3, [pc, #472]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800481c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004820:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	69db      	ldr	r3, [r3, #28]
 8004828:	4972      	ldr	r1, [pc, #456]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800483c:	4b6d      	ldr	r3, [pc, #436]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800483e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004842:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	496a      	ldr	r1, [pc, #424]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800484c:	4313      	orrs	r3, r2
 800484e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800485e:	4b65      	ldr	r3, [pc, #404]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004864:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486c:	4961      	ldr	r1, [pc, #388]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004880:	4b5c      	ldr	r3, [pc, #368]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004882:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004886:	f023 0203 	bic.w	r2, r3, #3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800488e:	4959      	ldr	r1, [pc, #356]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004890:	4313      	orrs	r3, r2
 8004892:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048a2:	4b54      	ldr	r3, [pc, #336]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b0:	4950      	ldr	r1, [pc, #320]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d015      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048c4:	4b4b      	ldr	r3, [pc, #300]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	4948      	ldr	r1, [pc, #288]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048e2:	d105      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048e4:	4b43      	ldr	r3, [pc, #268]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	4a42      	ldr	r2, [pc, #264]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048ee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d015      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048fc:	4b3d      	ldr	r3, [pc, #244]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004902:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800490a:	493a      	ldr	r1, [pc, #232]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800490c:	4313      	orrs	r3, r2
 800490e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004916:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800491a:	d105      	bne.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800491c:	4b35      	ldr	r3, [pc, #212]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	4a34      	ldr	r2, [pc, #208]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004926:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d015      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004934:	4b2f      	ldr	r3, [pc, #188]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004942:	492c      	ldr	r1, [pc, #176]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004944:	4313      	orrs	r3, r2
 8004946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004952:	d105      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004954:	4b27      	ldr	r3, [pc, #156]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	4a26      	ldr	r2, [pc, #152]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800495a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800495e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d015      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800496c:	4b21      	ldr	r3, [pc, #132]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800496e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004972:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497a:	491e      	ldr	r1, [pc, #120]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800497c:	4313      	orrs	r3, r2
 800497e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004986:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800498a:	d105      	bne.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800498c:	4b19      	ldr	r3, [pc, #100]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	4a18      	ldr	r2, [pc, #96]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004992:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004996:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d015      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049a4:	4b13      	ldr	r3, [pc, #76]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	4910      	ldr	r1, [pc, #64]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049c2:	d105      	bne.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049c4:	4b0b      	ldr	r3, [pc, #44]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	4a0a      	ldr	r2, [pc, #40]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d018      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80049dc:	4b05      	ldr	r3, [pc, #20]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ea:	4902      	ldr	r1, [pc, #8]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80049f2:	e001      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80049f4:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a00:	d105      	bne.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a02:	4b21      	ldr	r3, [pc, #132]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	4a20      	ldr	r2, [pc, #128]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a0c:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d015      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a20:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a28:	4917      	ldr	r1, [pc, #92]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a38:	d105      	bne.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a3a:	4b13      	ldr	r3, [pc, #76]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	4a12      	ldr	r2, [pc, #72]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a44:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d015      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004a52:	4b0d      	ldr	r3, [pc, #52]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a54:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a60:	4909      	ldr	r1, [pc, #36]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a70:	d105      	bne.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a72:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	4a04      	ldr	r2, [pc, #16]	; (8004a88 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a7c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004a7e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3718      	adds	r7, #24
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40021000 	.word	0x40021000

08004a8c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e027      	b.n	8004aee <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	7a5b      	ldrb	r3, [r3, #9]
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d105      	bne.n	8004ab4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fc f8ca 	bl	8000c48 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f023 0108 	bic.w	r1, r3, #8
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0204 	orr.w	r2, r2, #4
 8004ade:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b084      	sub	sp, #16
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	7a1b      	ldrb	r3, [r3, #8]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d101      	bne.n	8004b10 <HAL_RNG_GenerateRandomNumber+0x1a>
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	e03d      	b.n	8004b8c <HAL_RNG_GenerateRandomNumber+0x96>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	7a5b      	ldrb	r3, [r3, #9]
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d12c      	bne.n	8004b7a <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b26:	f7fc fd29 	bl	800157c <HAL_GetTick>
 8004b2a:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004b2c:	e011      	b.n	8004b52 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004b2e:	f7fc fd25 	bl	800157c <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d90a      	bls.n	8004b52 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2202      	movs	r2, #2
 8004b46:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	721a      	strb	r2, [r3, #8]
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e01c      	b.n	8004b8c <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d1e6      	bne.n	8004b2e <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689a      	ldr	r2, [r3, #8]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	611a      	str	r2, [r3, #16]
    *random32bit = hrng->RandomNumber;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691a      	ldr	r2, [r3, #16]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	725a      	strb	r2, [r3, #9]
 8004b78:	e004      	b.n	8004b84 <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2204      	movs	r2, #4
 8004b7e:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	721a      	strb	r2, [r3, #8]

  return status;
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3710      	adds	r7, #16
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e084      	b.n	8004cb0 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d106      	bne.n	8004bc6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f7fc f89f 	bl	8000d04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2202      	movs	r2, #2
 8004bca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bdc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004be6:	d902      	bls.n	8004bee <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004be8:	2300      	movs	r3, #0
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	e002      	b.n	8004bf4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bf2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004bfc:	d007      	beq.n	8004c0e <HAL_SPI_Init+0x7a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c06:	d002      	beq.n	8004c0e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10b      	bne.n	8004c2e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c1e:	d903      	bls.n	8004c28 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	631a      	str	r2, [r3, #48]	; 0x30
 8004c26:	e002      	b.n	8004c2e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685a      	ldr	r2, [r3, #4]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	431a      	orrs	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	431a      	orrs	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	ea42 0103 	orr.w	r1, r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	0c1b      	lsrs	r3, r3, #16
 8004c6e:	f003 0204 	and.w	r2, r3, #4
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	ea42 0103 	orr.w	r1, r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	69da      	ldr	r2, [r3, #28]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b088      	sub	sp, #32
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	603b      	str	r3, [r7, #0]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d101      	bne.n	8004cda <HAL_SPI_Transmit+0x22>
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	e150      	b.n	8004f7c <HAL_SPI_Transmit+0x2c4>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ce2:	f7fc fc4b 	bl	800157c <HAL_GetTick>
 8004ce6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004ce8:	88fb      	ldrh	r3, [r7, #6]
 8004cea:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d002      	beq.n	8004cfe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cfc:	e135      	b.n	8004f6a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <HAL_SPI_Transmit+0x52>
 8004d04:	88fb      	ldrh	r3, [r7, #6]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d102      	bne.n	8004d10 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d0e:	e12c      	b.n	8004f6a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2203      	movs	r2, #3
 8004d14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	88fa      	ldrh	r2, [r7, #6]
 8004d28:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	88fa      	ldrh	r2, [r7, #6]
 8004d2e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d5a:	d107      	bne.n	8004d6c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d76:	2b40      	cmp	r3, #64	; 0x40
 8004d78:	d007      	beq.n	8004d8a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d92:	d94b      	bls.n	8004e2c <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d002      	beq.n	8004da2 <HAL_SPI_Transmit+0xea>
 8004d9c:	8afb      	ldrh	r3, [r7, #22]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d13e      	bne.n	8004e20 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da6:	881a      	ldrh	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db2:	1c9a      	adds	r2, r3, #2
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004dc6:	e02b      	b.n	8004e20 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d112      	bne.n	8004dfc <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dda:	881a      	ldrh	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de6:	1c9a      	adds	r2, r3, #2
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dfa:	e011      	b.n	8004e20 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dfc:	f7fc fbbe 	bl	800157c <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d803      	bhi.n	8004e14 <HAL_SPI_Transmit+0x15c>
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e12:	d102      	bne.n	8004e1a <HAL_SPI_Transmit+0x162>
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d102      	bne.n	8004e20 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e1e:	e0a4      	b.n	8004f6a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1ce      	bne.n	8004dc8 <HAL_SPI_Transmit+0x110>
 8004e2a:	e07c      	b.n	8004f26 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <HAL_SPI_Transmit+0x182>
 8004e34:	8afb      	ldrh	r3, [r7, #22]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d170      	bne.n	8004f1c <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d912      	bls.n	8004e6a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e48:	881a      	ldrh	r2, [r3, #0]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e54:	1c9a      	adds	r2, r3, #2
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	3b02      	subs	r3, #2
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e68:	e058      	b.n	8004f1c <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	330c      	adds	r3, #12
 8004e74:	7812      	ldrb	r2, [r2, #0]
 8004e76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004e90:	e044      	b.n	8004f1c <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d12b      	bne.n	8004ef8 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d912      	bls.n	8004ed0 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eae:	881a      	ldrh	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eba:	1c9a      	adds	r2, r3, #2
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	3b02      	subs	r3, #2
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ece:	e025      	b.n	8004f1c <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	330c      	adds	r3, #12
 8004eda:	7812      	ldrb	r2, [r2, #0]
 8004edc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	1c5a      	adds	r2, r3, #1
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ef6:	e011      	b.n	8004f1c <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ef8:	f7fc fb40 	bl	800157c <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d803      	bhi.n	8004f10 <HAL_SPI_Transmit+0x258>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f0e:	d102      	bne.n	8004f16 <HAL_SPI_Transmit+0x25e>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d102      	bne.n	8004f1c <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f1a:	e026      	b.n	8004f6a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1b5      	bne.n	8004e92 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f26:	69ba      	ldr	r2, [r7, #24]
 8004f28:	6839      	ldr	r1, [r7, #0]
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 f901 	bl	8005132 <SPI_EndRxTxTransaction>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10a      	bne.n	8004f5a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f44:	2300      	movs	r3, #0
 8004f46:	613b      	str	r3, [r7, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	613b      	str	r3, [r7, #16]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	613b      	str	r3, [r7, #16]
 8004f58:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d002      	beq.n	8004f68 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	77fb      	strb	r3, [r7, #31]
 8004f66:	e000      	b.n	8004f6a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8004f68:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004f7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3720      	adds	r7, #32
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	603b      	str	r3, [r7, #0]
 8004f90:	4613      	mov	r3, r2
 8004f92:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f94:	e04c      	b.n	8005030 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f9c:	d048      	beq.n	8005030 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004f9e:	f7fc faed 	bl	800157c <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d902      	bls.n	8004fb4 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d13d      	bne.n	8005030 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fcc:	d111      	bne.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fd6:	d004      	beq.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe0:	d107      	bne.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ff0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ffa:	d10f      	bne.n	800501c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800501a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e00f      	b.n	8005050 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689a      	ldr	r2, [r3, #8]
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	4013      	ands	r3, r2
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	429a      	cmp	r2, r3
 800503e:	bf0c      	ite	eq
 8005040:	2301      	moveq	r3, #1
 8005042:	2300      	movne	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	461a      	mov	r2, r3
 8005048:	79fb      	ldrb	r3, [r7, #7]
 800504a:	429a      	cmp	r2, r3
 800504c:	d1a3      	bne.n	8004f96 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
 8005064:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005066:	e057      	b.n	8005118 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800506e:	d106      	bne.n	800507e <SPI_WaitFifoStateUntilTimeout+0x26>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d103      	bne.n	800507e <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	330c      	adds	r3, #12
 800507c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005084:	d048      	beq.n	8005118 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005086:	f7fc fa79 	bl	800157c <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d902      	bls.n	800509c <SPI_WaitFifoStateUntilTimeout+0x44>
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d13d      	bne.n	8005118 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050b4:	d111      	bne.n	80050da <SPI_WaitFifoStateUntilTimeout+0x82>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050be:	d004      	beq.n	80050ca <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050c8:	d107      	bne.n	80050da <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050e2:	d10f      	bne.n	8005104 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005102:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e008      	b.n	800512a <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	4013      	ands	r3, r2
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	429a      	cmp	r2, r3
 8005126:	d19f      	bne.n	8005068 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3710      	adds	r7, #16
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}

08005132 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b086      	sub	sp, #24
 8005136:	af02      	add	r7, sp, #8
 8005138:	60f8      	str	r0, [r7, #12]
 800513a:	60b9      	str	r1, [r7, #8]
 800513c:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2200      	movs	r2, #0
 8005146:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f7ff ff84 	bl	8005058 <SPI_WaitFifoStateUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d007      	beq.n	8005166 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800515a:	f043 0220 	orr.w	r2, r3, #32
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e027      	b.n	80051b6 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	2200      	movs	r2, #0
 800516e:	2180      	movs	r1, #128	; 0x80
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f7ff ff07 	bl	8004f84 <SPI_WaitFlagStateUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d007      	beq.n	800518c <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005180:	f043 0220 	orr.w	r2, r3, #32
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e014      	b.n	80051b6 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	9300      	str	r3, [sp, #0]
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2200      	movs	r2, #0
 8005194:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f7ff ff5d 	bl	8005058 <SPI_WaitFifoStateUntilTimeout>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d007      	beq.n	80051b4 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051a8:	f043 0220 	orr.w	r2, r3, #32
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e000      	b.n	80051b6 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051be:	b580      	push	{r7, lr}
 80051c0:	b082      	sub	sp, #8
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e049      	b.n	8005264 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d106      	bne.n	80051ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7fc f8c3 	bl	8001370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2202      	movs	r2, #2
 80051ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	3304      	adds	r3, #4
 80051fa:	4619      	mov	r1, r3
 80051fc:	4610      	mov	r0, r2
 80051fe:	f000 fc23 	bl	8005a48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b01      	cmp	r3, #1
 800527e:	d001      	beq.n	8005284 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e019      	b.n	80052b8 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2202      	movs	r2, #2
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	4b0c      	ldr	r3, [pc, #48]	; (80052c4 <HAL_TIM_Base_Start+0x58>)
 8005294:	4013      	ands	r3, r2
 8005296:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2b06      	cmp	r3, #6
 800529c:	d00b      	beq.n	80052b6 <HAL_TIM_Base_Start+0x4a>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052a4:	d007      	beq.n	80052b6 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f042 0201 	orr.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	00010007 	.word	0x00010007

080052c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d001      	beq.n	80052e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e021      	b.n	8005324 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f042 0201 	orr.w	r2, r2, #1
 80052f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689a      	ldr	r2, [r3, #8]
 80052fe:	4b0c      	ldr	r3, [pc, #48]	; (8005330 <HAL_TIM_Base_Start_IT+0x68>)
 8005300:	4013      	ands	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2b06      	cmp	r3, #6
 8005308:	d00b      	beq.n	8005322 <HAL_TIM_Base_Start_IT+0x5a>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005310:	d007      	beq.n	8005322 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f042 0201 	orr.w	r2, r2, #1
 8005320:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3714      	adds	r7, #20
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	00010007 	.word	0x00010007

08005334 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d101      	bne.n	8005348 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e097      	b.n	8005478 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d106      	bne.n	8005362 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f7fb ffb3 	bl	80012c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2202      	movs	r2, #2
 8005366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6812      	ldr	r2, [r2, #0]
 8005374:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005378:	f023 0307 	bic.w	r3, r3, #7
 800537c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3304      	adds	r3, #4
 8005386:	4619      	mov	r1, r3
 8005388:	4610      	mov	r0, r2
 800538a:	f000 fb5d 	bl	8005a48 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	697a      	ldr	r2, [r7, #20]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b6:	f023 0303 	bic.w	r3, r3, #3
 80053ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	021b      	lsls	r3, r3, #8
 80053c6:	4313      	orrs	r3, r2
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80053d4:	f023 030c 	bic.w	r3, r3, #12
 80053d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	68da      	ldr	r2, [r3, #12]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	021b      	lsls	r3, r3, #8
 80053f0:	4313      	orrs	r3, r2
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	011a      	lsls	r2, r3, #4
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	031b      	lsls	r3, r3, #12
 8005404:	4313      	orrs	r3, r2
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005412:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800541a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	4313      	orrs	r3, r2
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	4313      	orrs	r3, r2
 800542c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b02      	cmp	r3, #2
 8005494:	d122      	bne.n	80054dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d11b      	bne.n	80054dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f06f 0202 	mvn.w	r2, #2
 80054ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 faa2 	bl	8005a0c <HAL_TIM_IC_CaptureCallback>
 80054c8:	e005      	b.n	80054d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 fa94 	bl	80059f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 faa5 	bl	8005a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	d122      	bne.n	8005530 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b04      	cmp	r3, #4
 80054f6:	d11b      	bne.n	8005530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f06f 0204 	mvn.w	r2, #4
 8005500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2202      	movs	r2, #2
 8005506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 fa78 	bl	8005a0c <HAL_TIM_IC_CaptureCallback>
 800551c:	e005      	b.n	800552a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fa6a 	bl	80059f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fa7b 	bl	8005a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f003 0308 	and.w	r3, r3, #8
 800553a:	2b08      	cmp	r3, #8
 800553c:	d122      	bne.n	8005584 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b08      	cmp	r3, #8
 800554a:	d11b      	bne.n	8005584 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f06f 0208 	mvn.w	r2, #8
 8005554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2204      	movs	r2, #4
 800555a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	69db      	ldr	r3, [r3, #28]
 8005562:	f003 0303 	and.w	r3, r3, #3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 fa4e 	bl	8005a0c <HAL_TIM_IC_CaptureCallback>
 8005570:	e005      	b.n	800557e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fa40 	bl	80059f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 fa51 	bl	8005a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	f003 0310 	and.w	r3, r3, #16
 800558e:	2b10      	cmp	r3, #16
 8005590:	d122      	bne.n	80055d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	f003 0310 	and.w	r3, r3, #16
 800559c:	2b10      	cmp	r3, #16
 800559e:	d11b      	bne.n	80055d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f06f 0210 	mvn.w	r2, #16
 80055a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2208      	movs	r2, #8
 80055ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fa24 	bl	8005a0c <HAL_TIM_IC_CaptureCallback>
 80055c4:	e005      	b.n	80055d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 fa16 	bl	80059f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 fa27 	bl	8005a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d10e      	bne.n	8005604 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d107      	bne.n	8005604 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f06f 0201 	mvn.w	r2, #1
 80055fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f9f0 	bl	80059e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560e:	2b80      	cmp	r3, #128	; 0x80
 8005610:	d10e      	bne.n	8005630 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561c:	2b80      	cmp	r3, #128	; 0x80
 800561e:	d107      	bne.n	8005630 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 fd5e 	bl	80060ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800563a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800563e:	d10e      	bne.n	800565e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800564a:	2b80      	cmp	r3, #128	; 0x80
 800564c:	d107      	bne.n	800565e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fd51 	bl	8006100 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005668:	2b40      	cmp	r3, #64	; 0x40
 800566a:	d10e      	bne.n	800568a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005676:	2b40      	cmp	r3, #64	; 0x40
 8005678:	d107      	bne.n	800568a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f9d5 	bl	8005a34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	f003 0320 	and.w	r3, r3, #32
 8005694:	2b20      	cmp	r3, #32
 8005696:	d10e      	bne.n	80056b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f003 0320 	and.w	r3, r3, #32
 80056a2:	2b20      	cmp	r3, #32
 80056a4:	d107      	bne.n	80056b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f06f 0220 	mvn.w	r2, #32
 80056ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fd11 	bl	80060d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056c4:	d10f      	bne.n	80056e6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056d4:	d107      	bne.n	80056e6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80056de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fd17 	bl	8006114 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80056f4:	d10f      	bne.n	8005716 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005700:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005704:	d107      	bne.n	8005716 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800570e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 fd09 	bl	8006128 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005720:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005724:	d10f      	bne.n	8005746 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005730:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005734:	d107      	bne.n	8005746 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800573e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 fcfb 	bl	800613c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005750:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005754:	d10f      	bne.n	8005776 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005760:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005764:	d107      	bne.n	8005776 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800576e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 fced 	bl	8006150 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
	...

08005780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005790:	2b01      	cmp	r3, #1
 8005792:	d101      	bne.n	8005798 <HAL_TIM_ConfigClockSource+0x18>
 8005794:	2302      	movs	r3, #2
 8005796:	e0d2      	b.n	800593e <HAL_TIM_ConfigClockSource+0x1be>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2202      	movs	r2, #2
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80057b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80057ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d4:	f000 80a9 	beq.w	800592a <HAL_TIM_ConfigClockSource+0x1aa>
 80057d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057dc:	d81a      	bhi.n	8005814 <HAL_TIM_ConfigClockSource+0x94>
 80057de:	2b30      	cmp	r3, #48	; 0x30
 80057e0:	f000 809a 	beq.w	8005918 <HAL_TIM_ConfigClockSource+0x198>
 80057e4:	2b30      	cmp	r3, #48	; 0x30
 80057e6:	d809      	bhi.n	80057fc <HAL_TIM_ConfigClockSource+0x7c>
 80057e8:	2b10      	cmp	r3, #16
 80057ea:	f000 8095 	beq.w	8005918 <HAL_TIM_ConfigClockSource+0x198>
 80057ee:	2b20      	cmp	r3, #32
 80057f0:	f000 8092 	beq.w	8005918 <HAL_TIM_ConfigClockSource+0x198>
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f000 808f 	beq.w	8005918 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80057fa:	e097      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 80057fc:	2b50      	cmp	r3, #80	; 0x50
 80057fe:	d05b      	beq.n	80058b8 <HAL_TIM_ConfigClockSource+0x138>
 8005800:	2b50      	cmp	r3, #80	; 0x50
 8005802:	d802      	bhi.n	800580a <HAL_TIM_ConfigClockSource+0x8a>
 8005804:	2b40      	cmp	r3, #64	; 0x40
 8005806:	d077      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005808:	e090      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800580a:	2b60      	cmp	r3, #96	; 0x60
 800580c:	d064      	beq.n	80058d8 <HAL_TIM_ConfigClockSource+0x158>
 800580e:	2b70      	cmp	r3, #112	; 0x70
 8005810:	d028      	beq.n	8005864 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 8005812:	e08b      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8005814:	4a4c      	ldr	r2, [pc, #304]	; (8005948 <HAL_TIM_ConfigClockSource+0x1c8>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d07e      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
 800581a:	4a4b      	ldr	r2, [pc, #300]	; (8005948 <HAL_TIM_ConfigClockSource+0x1c8>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d810      	bhi.n	8005842 <HAL_TIM_ConfigClockSource+0xc2>
 8005820:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005824:	d078      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
 8005826:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800582a:	d803      	bhi.n	8005834 <HAL_TIM_ConfigClockSource+0xb4>
 800582c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005830:	d02f      	beq.n	8005892 <HAL_TIM_ConfigClockSource+0x112>
      break;
 8005832:	e07b      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8005834:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005838:	d06e      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
 800583a:	4a44      	ldr	r2, [pc, #272]	; (800594c <HAL_TIM_ConfigClockSource+0x1cc>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d06b      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8005840:	e074      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8005842:	4a43      	ldr	r2, [pc, #268]	; (8005950 <HAL_TIM_ConfigClockSource+0x1d0>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d067      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
 8005848:	4a41      	ldr	r2, [pc, #260]	; (8005950 <HAL_TIM_ConfigClockSource+0x1d0>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d803      	bhi.n	8005856 <HAL_TIM_ConfigClockSource+0xd6>
 800584e:	4a41      	ldr	r2, [pc, #260]	; (8005954 <HAL_TIM_ConfigClockSource+0x1d4>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d061      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8005854:	e06a      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8005856:	4a40      	ldr	r2, [pc, #256]	; (8005958 <HAL_TIM_ConfigClockSource+0x1d8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d05d      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
 800585c:	4a3f      	ldr	r2, [pc, #252]	; (800595c <HAL_TIM_ConfigClockSource+0x1dc>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d05a      	beq.n	8005918 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8005862:	e063      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6818      	ldr	r0, [r3, #0]
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	6899      	ldr	r1, [r3, #8]
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685a      	ldr	r2, [r3, #4]
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f000 fac8 	bl	8005e08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005886:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	609a      	str	r2, [r3, #8]
      break;
 8005890:	e04c      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	6899      	ldr	r1, [r3, #8]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685a      	ldr	r2, [r3, #4]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f000 fab1 	bl	8005e08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058b4:	609a      	str	r2, [r3, #8]
      break;
 80058b6:	e039      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6818      	ldr	r0, [r3, #0]
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	6859      	ldr	r1, [r3, #4]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	461a      	mov	r2, r3
 80058c6:	f000 fa23 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2150      	movs	r1, #80	; 0x50
 80058d0:	4618      	mov	r0, r3
 80058d2:	f000 fa7c 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 80058d6:	e029      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6818      	ldr	r0, [r3, #0]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	6859      	ldr	r1, [r3, #4]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	461a      	mov	r2, r3
 80058e6:	f000 fa42 	bl	8005d6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2160      	movs	r1, #96	; 0x60
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fa6c 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 80058f6:	e019      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6818      	ldr	r0, [r3, #0]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	6859      	ldr	r1, [r3, #4]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	461a      	mov	r2, r3
 8005906:	f000 fa03 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2140      	movs	r1, #64	; 0x40
 8005910:	4618      	mov	r0, r3
 8005912:	f000 fa5c 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 8005916:	e009      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4619      	mov	r1, r3
 8005922:	4610      	mov	r0, r2
 8005924:	f000 fa53 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 8005928:	e000      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800592a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	00100030 	.word	0x00100030
 800594c:	00100020 	.word	0x00100020
 8005950:	00100050 	.word	0x00100050
 8005954:	00100040 	.word	0x00100040
 8005958:	00100060 	.word	0x00100060
 800595c:	00100070 	.word	0x00100070

08005960 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005970:	2b01      	cmp	r3, #1
 8005972:	d101      	bne.n	8005978 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005974:	2302      	movs	r3, #2
 8005976:	e031      	b.n	80059dc <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005988:	6839      	ldr	r1, [r7, #0]
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f904 	bl	8005b98 <TIM_SlaveTimer_SetConfig>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d009      	beq.n	80059aa <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e018      	b.n	80059dc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059b8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68da      	ldr	r2, [r3, #12]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80059c8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a46      	ldr	r2, [pc, #280]	; (8005b74 <TIM_Base_SetConfig+0x12c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d017      	beq.n	8005a90 <TIM_Base_SetConfig+0x48>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a66:	d013      	beq.n	8005a90 <TIM_Base_SetConfig+0x48>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a43      	ldr	r2, [pc, #268]	; (8005b78 <TIM_Base_SetConfig+0x130>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d00f      	beq.n	8005a90 <TIM_Base_SetConfig+0x48>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a42      	ldr	r2, [pc, #264]	; (8005b7c <TIM_Base_SetConfig+0x134>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d00b      	beq.n	8005a90 <TIM_Base_SetConfig+0x48>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a41      	ldr	r2, [pc, #260]	; (8005b80 <TIM_Base_SetConfig+0x138>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d007      	beq.n	8005a90 <TIM_Base_SetConfig+0x48>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a40      	ldr	r2, [pc, #256]	; (8005b84 <TIM_Base_SetConfig+0x13c>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d003      	beq.n	8005a90 <TIM_Base_SetConfig+0x48>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a3f      	ldr	r2, [pc, #252]	; (8005b88 <TIM_Base_SetConfig+0x140>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d108      	bne.n	8005aa2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a33      	ldr	r2, [pc, #204]	; (8005b74 <TIM_Base_SetConfig+0x12c>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d023      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ab0:	d01f      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a30      	ldr	r2, [pc, #192]	; (8005b78 <TIM_Base_SetConfig+0x130>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d01b      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a2f      	ldr	r2, [pc, #188]	; (8005b7c <TIM_Base_SetConfig+0x134>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d017      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a2e      	ldr	r2, [pc, #184]	; (8005b80 <TIM_Base_SetConfig+0x138>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d013      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a2d      	ldr	r2, [pc, #180]	; (8005b84 <TIM_Base_SetConfig+0x13c>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00f      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a2d      	ldr	r2, [pc, #180]	; (8005b8c <TIM_Base_SetConfig+0x144>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00b      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a2c      	ldr	r2, [pc, #176]	; (8005b90 <TIM_Base_SetConfig+0x148>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d007      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a2b      	ldr	r2, [pc, #172]	; (8005b94 <TIM_Base_SetConfig+0x14c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d003      	beq.n	8005af2 <TIM_Base_SetConfig+0xaa>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a26      	ldr	r2, [pc, #152]	; (8005b88 <TIM_Base_SetConfig+0x140>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d108      	bne.n	8005b04 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a12      	ldr	r2, [pc, #72]	; (8005b74 <TIM_Base_SetConfig+0x12c>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d013      	beq.n	8005b58 <TIM_Base_SetConfig+0x110>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a14      	ldr	r2, [pc, #80]	; (8005b84 <TIM_Base_SetConfig+0x13c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00f      	beq.n	8005b58 <TIM_Base_SetConfig+0x110>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a14      	ldr	r2, [pc, #80]	; (8005b8c <TIM_Base_SetConfig+0x144>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d00b      	beq.n	8005b58 <TIM_Base_SetConfig+0x110>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <TIM_Base_SetConfig+0x148>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d007      	beq.n	8005b58 <TIM_Base_SetConfig+0x110>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a12      	ldr	r2, [pc, #72]	; (8005b94 <TIM_Base_SetConfig+0x14c>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d003      	beq.n	8005b58 <TIM_Base_SetConfig+0x110>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a0d      	ldr	r2, [pc, #52]	; (8005b88 <TIM_Base_SetConfig+0x140>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d103      	bne.n	8005b60 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	691a      	ldr	r2, [r3, #16]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	615a      	str	r2, [r3, #20]
}
 8005b66:	bf00      	nop
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40012c00 	.word	0x40012c00
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40000800 	.word	0x40000800
 8005b80:	40000c00 	.word	0x40000c00
 8005b84:	40013400 	.word	0x40013400
 8005b88:	40015000 	.word	0x40015000
 8005b8c:	40014000 	.word	0x40014000
 8005b90:	40014400 	.word	0x40014400
 8005b94:	40014800 	.word	0x40014800

08005b98 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005bb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bc6:	f023 0307 	bic.w	r3, r3, #7
 8005bca:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	2b70      	cmp	r3, #112	; 0x70
 8005be4:	d034      	beq.n	8005c50 <TIM_SlaveTimer_SetConfig+0xb8>
 8005be6:	2b70      	cmp	r3, #112	; 0x70
 8005be8:	d811      	bhi.n	8005c0e <TIM_SlaveTimer_SetConfig+0x76>
 8005bea:	2b30      	cmp	r3, #48	; 0x30
 8005bec:	d07d      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005bee:	2b30      	cmp	r3, #48	; 0x30
 8005bf0:	d806      	bhi.n	8005c00 <TIM_SlaveTimer_SetConfig+0x68>
 8005bf2:	2b10      	cmp	r3, #16
 8005bf4:	d079      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005bf6:	2b20      	cmp	r3, #32
 8005bf8:	d077      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d075      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 8005bfe:	e075      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8005c00:	2b50      	cmp	r3, #80	; 0x50
 8005c02:	d05e      	beq.n	8005cc2 <TIM_SlaveTimer_SetConfig+0x12a>
 8005c04:	2b60      	cmp	r3, #96	; 0x60
 8005c06:	d066      	beq.n	8005cd6 <TIM_SlaveTimer_SetConfig+0x13e>
 8005c08:	2b40      	cmp	r3, #64	; 0x40
 8005c0a:	d02c      	beq.n	8005c66 <TIM_SlaveTimer_SetConfig+0xce>
      break;
 8005c0c:	e06e      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8005c0e:	4a3a      	ldr	r2, [pc, #232]	; (8005cf8 <TIM_SlaveTimer_SetConfig+0x160>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d06a      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005c14:	4a38      	ldr	r2, [pc, #224]	; (8005cf8 <TIM_SlaveTimer_SetConfig+0x160>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d809      	bhi.n	8005c2e <TIM_SlaveTimer_SetConfig+0x96>
 8005c1a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005c1e:	d064      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005c20:	4a36      	ldr	r2, [pc, #216]	; (8005cfc <TIM_SlaveTimer_SetConfig+0x164>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d061      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005c26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c2a:	d05e      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8005c2c:	e05e      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8005c2e:	4a34      	ldr	r2, [pc, #208]	; (8005d00 <TIM_SlaveTimer_SetConfig+0x168>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d05a      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005c34:	4a32      	ldr	r2, [pc, #200]	; (8005d00 <TIM_SlaveTimer_SetConfig+0x168>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d803      	bhi.n	8005c42 <TIM_SlaveTimer_SetConfig+0xaa>
 8005c3a:	4a32      	ldr	r2, [pc, #200]	; (8005d04 <TIM_SlaveTimer_SetConfig+0x16c>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d054      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8005c40:	e054      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 8005c42:	4a31      	ldr	r2, [pc, #196]	; (8005d08 <TIM_SlaveTimer_SetConfig+0x170>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d050      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
 8005c48:	4a30      	ldr	r2, [pc, #192]	; (8005d0c <TIM_SlaveTimer_SetConfig+0x174>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d04d      	beq.n	8005cea <TIM_SlaveTimer_SetConfig+0x152>
      break;
 8005c4e:	e04d      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6818      	ldr	r0, [r3, #0]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	68d9      	ldr	r1, [r3, #12]
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f000 f8d2 	bl	8005e08 <TIM_ETR_SetConfig>
      break;
 8005c64:	e042      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2b05      	cmp	r3, #5
 8005c6c:	d004      	beq.n	8005c78 <TIM_SlaveTimer_SetConfig+0xe0>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8005c76:	d101      	bne.n	8005c7c <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e038      	b.n	8005cee <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6a1a      	ldr	r2, [r3, #32]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0201 	bic.w	r2, r2, #1
 8005c92:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ca2:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	011b      	lsls	r3, r3, #4
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	621a      	str	r2, [r3, #32]
      break;
 8005cc0:	e014      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6818      	ldr	r0, [r3, #0]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	6899      	ldr	r1, [r3, #8]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f000 f81e 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      break;
 8005cd4:	e00a      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6818      	ldr	r0, [r3, #0]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	6899      	ldr	r1, [r3, #8]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	f000 f843 	bl	8005d6e <TIM_TI2_ConfigInputStage>
      break;
 8005ce8:	e000      	b.n	8005cec <TIM_SlaveTimer_SetConfig+0x154>
      break;
 8005cea:	bf00      	nop
  }
  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3718      	adds	r7, #24
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	00100030 	.word	0x00100030
 8005cfc:	00100020 	.word	0x00100020
 8005d00:	00100050 	.word	0x00100050
 8005d04:	00100040 	.word	0x00100040
 8005d08:	00100060 	.word	0x00100060
 8005d0c:	00100070 	.word	0x00100070

08005d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	f023 0201 	bic.w	r2, r3, #1
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f023 030a 	bic.w	r3, r3, #10
 8005d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	621a      	str	r2, [r3, #32]
}
 8005d62:	bf00      	nop
 8005d64:	371c      	adds	r7, #28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b087      	sub	sp, #28
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	60f8      	str	r0, [r7, #12]
 8005d76:	60b9      	str	r1, [r7, #8]
 8005d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	f023 0210 	bic.w	r2, r3, #16
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	031b      	lsls	r3, r3, #12
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005daa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	621a      	str	r2, [r3, #32]
}
 8005dc2:	bf00      	nop
 8005dc4:	371c      	adds	r7, #28
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b085      	sub	sp, #20
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
 8005dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dea:	683a      	ldr	r2, [r7, #0]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f043 0307 	orr.w	r3, r3, #7
 8005df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	609a      	str	r2, [r3, #8]
}
 8005dfc:	bf00      	nop
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
 8005e14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	021a      	lsls	r2, r3, #8
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	609a      	str	r2, [r3, #8]
}
 8005e3c:	bf00      	nop
 8005e3e:	371c      	adds	r7, #28
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e074      	b.n	8005f4a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a34      	ldr	r2, [pc, #208]	; (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d009      	beq.n	8005e9e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a33      	ldr	r2, [pc, #204]	; (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d004      	beq.n	8005e9e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a31      	ldr	r2, [pc, #196]	; (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d108      	bne.n	8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005ea4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a21      	ldr	r2, [pc, #132]	; (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d022      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ee0:	d01d      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a1f      	ldr	r2, [pc, #124]	; (8005f64 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d018      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a1d      	ldr	r2, [pc, #116]	; (8005f68 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d013      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a1c      	ldr	r2, [pc, #112]	; (8005f6c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d00e      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a15      	ldr	r2, [pc, #84]	; (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d009      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a18      	ldr	r2, [pc, #96]	; (8005f70 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d004      	beq.n	8005f1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a11      	ldr	r2, [pc, #68]	; (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d10c      	bne.n	8005f38 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3714      	adds	r7, #20
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	40012c00 	.word	0x40012c00
 8005f5c:	40013400 	.word	0x40013400
 8005f60:	40015000 	.word	0x40015000
 8005f64:	40000400 	.word	0x40000400
 8005f68:	40000800 	.word	0x40000800
 8005f6c:	40000c00 	.word	0x40000c00
 8005f70:	40014000 	.word	0x40014000

08005f74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d101      	bne.n	8005f90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005f8c:	2302      	movs	r3, #2
 8005f8e:	e096      	b.n	80060be <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	041b      	lsls	r3, r3, #16
 8006006:	4313      	orrs	r3, r2
 8006008:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a2f      	ldr	r2, [pc, #188]	; (80060cc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d009      	beq.n	8006028 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a2d      	ldr	r2, [pc, #180]	; (80060d0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d004      	beq.n	8006028 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a2c      	ldr	r2, [pc, #176]	; (80060d4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d106      	bne.n	8006036 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a24      	ldr	r2, [pc, #144]	; (80060cc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d009      	beq.n	8006054 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a22      	ldr	r2, [pc, #136]	; (80060d0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d004      	beq.n	8006054 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a21      	ldr	r2, [pc, #132]	; (80060d4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d12b      	bne.n	80060ac <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800605e:	051b      	lsls	r3, r3, #20
 8006060:	4313      	orrs	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	4313      	orrs	r3, r2
 8006070:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607c:	4313      	orrs	r3, r2
 800607e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a11      	ldr	r2, [pc, #68]	; (80060cc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d009      	beq.n	800609e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a10      	ldr	r2, [pc, #64]	; (80060d0 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d004      	beq.n	800609e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a0e      	ldr	r2, [pc, #56]	; (80060d4 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d106      	bne.n	80060ac <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a8:	4313      	orrs	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	40012c00 	.word	0x40012c00
 80060d0:	40013400 	.word	0x40013400
 80060d4:	40015000 	.word	0x40015000

080060d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8006164:	b590      	push	{r4, r7, lr}
 8006166:	b08b      	sub	sp, #44	; 0x2c
 8006168:	af00      	add	r7, sp, #0
 800616a:	4604      	mov	r4, r0
 800616c:	4608      	mov	r0, r1
 800616e:	4611      	mov	r1, r2
 8006170:	461a      	mov	r2, r3
 8006172:	4623      	mov	r3, r4
 8006174:	80fb      	strh	r3, [r7, #6]
 8006176:	4603      	mov	r3, r0
 8006178:	80bb      	strh	r3, [r7, #4]
 800617a:	460b      	mov	r3, r1
 800617c:	807b      	strh	r3, [r7, #2]
 800617e:	4613      	mov	r3, r2
 8006180:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 8006182:	887b      	ldrh	r3, [r7, #2]
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8006186:	2300      	movs	r3, #0
 8006188:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 800618a:	887b      	ldrh	r3, [r7, #2]
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	f1c3 0301 	rsb	r3, r3, #1
 8006192:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8006194:	2300      	movs	r3, #0
 8006196:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8006198:	2300      	movs	r3, #0
 800619a:	617b      	str	r3, [r7, #20]

    while (x >= y)
 800619c:	e061      	b.n	8006262 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 800619e:	88fa      	ldrh	r2, [r7, #6]
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	613b      	str	r3, [r7, #16]
 80061a6:	e018      	b.n	80061da <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	b298      	uxth	r0, r3
 80061ac:	6a3b      	ldr	r3, [r7, #32]
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	88bb      	ldrh	r3, [r7, #4]
 80061b2:	4413      	add	r3, r2
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	883a      	ldrh	r2, [r7, #0]
 80061b8:	4619      	mov	r1, r3
 80061ba:	f000 fc0b 	bl	80069d4 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	b298      	uxth	r0, r3
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	88ba      	ldrh	r2, [r7, #4]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	883a      	ldrh	r2, [r7, #0]
 80061ce:	4619      	mov	r1, r3
 80061d0:	f000 fc00 	bl	80069d4 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	3301      	adds	r3, #1
 80061d8:	613b      	str	r3, [r7, #16]
 80061da:	88fa      	ldrh	r2, [r7, #6]
 80061dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061de:	4413      	add	r3, r2
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	dde0      	ble.n	80061a8 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	6a3b      	ldr	r3, [r7, #32]
 80061ea:	1ad3      	subs	r3, r2, r3
 80061ec:	60fb      	str	r3, [r7, #12]
 80061ee:	e018      	b.n	8006222 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	b298      	uxth	r0, r3
 80061f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	88bb      	ldrh	r3, [r7, #4]
 80061fa:	4413      	add	r3, r2
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	883a      	ldrh	r2, [r7, #0]
 8006200:	4619      	mov	r1, r3
 8006202:	f000 fbe7 	bl	80069d4 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	b298      	uxth	r0, r3
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	b29b      	uxth	r3, r3
 800620e:	88ba      	ldrh	r2, [r7, #4]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	b29b      	uxth	r3, r3
 8006214:	883a      	ldrh	r2, [r7, #0]
 8006216:	4619      	mov	r1, r3
 8006218:	f000 fbdc 	bl	80069d4 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	3301      	adds	r3, #1
 8006220:	60fb      	str	r3, [r7, #12]
 8006222:	88fa      	ldrh	r2, [r7, #6]
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	4413      	add	r3, r2
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	429a      	cmp	r2, r3
 800622c:	dde0      	ble.n	80061f0 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 800622e:	6a3b      	ldr	r3, [r7, #32]
 8006230:	3301      	adds	r3, #1
 8006232:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 8006234:	697a      	ldr	r2, [r7, #20]
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	4413      	add	r3, r2
 800623a:	617b      	str	r3, [r7, #20]
        yChange += 2;
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	3302      	adds	r3, #2
 8006240:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	005a      	lsls	r2, r3, #1
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	4413      	add	r3, r2
 800624a:	2b00      	cmp	r3, #0
 800624c:	dd09      	ble.n	8006262 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 800624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006250:	3b01      	subs	r3, #1
 8006252:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	4413      	add	r3, r2
 800625a:	617b      	str	r3, [r7, #20]
            xChange += 2;
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	3302      	adds	r3, #2
 8006260:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 8006262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	429a      	cmp	r2, r3
 8006268:	da99      	bge.n	800619e <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 800626a:	bf00      	nop
 800626c:	372c      	adds	r7, #44	; 0x2c
 800626e:	46bd      	mov	sp, r7
 8006270:	bd90      	pop	{r4, r7, pc}
	...

08006274 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8006274:	b590      	push	{r4, r7, lr}
 8006276:	b089      	sub	sp, #36	; 0x24
 8006278:	af02      	add	r7, sp, #8
 800627a:	4604      	mov	r4, r0
 800627c:	4608      	mov	r0, r1
 800627e:	4611      	mov	r1, r2
 8006280:	461a      	mov	r2, r3
 8006282:	4623      	mov	r3, r4
 8006284:	71fb      	strb	r3, [r7, #7]
 8006286:	4603      	mov	r3, r0
 8006288:	71bb      	strb	r3, [r7, #6]
 800628a:	460b      	mov	r3, r1
 800628c:	717b      	strb	r3, [r7, #5]
 800628e:	4613      	mov	r3, r2
 8006290:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8006292:	79fb      	ldrb	r3, [r7, #7]
 8006294:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8006296:	7dfb      	ldrb	r3, [r7, #23]
 8006298:	2b1f      	cmp	r3, #31
 800629a:	d802      	bhi.n	80062a2 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 800629c:	2300      	movs	r3, #0
 800629e:	71fb      	strb	r3, [r7, #7]
 80062a0:	e002      	b.n	80062a8 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80062a2:	7dfb      	ldrb	r3, [r7, #23]
 80062a4:	3b20      	subs	r3, #32
 80062a6:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80062a8:	2300      	movs	r3, #0
 80062aa:	753b      	strb	r3, [r7, #20]
 80062ac:	e012      	b.n	80062d4 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80062ae:	7dfa      	ldrb	r2, [r7, #23]
 80062b0:	7d38      	ldrb	r0, [r7, #20]
 80062b2:	7d39      	ldrb	r1, [r7, #20]
 80062b4:	4c3b      	ldr	r4, [pc, #236]	; (80063a4 <ILI9341_Draw_Char+0x130>)
 80062b6:	4613      	mov	r3, r2
 80062b8:	005b      	lsls	r3, r3, #1
 80062ba:	4413      	add	r3, r2
 80062bc:	005b      	lsls	r3, r3, #1
 80062be:	4423      	add	r3, r4
 80062c0:	4403      	add	r3, r0
 80062c2:	781a      	ldrb	r2, [r3, #0]
 80062c4:	f107 0318 	add.w	r3, r7, #24
 80062c8:	440b      	add	r3, r1
 80062ca:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80062ce:	7d3b      	ldrb	r3, [r7, #20]
 80062d0:	3301      	adds	r3, #1
 80062d2:	753b      	strb	r3, [r7, #20]
 80062d4:	7d3b      	ldrb	r3, [r7, #20]
 80062d6:	2b05      	cmp	r3, #5
 80062d8:	d9e9      	bls.n	80062ae <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80062da:	79bb      	ldrb	r3, [r7, #6]
 80062dc:	b298      	uxth	r0, r3
 80062de:	797b      	ldrb	r3, [r7, #5]
 80062e0:	b299      	uxth	r1, r3
 80062e2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062e4:	461a      	mov	r2, r3
 80062e6:	0052      	lsls	r2, r2, #1
 80062e8:	4413      	add	r3, r2
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	b29c      	uxth	r4, r3
 80062f4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	4623      	mov	r3, r4
 80062fa:	f000 fc33 	bl	8006b64 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 80062fe:	2300      	movs	r3, #0
 8006300:	757b      	strb	r3, [r7, #21]
 8006302:	e048      	b.n	8006396 <ILI9341_Draw_Char+0x122>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8006304:	2300      	movs	r3, #0
 8006306:	75bb      	strb	r3, [r7, #22]
 8006308:	e03f      	b.n	800638a <ILI9341_Draw_Char+0x116>
            if (temp[j] & (1<<i)) {			
 800630a:	7d7b      	ldrb	r3, [r7, #21]
 800630c:	f107 0218 	add.w	r2, r7, #24
 8006310:	4413      	add	r3, r2
 8006312:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8006316:	461a      	mov	r2, r3
 8006318:	7dbb      	ldrb	r3, [r7, #22]
 800631a:	fa42 f303 	asr.w	r3, r2, r3
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b00      	cmp	r3, #0
 8006324:	d02e      	beq.n	8006384 <ILI9341_Draw_Char+0x110>
							if(Size == 1)
 8006326:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006328:	2b01      	cmp	r3, #1
 800632a:	d110      	bne.n	800634e <ILI9341_Draw_Char+0xda>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800632c:	79bb      	ldrb	r3, [r7, #6]
 800632e:	b29a      	uxth	r2, r3
 8006330:	7d7b      	ldrb	r3, [r7, #21]
 8006332:	b29b      	uxth	r3, r3
 8006334:	4413      	add	r3, r2
 8006336:	b298      	uxth	r0, r3
 8006338:	797b      	ldrb	r3, [r7, #5]
 800633a:	b29a      	uxth	r2, r3
 800633c:	7dbb      	ldrb	r3, [r7, #22]
 800633e:	b29b      	uxth	r3, r3
 8006340:	4413      	add	r3, r2
 8006342:	b29b      	uxth	r3, r3
 8006344:	887a      	ldrh	r2, [r7, #2]
 8006346:	4619      	mov	r1, r3
 8006348:	f000 fb44 	bl	80069d4 <ILI9341_Draw_Pixel>
 800634c:	e01a      	b.n	8006384 <ILI9341_Draw_Char+0x110>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800634e:	79bb      	ldrb	r3, [r7, #6]
 8006350:	b29a      	uxth	r2, r3
 8006352:	7d7b      	ldrb	r3, [r7, #21]
 8006354:	b29b      	uxth	r3, r3
 8006356:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8006358:	fb11 f303 	smulbb	r3, r1, r3
 800635c:	b29b      	uxth	r3, r3
 800635e:	4413      	add	r3, r2
 8006360:	b298      	uxth	r0, r3
 8006362:	797b      	ldrb	r3, [r7, #5]
 8006364:	b29a      	uxth	r2, r3
 8006366:	7dbb      	ldrb	r3, [r7, #22]
 8006368:	b29b      	uxth	r3, r3
 800636a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800636c:	fb11 f303 	smulbb	r3, r1, r3
 8006370:	b29b      	uxth	r3, r3
 8006372:	4413      	add	r3, r2
 8006374:	b299      	uxth	r1, r3
 8006376:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8006378:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800637a:	887b      	ldrh	r3, [r7, #2]
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	4623      	mov	r3, r4
 8006380:	f000 fbf0 	bl	8006b64 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8006384:	7dbb      	ldrb	r3, [r7, #22]
 8006386:	3301      	adds	r3, #1
 8006388:	75bb      	strb	r3, [r7, #22]
 800638a:	7dbb      	ldrb	r3, [r7, #22]
 800638c:	2b07      	cmp	r3, #7
 800638e:	d9bc      	bls.n	800630a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8006390:	7d7b      	ldrb	r3, [r7, #21]
 8006392:	3301      	adds	r3, #1
 8006394:	757b      	strb	r3, [r7, #21]
 8006396:	7d7b      	ldrb	r3, [r7, #21]
 8006398:	2b05      	cmp	r3, #5
 800639a:	d9b3      	bls.n	8006304 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800639c:	bf00      	nop
 800639e:	371c      	adds	r7, #28
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd90      	pop	{r4, r7, pc}
 80063a4:	080075ac 	.word	0x080075ac

080063a8 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80063a8:	b590      	push	{r4, r7, lr}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af02      	add	r7, sp, #8
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	4608      	mov	r0, r1
 80063b2:	4611      	mov	r1, r2
 80063b4:	461a      	mov	r2, r3
 80063b6:	4603      	mov	r3, r0
 80063b8:	70fb      	strb	r3, [r7, #3]
 80063ba:	460b      	mov	r3, r1
 80063bc:	70bb      	strb	r3, [r7, #2]
 80063be:	4613      	mov	r3, r2
 80063c0:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80063c2:	e017      	b.n	80063f4 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	607a      	str	r2, [r7, #4]
 80063ca:	7818      	ldrb	r0, [r3, #0]
 80063cc:	883c      	ldrh	r4, [r7, #0]
 80063ce:	78ba      	ldrb	r2, [r7, #2]
 80063d0:	78f9      	ldrb	r1, [r7, #3]
 80063d2:	8bbb      	ldrh	r3, [r7, #28]
 80063d4:	9301      	str	r3, [sp, #4]
 80063d6:	8b3b      	ldrh	r3, [r7, #24]
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	4623      	mov	r3, r4
 80063dc:	f7ff ff4a 	bl	8006274 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80063e0:	8b3b      	ldrh	r3, [r7, #24]
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	461a      	mov	r2, r3
 80063e6:	0052      	lsls	r2, r2, #1
 80063e8:	4413      	add	r3, r2
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	4413      	add	r3, r2
 80063f2:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1e3      	bne.n	80063c4 <ILI9341_Draw_Text+0x1c>
    }
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	bd90      	pop	{r4, r7, pc}

08006404 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{																							//GPIO INIT
 8006404:	b580      	push	{r7, lr}
 8006406:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8006408:	2200      	movs	r2, #0
 800640a:	2180      	movs	r1, #128	; 0x80
 800640c:	4802      	ldr	r0, [pc, #8]	; (8006418 <ILI9341_SPI_Init+0x14>)
 800640e:	f7fd faef 	bl	80039f0 <HAL_GPIO_WritePin>
}
 8006412:	bf00      	nop
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	48000400 	.word	0x48000400

0800641c <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	4603      	mov	r3, r0
 8006424:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8006426:	1df9      	adds	r1, r7, #7
 8006428:	2301      	movs	r3, #1
 800642a:	2201      	movs	r2, #1
 800642c:	4803      	ldr	r0, [pc, #12]	; (800643c <ILI9341_SPI_Send+0x20>)
 800642e:	f7fe fc43 	bl	8004cb8 <HAL_SPI_Transmit>
}
 8006432:	bf00      	nop
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	200001d4 	.word	0x200001d4

08006440 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	4603      	mov	r3, r0
 8006448:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800644a:	2200      	movs	r2, #0
 800644c:	2180      	movs	r1, #128	; 0x80
 800644e:	480a      	ldr	r0, [pc, #40]	; (8006478 <ILI9341_Write_Command+0x38>)
 8006450:	f7fd face 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006454:	2200      	movs	r2, #0
 8006456:	2140      	movs	r1, #64	; 0x40
 8006458:	4807      	ldr	r0, [pc, #28]	; (8006478 <ILI9341_Write_Command+0x38>)
 800645a:	f7fd fac9 	bl	80039f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 800645e:	79fb      	ldrb	r3, [r7, #7]
 8006460:	4618      	mov	r0, r3
 8006462:	f7ff ffdb 	bl	800641c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8006466:	2201      	movs	r2, #1
 8006468:	2180      	movs	r1, #128	; 0x80
 800646a:	4803      	ldr	r0, [pc, #12]	; (8006478 <ILI9341_Write_Command+0x38>)
 800646c:	f7fd fac0 	bl	80039f0 <HAL_GPIO_WritePin>
}
 8006470:	bf00      	nop
 8006472:	3708      	adds	r7, #8
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	48000400 	.word	0x48000400

0800647c <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	af00      	add	r7, sp, #0
 8006482:	4603      	mov	r3, r0
 8006484:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8006486:	2201      	movs	r2, #1
 8006488:	2140      	movs	r1, #64	; 0x40
 800648a:	480a      	ldr	r0, [pc, #40]	; (80064b4 <ILI9341_Write_Data+0x38>)
 800648c:	f7fd fab0 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006490:	2200      	movs	r2, #0
 8006492:	2180      	movs	r1, #128	; 0x80
 8006494:	4807      	ldr	r0, [pc, #28]	; (80064b4 <ILI9341_Write_Data+0x38>)
 8006496:	f7fd faab 	bl	80039f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800649a:	79fb      	ldrb	r3, [r7, #7]
 800649c:	4618      	mov	r0, r3
 800649e:	f7ff ffbd 	bl	800641c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80064a2:	2201      	movs	r2, #1
 80064a4:	2180      	movs	r1, #128	; 0x80
 80064a6:	4803      	ldr	r0, [pc, #12]	; (80064b4 <ILI9341_Write_Data+0x38>)
 80064a8:	f7fd faa2 	bl	80039f0 <HAL_GPIO_WritePin>
}
 80064ac:	bf00      	nop
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	48000400 	.word	0x48000400

080064b8 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80064b8:	b590      	push	{r4, r7, lr}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4604      	mov	r4, r0
 80064c0:	4608      	mov	r0, r1
 80064c2:	4611      	mov	r1, r2
 80064c4:	461a      	mov	r2, r3
 80064c6:	4623      	mov	r3, r4
 80064c8:	80fb      	strh	r3, [r7, #6]
 80064ca:	4603      	mov	r3, r0
 80064cc:	80bb      	strh	r3, [r7, #4]
 80064ce:	460b      	mov	r3, r1
 80064d0:	807b      	strh	r3, [r7, #2]
 80064d2:	4613      	mov	r3, r2
 80064d4:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 80064d6:	202a      	movs	r0, #42	; 0x2a
 80064d8:	f7ff ffb2 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80064dc:	88fb      	ldrh	r3, [r7, #6]
 80064de:	0a1b      	lsrs	r3, r3, #8
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	4618      	mov	r0, r3
 80064e6:	f7ff ffc9 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80064ea:	88fb      	ldrh	r3, [r7, #6]
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	4618      	mov	r0, r3
 80064f0:	f7ff ffc4 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80064f4:	887b      	ldrh	r3, [r7, #2]
 80064f6:	0a1b      	lsrs	r3, r3, #8
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff ffbd 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8006502:	887b      	ldrh	r3, [r7, #2]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	4618      	mov	r0, r3
 8006508:	f7ff ffb8 	bl	800647c <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 800650c:	202b      	movs	r0, #43	; 0x2b
 800650e:	f7ff ff97 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8006512:	88bb      	ldrh	r3, [r7, #4]
 8006514:	0a1b      	lsrs	r3, r3, #8
 8006516:	b29b      	uxth	r3, r3
 8006518:	b2db      	uxtb	r3, r3
 800651a:	4618      	mov	r0, r3
 800651c:	f7ff ffae 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8006520:	88bb      	ldrh	r3, [r7, #4]
 8006522:	b2db      	uxtb	r3, r3
 8006524:	4618      	mov	r0, r3
 8006526:	f7ff ffa9 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800652a:	883b      	ldrh	r3, [r7, #0]
 800652c:	0a1b      	lsrs	r3, r3, #8
 800652e:	b29b      	uxth	r3, r3
 8006530:	b2db      	uxtb	r3, r3
 8006532:	4618      	mov	r0, r3
 8006534:	f7ff ffa2 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8006538:	883b      	ldrh	r3, [r7, #0]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	4618      	mov	r0, r3
 800653e:	f7ff ff9d 	bl	800647c <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8006542:	202c      	movs	r0, #44	; 0x2c
 8006544:	f7ff ff7c 	bl	8006440 <ILI9341_Write_Command>
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	bd90      	pop	{r4, r7, pc}

08006550 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8006554:	2200      	movs	r2, #0
 8006556:	f44f 7100 	mov.w	r1, #512	; 0x200
 800655a:	480b      	ldr	r0, [pc, #44]	; (8006588 <ILI9341_Reset+0x38>)
 800655c:	f7fd fa48 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8006560:	20c8      	movs	r0, #200	; 0xc8
 8006562:	f7fb f817 	bl	8001594 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006566:	2200      	movs	r2, #0
 8006568:	2180      	movs	r1, #128	; 0x80
 800656a:	4807      	ldr	r0, [pc, #28]	; (8006588 <ILI9341_Reset+0x38>)
 800656c:	f7fd fa40 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8006570:	20c8      	movs	r0, #200	; 0xc8
 8006572:	f7fb f80f 	bl	8001594 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8006576:	2201      	movs	r2, #1
 8006578:	f44f 7100 	mov.w	r1, #512	; 0x200
 800657c:	4802      	ldr	r0, [pc, #8]	; (8006588 <ILI9341_Reset+0x38>)
 800657e:	f7fd fa37 	bl	80039f0 <HAL_GPIO_WritePin>
}
 8006582:	bf00      	nop
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	48000400 	.word	0x48000400

0800658c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	4603      	mov	r3, r0
 8006594:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8006596:	79fb      	ldrb	r3, [r7, #7]
 8006598:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800659a:	2036      	movs	r0, #54	; 0x36
 800659c:	f7ff ff50 	bl	8006440 <ILI9341_Write_Command>
//HAL_Delay(1);
	
switch(screen_rotation) 
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
 80065a2:	2b03      	cmp	r3, #3
 80065a4:	d836      	bhi.n	8006614 <ILI9341_Set_Rotation+0x88>
 80065a6:	a201      	add	r2, pc, #4	; (adr r2, 80065ac <ILI9341_Set_Rotation+0x20>)
 80065a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ac:	080065bd 	.word	0x080065bd
 80065b0:	080065d3 	.word	0x080065d3
 80065b4:	080065e9 	.word	0x080065e9
 80065b8:	080065ff 	.word	0x080065ff
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80065bc:	2048      	movs	r0, #72	; 0x48
 80065be:	f7ff ff5d 	bl	800647c <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80065c2:	4b17      	ldr	r3, [pc, #92]	; (8006620 <ILI9341_Set_Rotation+0x94>)
 80065c4:	22f0      	movs	r2, #240	; 0xf0
 80065c6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80065c8:	4b16      	ldr	r3, [pc, #88]	; (8006624 <ILI9341_Set_Rotation+0x98>)
 80065ca:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80065ce:	801a      	strh	r2, [r3, #0]
			break;
 80065d0:	e021      	b.n	8006616 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80065d2:	2028      	movs	r0, #40	; 0x28
 80065d4:	f7ff ff52 	bl	800647c <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80065d8:	4b11      	ldr	r3, [pc, #68]	; (8006620 <ILI9341_Set_Rotation+0x94>)
 80065da:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80065de:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80065e0:	4b10      	ldr	r3, [pc, #64]	; (8006624 <ILI9341_Set_Rotation+0x98>)
 80065e2:	22f0      	movs	r2, #240	; 0xf0
 80065e4:	801a      	strh	r2, [r3, #0]
			break;
 80065e6:	e016      	b.n	8006616 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80065e8:	2088      	movs	r0, #136	; 0x88
 80065ea:	f7ff ff47 	bl	800647c <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80065ee:	4b0c      	ldr	r3, [pc, #48]	; (8006620 <ILI9341_Set_Rotation+0x94>)
 80065f0:	22f0      	movs	r2, #240	; 0xf0
 80065f2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80065f4:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <ILI9341_Set_Rotation+0x98>)
 80065f6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80065fa:	801a      	strh	r2, [r3, #0]
			break;
 80065fc:	e00b      	b.n	8006616 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80065fe:	20e8      	movs	r0, #232	; 0xe8
 8006600:	f7ff ff3c 	bl	800647c <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8006604:	4b06      	ldr	r3, [pc, #24]	; (8006620 <ILI9341_Set_Rotation+0x94>)
 8006606:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800660a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800660c:	4b05      	ldr	r3, [pc, #20]	; (8006624 <ILI9341_Set_Rotation+0x98>)
 800660e:	22f0      	movs	r2, #240	; 0xf0
 8006610:	801a      	strh	r2, [r3, #0]
			break;
 8006612:	e000      	b.n	8006616 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8006614:	bf00      	nop
	}
}
 8006616:	bf00      	nop
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	20000012 	.word	0x20000012
 8006624:	20000010 	.word	0x20000010

08006628 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800662c:	2201      	movs	r2, #1
 800662e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006632:	4802      	ldr	r0, [pc, #8]	; (800663c <ILI9341_Enable+0x14>)
 8006634:	f7fd f9dc 	bl	80039f0 <HAL_GPIO_WritePin>
}
 8006638:	bf00      	nop
 800663a:	bd80      	pop	{r7, pc}
 800663c:	48000400 	.word	0x48000400

08006640 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8006644:	f7ff fff0 	bl	8006628 <ILI9341_Enable>
ILI9341_SPI_Init();
 8006648:	f7ff fedc 	bl	8006404 <ILI9341_SPI_Init>
ILI9341_Reset();
 800664c:	f7ff ff80 	bl	8006550 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8006650:	2001      	movs	r0, #1
 8006652:	f7ff fef5 	bl	8006440 <ILI9341_Write_Command>
HAL_Delay(2000);
 8006656:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800665a:	f7fa ff9b 	bl	8001594 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 800665e:	20cb      	movs	r0, #203	; 0xcb
 8006660:	f7ff feee 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8006664:	2039      	movs	r0, #57	; 0x39
 8006666:	f7ff ff09 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800666a:	202c      	movs	r0, #44	; 0x2c
 800666c:	f7ff ff06 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8006670:	2000      	movs	r0, #0
 8006672:	f7ff ff03 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8006676:	2034      	movs	r0, #52	; 0x34
 8006678:	f7ff ff00 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800667c:	2002      	movs	r0, #2
 800667e:	f7ff fefd 	bl	800647c <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8006682:	20cf      	movs	r0, #207	; 0xcf
 8006684:	f7ff fedc 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006688:	2000      	movs	r0, #0
 800668a:	f7ff fef7 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800668e:	20c1      	movs	r0, #193	; 0xc1
 8006690:	f7ff fef4 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8006694:	2030      	movs	r0, #48	; 0x30
 8006696:	f7ff fef1 	bl	800647c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800669a:	20e8      	movs	r0, #232	; 0xe8
 800669c:	f7ff fed0 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80066a0:	2085      	movs	r0, #133	; 0x85
 80066a2:	f7ff feeb 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80066a6:	2000      	movs	r0, #0
 80066a8:	f7ff fee8 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 80066ac:	2078      	movs	r0, #120	; 0x78
 80066ae:	f7ff fee5 	bl	800647c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 80066b2:	20ea      	movs	r0, #234	; 0xea
 80066b4:	f7ff fec4 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80066b8:	2000      	movs	r0, #0
 80066ba:	f7ff fedf 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80066be:	2000      	movs	r0, #0
 80066c0:	f7ff fedc 	bl	800647c <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 80066c4:	20ed      	movs	r0, #237	; 0xed
 80066c6:	f7ff febb 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 80066ca:	2064      	movs	r0, #100	; 0x64
 80066cc:	f7ff fed6 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80066d0:	2003      	movs	r0, #3
 80066d2:	f7ff fed3 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 80066d6:	2012      	movs	r0, #18
 80066d8:	f7ff fed0 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80066dc:	2081      	movs	r0, #129	; 0x81
 80066de:	f7ff fecd 	bl	800647c <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80066e2:	20f7      	movs	r0, #247	; 0xf7
 80066e4:	f7ff feac 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80066e8:	2020      	movs	r0, #32
 80066ea:	f7ff fec7 	bl	800647c <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80066ee:	20c0      	movs	r0, #192	; 0xc0
 80066f0:	f7ff fea6 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80066f4:	2023      	movs	r0, #35	; 0x23
 80066f6:	f7ff fec1 	bl	800647c <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80066fa:	20c1      	movs	r0, #193	; 0xc1
 80066fc:	f7ff fea0 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8006700:	2010      	movs	r0, #16
 8006702:	f7ff febb 	bl	800647c <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8006706:	20c5      	movs	r0, #197	; 0xc5
 8006708:	f7ff fe9a 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 800670c:	203e      	movs	r0, #62	; 0x3e
 800670e:	f7ff feb5 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8006712:	2028      	movs	r0, #40	; 0x28
 8006714:	f7ff feb2 	bl	800647c <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8006718:	20c7      	movs	r0, #199	; 0xc7
 800671a:	f7ff fe91 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 800671e:	2086      	movs	r0, #134	; 0x86
 8006720:	f7ff feac 	bl	800647c <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8006724:	2036      	movs	r0, #54	; 0x36
 8006726:	f7ff fe8b 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 800672a:	2048      	movs	r0, #72	; 0x48
 800672c:	f7ff fea6 	bl	800647c <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8006730:	203a      	movs	r0, #58	; 0x3a
 8006732:	f7ff fe85 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8006736:	2055      	movs	r0, #85	; 0x55
 8006738:	f7ff fea0 	bl	800647c <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 800673c:	20b1      	movs	r0, #177	; 0xb1
 800673e:	f7ff fe7f 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006742:	2000      	movs	r0, #0
 8006744:	f7ff fe9a 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8006748:	2018      	movs	r0, #24
 800674a:	f7ff fe97 	bl	800647c <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 800674e:	20b6      	movs	r0, #182	; 0xb6
 8006750:	f7ff fe76 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8006754:	2008      	movs	r0, #8
 8006756:	f7ff fe91 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800675a:	2082      	movs	r0, #130	; 0x82
 800675c:	f7ff fe8e 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8006760:	2027      	movs	r0, #39	; 0x27
 8006762:	f7ff fe8b 	bl	800647c <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8006766:	20f2      	movs	r0, #242	; 0xf2
 8006768:	f7ff fe6a 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800676c:	2000      	movs	r0, #0
 800676e:	f7ff fe85 	bl	800647c <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8006772:	2026      	movs	r0, #38	; 0x26
 8006774:	f7ff fe64 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8006778:	2001      	movs	r0, #1
 800677a:	f7ff fe7f 	bl	800647c <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 800677e:	20e0      	movs	r0, #224	; 0xe0
 8006780:	f7ff fe5e 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8006784:	200f      	movs	r0, #15
 8006786:	f7ff fe79 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800678a:	2031      	movs	r0, #49	; 0x31
 800678c:	f7ff fe76 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8006790:	202b      	movs	r0, #43	; 0x2b
 8006792:	f7ff fe73 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8006796:	200c      	movs	r0, #12
 8006798:	f7ff fe70 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800679c:	200e      	movs	r0, #14
 800679e:	f7ff fe6d 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80067a2:	2008      	movs	r0, #8
 80067a4:	f7ff fe6a 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 80067a8:	204e      	movs	r0, #78	; 0x4e
 80067aa:	f7ff fe67 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 80067ae:	20f1      	movs	r0, #241	; 0xf1
 80067b0:	f7ff fe64 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 80067b4:	2037      	movs	r0, #55	; 0x37
 80067b6:	f7ff fe61 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80067ba:	2007      	movs	r0, #7
 80067bc:	f7ff fe5e 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 80067c0:	2010      	movs	r0, #16
 80067c2:	f7ff fe5b 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80067c6:	2003      	movs	r0, #3
 80067c8:	f7ff fe58 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80067cc:	200e      	movs	r0, #14
 80067ce:	f7ff fe55 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 80067d2:	2009      	movs	r0, #9
 80067d4:	f7ff fe52 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80067d8:	2000      	movs	r0, #0
 80067da:	f7ff fe4f 	bl	800647c <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 80067de:	20e1      	movs	r0, #225	; 0xe1
 80067e0:	f7ff fe2e 	bl	8006440 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80067e4:	2000      	movs	r0, #0
 80067e6:	f7ff fe49 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80067ea:	200e      	movs	r0, #14
 80067ec:	f7ff fe46 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80067f0:	2014      	movs	r0, #20
 80067f2:	f7ff fe43 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80067f6:	2003      	movs	r0, #3
 80067f8:	f7ff fe40 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80067fc:	2011      	movs	r0, #17
 80067fe:	f7ff fe3d 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8006802:	2007      	movs	r0, #7
 8006804:	f7ff fe3a 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8006808:	2031      	movs	r0, #49	; 0x31
 800680a:	f7ff fe37 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800680e:	20c1      	movs	r0, #193	; 0xc1
 8006810:	f7ff fe34 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8006814:	2048      	movs	r0, #72	; 0x48
 8006816:	f7ff fe31 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800681a:	2008      	movs	r0, #8
 800681c:	f7ff fe2e 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8006820:	200f      	movs	r0, #15
 8006822:	f7ff fe2b 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8006826:	200c      	movs	r0, #12
 8006828:	f7ff fe28 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800682c:	2031      	movs	r0, #49	; 0x31
 800682e:	f7ff fe25 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8006832:	2036      	movs	r0, #54	; 0x36
 8006834:	f7ff fe22 	bl	800647c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8006838:	200f      	movs	r0, #15
 800683a:	f7ff fe1f 	bl	800647c <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 800683e:	2011      	movs	r0, #17
 8006840:	f7ff fdfe 	bl	8006440 <ILI9341_Write_Command>
HAL_Delay(240);
 8006844:	20f0      	movs	r0, #240	; 0xf0
 8006846:	f7fa fea5 	bl	8001594 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 800684a:	2029      	movs	r0, #41	; 0x29
 800684c:	f7ff fdf8 	bl	8006440 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8006850:	2000      	movs	r0, #0
 8006852:	f7ff fe9b 	bl	800658c <ILI9341_Set_Rotation>
}
 8006856:	bf00      	nop
 8006858:	bd80      	pop	{r7, pc}
	...

0800685c <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 800685c:	b5b0      	push	{r4, r5, r7, lr}
 800685e:	b08c      	sub	sp, #48	; 0x30
 8006860:	af00      	add	r7, sp, #0
 8006862:	4603      	mov	r3, r0
 8006864:	6039      	str	r1, [r7, #0]
 8006866:	80fb      	strh	r3, [r7, #6]
 8006868:	466b      	mov	r3, sp
 800686a:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 800686c:	2300      	movs	r3, #0
 800686e:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	005b      	lsls	r3, r3, #1
 8006874:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006878:	d202      	bcs.n	8006880 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	627b      	str	r3, [r7, #36]	; 0x24
 800687e:	e002      	b.n	8006886 <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8006880:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006884:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8006886:	2201      	movs	r2, #1
 8006888:	2140      	movs	r1, #64	; 0x40
 800688a:	483d      	ldr	r0, [pc, #244]	; (8006980 <ILI9341_Draw_Colour_Burst+0x124>)
 800688c:	f7fd f8b0 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006890:	2200      	movs	r2, #0
 8006892:	2180      	movs	r1, #128	; 0x80
 8006894:	483a      	ldr	r0, [pc, #232]	; (8006980 <ILI9341_Draw_Colour_Burst+0x124>)
 8006896:	f7fd f8ab 	bl	80039f0 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 800689a:	88fb      	ldrh	r3, [r7, #6]
 800689c:	0a1b      	lsrs	r3, r3, #8
 800689e:	b29b      	uxth	r3, r3
 80068a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 80068a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068a6:	4603      	mov	r3, r0
 80068a8:	3b01      	subs	r3, #1
 80068aa:	61fb      	str	r3, [r7, #28]
 80068ac:	4601      	mov	r1, r0
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	f04f 0300 	mov.w	r3, #0
 80068b6:	f04f 0400 	mov.w	r4, #0
 80068ba:	00d4      	lsls	r4, r2, #3
 80068bc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80068c0:	00cb      	lsls	r3, r1, #3
 80068c2:	4601      	mov	r1, r0
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	f04f 0300 	mov.w	r3, #0
 80068cc:	f04f 0400 	mov.w	r4, #0
 80068d0:	00d4      	lsls	r4, r2, #3
 80068d2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80068d6:	00cb      	lsls	r3, r1, #3
 80068d8:	1dc3      	adds	r3, r0, #7
 80068da:	08db      	lsrs	r3, r3, #3
 80068dc:	00db      	lsls	r3, r3, #3
 80068de:	ebad 0d03 	sub.w	sp, sp, r3
 80068e2:	466b      	mov	r3, sp
 80068e4:	3300      	adds	r3, #0
 80068e6:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80068e8:	2300      	movs	r3, #0
 80068ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80068ec:	e00e      	b.n	800690c <ILI9341_Draw_Colour_Burst+0xb0>
	{
		burst_buffer[j] = 	chifted;
 80068ee:	69ba      	ldr	r2, [r7, #24]
 80068f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f2:	4413      	add	r3, r2
 80068f4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80068f8:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80068fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068fc:	3301      	adds	r3, #1
 80068fe:	88fa      	ldrh	r2, [r7, #6]
 8006900:	b2d1      	uxtb	r1, r2
 8006902:	69ba      	ldr	r2, [r7, #24]
 8006904:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8006906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006908:	3302      	adds	r3, #2
 800690a:	62bb      	str	r3, [r7, #40]	; 0x28
 800690c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800690e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006910:	429a      	cmp	r2, r3
 8006912:	d3ec      	bcc.n	80068ee <ILI9341_Draw_Colour_Burst+0x92>
	}

uint32_t Sending_Size = Size*2;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	005b      	lsls	r3, r3, #1
 8006918:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006922:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006928:	fbb3 f2f2 	udiv	r2, r3, r2
 800692c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800692e:	fb01 f202 	mul.w	r2, r1, r2
 8006932:	1a9b      	subs	r3, r3, r2
 8006934:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d010      	beq.n	800695e <ILI9341_Draw_Colour_Burst+0x102>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800693c:	2300      	movs	r3, #0
 800693e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006940:	e009      	b.n	8006956 <ILI9341_Draw_Colour_Burst+0xfa>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8006942:	69b9      	ldr	r1, [r7, #24]
 8006944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006946:	b29a      	uxth	r2, r3
 8006948:	230a      	movs	r3, #10
 800694a:	480e      	ldr	r0, [pc, #56]	; (8006984 <ILI9341_Draw_Colour_Burst+0x128>)
 800694c:	f7fe f9b4 	bl	8004cb8 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8006950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006952:	3301      	adds	r3, #1
 8006954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006956:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	429a      	cmp	r2, r3
 800695c:	d3f1      	bcc.n	8006942 <ILI9341_Draw_Colour_Burst+0xe6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 800695e:	69b9      	ldr	r1, [r7, #24]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	b29a      	uxth	r2, r3
 8006964:	230a      	movs	r3, #10
 8006966:	4807      	ldr	r0, [pc, #28]	; (8006984 <ILI9341_Draw_Colour_Burst+0x128>)
 8006968:	f7fe f9a6 	bl	8004cb8 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800696c:	2201      	movs	r2, #1
 800696e:	2180      	movs	r1, #128	; 0x80
 8006970:	4803      	ldr	r0, [pc, #12]	; (8006980 <ILI9341_Draw_Colour_Burst+0x124>)
 8006972:	f7fd f83d 	bl	80039f0 <HAL_GPIO_WritePin>
 8006976:	46ad      	mov	sp, r5
}
 8006978:	bf00      	nop
 800697a:	3730      	adds	r7, #48	; 0x30
 800697c:	46bd      	mov	sp, r7
 800697e:	bdb0      	pop	{r4, r5, r7, pc}
 8006980:	48000400 	.word	0x48000400
 8006984:	200001d4 	.word	0x200001d4

08006988 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	4603      	mov	r3, r0
 8006990:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8006992:	4b0e      	ldr	r3, [pc, #56]	; (80069cc <ILI9341_Fill_Screen+0x44>)
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	b29a      	uxth	r2, r3
 8006998:	4b0d      	ldr	r3, [pc, #52]	; (80069d0 <ILI9341_Fill_Screen+0x48>)
 800699a:	881b      	ldrh	r3, [r3, #0]
 800699c:	b29b      	uxth	r3, r3
 800699e:	2100      	movs	r1, #0
 80069a0:	2000      	movs	r0, #0
 80069a2:	f7ff fd89 	bl	80064b8 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 80069a6:	4b09      	ldr	r3, [pc, #36]	; (80069cc <ILI9341_Fill_Screen+0x44>)
 80069a8:	881b      	ldrh	r3, [r3, #0]
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	461a      	mov	r2, r3
 80069ae:	4b08      	ldr	r3, [pc, #32]	; (80069d0 <ILI9341_Fill_Screen+0x48>)
 80069b0:	881b      	ldrh	r3, [r3, #0]
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	fb03 f302 	mul.w	r3, r3, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	88fb      	ldrh	r3, [r7, #6]
 80069bc:	4611      	mov	r1, r2
 80069be:	4618      	mov	r0, r3
 80069c0:	f7ff ff4c 	bl	800685c <ILI9341_Draw_Colour_Burst>
}
 80069c4:	bf00      	nop
 80069c6:	3708      	adds	r7, #8
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	20000012 	.word	0x20000012
 80069d0:	20000010 	.word	0x20000010

080069d4 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	4603      	mov	r3, r0
 80069dc:	80fb      	strh	r3, [r7, #6]
 80069de:	460b      	mov	r3, r1
 80069e0:	80bb      	strh	r3, [r7, #4]
 80069e2:	4613      	mov	r3, r2
 80069e4:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80069e6:	4b5b      	ldr	r3, [pc, #364]	; (8006b54 <ILI9341_Draw_Pixel+0x180>)
 80069e8:	881b      	ldrh	r3, [r3, #0]
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	88fa      	ldrh	r2, [r7, #6]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	f080 80ac 	bcs.w	8006b4c <ILI9341_Draw_Pixel+0x178>
 80069f4:	4b58      	ldr	r3, [pc, #352]	; (8006b58 <ILI9341_Draw_Pixel+0x184>)
 80069f6:	881b      	ldrh	r3, [r3, #0]
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	88ba      	ldrh	r2, [r7, #4]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	f080 80a5 	bcs.w	8006b4c <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006a02:	2200      	movs	r2, #0
 8006a04:	2140      	movs	r1, #64	; 0x40
 8006a06:	4855      	ldr	r0, [pc, #340]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a08:	f7fc fff2 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	2180      	movs	r1, #128	; 0x80
 8006a10:	4852      	ldr	r0, [pc, #328]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a12:	f7fc ffed 	bl	80039f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8006a16:	202a      	movs	r0, #42	; 0x2a
 8006a18:	f7ff fd00 	bl	800641c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	2140      	movs	r1, #64	; 0x40
 8006a20:	484e      	ldr	r0, [pc, #312]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a22:	f7fc ffe5 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8006a26:	2201      	movs	r2, #1
 8006a28:	2180      	movs	r1, #128	; 0x80
 8006a2a:	484c      	ldr	r0, [pc, #304]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a2c:	f7fc ffe0 	bl	80039f0 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8006a30:	2200      	movs	r2, #0
 8006a32:	2180      	movs	r1, #128	; 0x80
 8006a34:	4849      	ldr	r0, [pc, #292]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a36:	f7fc ffdb 	bl	80039f0 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8006a3a:	88fb      	ldrh	r3, [r7, #6]
 8006a3c:	0a1b      	lsrs	r3, r3, #8
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	753b      	strb	r3, [r7, #20]
 8006a44:	88fb      	ldrh	r3, [r7, #6]
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	757b      	strb	r3, [r7, #21]
 8006a4a:	88fb      	ldrh	r3, [r7, #6]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	121b      	asrs	r3, r3, #8
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	75bb      	strb	r3, [r7, #22]
 8006a54:	88fb      	ldrh	r3, [r7, #6]
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	3301      	adds	r3, #1
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8006a5e:	f107 0114 	add.w	r1, r7, #20
 8006a62:	2301      	movs	r3, #1
 8006a64:	2204      	movs	r2, #4
 8006a66:	483e      	ldr	r0, [pc, #248]	; (8006b60 <ILI9341_Draw_Pixel+0x18c>)
 8006a68:	f7fe f926 	bl	8004cb8 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	2180      	movs	r1, #128	; 0x80
 8006a70:	483a      	ldr	r0, [pc, #232]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a72:	f7fc ffbd 	bl	80039f0 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006a76:	2200      	movs	r2, #0
 8006a78:	2140      	movs	r1, #64	; 0x40
 8006a7a:	4838      	ldr	r0, [pc, #224]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a7c:	f7fc ffb8 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8006a80:	2200      	movs	r2, #0
 8006a82:	2180      	movs	r1, #128	; 0x80
 8006a84:	4835      	ldr	r0, [pc, #212]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a86:	f7fc ffb3 	bl	80039f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8006a8a:	202b      	movs	r0, #43	; 0x2b
 8006a8c:	f7ff fcc6 	bl	800641c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8006a90:	2201      	movs	r2, #1
 8006a92:	2140      	movs	r1, #64	; 0x40
 8006a94:	4831      	ldr	r0, [pc, #196]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006a96:	f7fc ffab 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	2180      	movs	r1, #128	; 0x80
 8006a9e:	482f      	ldr	r0, [pc, #188]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006aa0:	f7fc ffa6 	bl	80039f0 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	2180      	movs	r1, #128	; 0x80
 8006aa8:	482c      	ldr	r0, [pc, #176]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006aaa:	f7fc ffa1 	bl	80039f0 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8006aae:	88bb      	ldrh	r3, [r7, #4]
 8006ab0:	0a1b      	lsrs	r3, r3, #8
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	743b      	strb	r3, [r7, #16]
 8006ab8:	88bb      	ldrh	r3, [r7, #4]
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	747b      	strb	r3, [r7, #17]
 8006abe:	88bb      	ldrh	r3, [r7, #4]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	121b      	asrs	r3, r3, #8
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	74bb      	strb	r3, [r7, #18]
 8006ac8:	88bb      	ldrh	r3, [r7, #4]
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	3301      	adds	r3, #1
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8006ad2:	f107 0110 	add.w	r1, r7, #16
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	2204      	movs	r2, #4
 8006ada:	4821      	ldr	r0, [pc, #132]	; (8006b60 <ILI9341_Draw_Pixel+0x18c>)
 8006adc:	f7fe f8ec 	bl	8004cb8 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	2180      	movs	r1, #128	; 0x80
 8006ae4:	481d      	ldr	r0, [pc, #116]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006ae6:	f7fc ff83 	bl	80039f0 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006aea:	2200      	movs	r2, #0
 8006aec:	2140      	movs	r1, #64	; 0x40
 8006aee:	481b      	ldr	r0, [pc, #108]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006af0:	f7fc ff7e 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8006af4:	2200      	movs	r2, #0
 8006af6:	2180      	movs	r1, #128	; 0x80
 8006af8:	4818      	ldr	r0, [pc, #96]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006afa:	f7fc ff79 	bl	80039f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8006afe:	202c      	movs	r0, #44	; 0x2c
 8006b00:	f7ff fc8c 	bl	800641c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8006b04:	2201      	movs	r2, #1
 8006b06:	2140      	movs	r1, #64	; 0x40
 8006b08:	4814      	ldr	r0, [pc, #80]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006b0a:	f7fc ff71 	bl	80039f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8006b0e:	2201      	movs	r2, #1
 8006b10:	2180      	movs	r1, #128	; 0x80
 8006b12:	4812      	ldr	r0, [pc, #72]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006b14:	f7fc ff6c 	bl	80039f0 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006b18:	2200      	movs	r2, #0
 8006b1a:	2180      	movs	r1, #128	; 0x80
 8006b1c:	480f      	ldr	r0, [pc, #60]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006b1e:	f7fc ff67 	bl	80039f0 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8006b22:	887b      	ldrh	r3, [r7, #2]
 8006b24:	0a1b      	lsrs	r3, r3, #8
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	733b      	strb	r3, [r7, #12]
 8006b2c:	887b      	ldrh	r3, [r7, #2]
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8006b32:	f107 010c 	add.w	r1, r7, #12
 8006b36:	2301      	movs	r3, #1
 8006b38:	2202      	movs	r2, #2
 8006b3a:	4809      	ldr	r0, [pc, #36]	; (8006b60 <ILI9341_Draw_Pixel+0x18c>)
 8006b3c:	f7fe f8bc 	bl	8004cb8 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006b40:	2201      	movs	r2, #1
 8006b42:	2180      	movs	r1, #128	; 0x80
 8006b44:	4805      	ldr	r0, [pc, #20]	; (8006b5c <ILI9341_Draw_Pixel+0x188>)
 8006b46:	f7fc ff53 	bl	80039f0 <HAL_GPIO_WritePin>
 8006b4a:	e000      	b.n	8006b4e <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8006b4c:	bf00      	nop
	
}
 8006b4e:	3718      	adds	r7, #24
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	20000012 	.word	0x20000012
 8006b58:	20000010 	.word	0x20000010
 8006b5c:	48000400 	.word	0x48000400
 8006b60:	200001d4 	.word	0x200001d4

08006b64 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8006b64:	b590      	push	{r4, r7, lr}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	4611      	mov	r1, r2
 8006b70:	461a      	mov	r2, r3
 8006b72:	4623      	mov	r3, r4
 8006b74:	80fb      	strh	r3, [r7, #6]
 8006b76:	4603      	mov	r3, r0
 8006b78:	80bb      	strh	r3, [r7, #4]
 8006b7a:	460b      	mov	r3, r1
 8006b7c:	807b      	strh	r3, [r7, #2]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8006b82:	4b25      	ldr	r3, [pc, #148]	; (8006c18 <ILI9341_Draw_Rectangle+0xb4>)
 8006b84:	881b      	ldrh	r3, [r3, #0]
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	88fa      	ldrh	r2, [r7, #6]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d23f      	bcs.n	8006c0e <ILI9341_Draw_Rectangle+0xaa>
 8006b8e:	4b23      	ldr	r3, [pc, #140]	; (8006c1c <ILI9341_Draw_Rectangle+0xb8>)
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	88ba      	ldrh	r2, [r7, #4]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d239      	bcs.n	8006c0e <ILI9341_Draw_Rectangle+0xaa>
if((X+Width-1)>=LCD_WIDTH)
 8006b9a:	88fa      	ldrh	r2, [r7, #6]
 8006b9c:	887b      	ldrh	r3, [r7, #2]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	4a1d      	ldr	r2, [pc, #116]	; (8006c18 <ILI9341_Draw_Rectangle+0xb4>)
 8006ba4:	8812      	ldrh	r2, [r2, #0]
 8006ba6:	b292      	uxth	r2, r2
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	db05      	blt.n	8006bb8 <ILI9341_Draw_Rectangle+0x54>
	{
		Width=LCD_WIDTH-X;
 8006bac:	4b1a      	ldr	r3, [pc, #104]	; (8006c18 <ILI9341_Draw_Rectangle+0xb4>)
 8006bae:	881b      	ldrh	r3, [r3, #0]
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	88fb      	ldrh	r3, [r7, #6]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8006bb8:	88ba      	ldrh	r2, [r7, #4]
 8006bba:	883b      	ldrh	r3, [r7, #0]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	4a16      	ldr	r2, [pc, #88]	; (8006c1c <ILI9341_Draw_Rectangle+0xb8>)
 8006bc2:	8812      	ldrh	r2, [r2, #0]
 8006bc4:	b292      	uxth	r2, r2
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	db05      	blt.n	8006bd6 <ILI9341_Draw_Rectangle+0x72>
	{
		Height=LCD_HEIGHT-Y;
 8006bca:	4b14      	ldr	r3, [pc, #80]	; (8006c1c <ILI9341_Draw_Rectangle+0xb8>)
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	88bb      	ldrh	r3, [r7, #4]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8006bd6:	88fa      	ldrh	r2, [r7, #6]
 8006bd8:	887b      	ldrh	r3, [r7, #2]
 8006bda:	4413      	add	r3, r2
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29c      	uxth	r4, r3
 8006be2:	88ba      	ldrh	r2, [r7, #4]
 8006be4:	883b      	ldrh	r3, [r7, #0]
 8006be6:	4413      	add	r3, r2
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	3b01      	subs	r3, #1
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	88b9      	ldrh	r1, [r7, #4]
 8006bf0:	88f8      	ldrh	r0, [r7, #6]
 8006bf2:	4622      	mov	r2, r4
 8006bf4:	f7ff fc60 	bl	80064b8 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8006bf8:	883b      	ldrh	r3, [r7, #0]
 8006bfa:	887a      	ldrh	r2, [r7, #2]
 8006bfc:	fb02 f303 	mul.w	r3, r2, r3
 8006c00:	461a      	mov	r2, r3
 8006c02:	8b3b      	ldrh	r3, [r7, #24]
 8006c04:	4611      	mov	r1, r2
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7ff fe28 	bl	800685c <ILI9341_Draw_Colour_Burst>
 8006c0c:	e000      	b.n	8006c10 <ILI9341_Draw_Rectangle+0xac>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8006c0e:	bf00      	nop
}
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd90      	pop	{r4, r7, pc}
 8006c16:	bf00      	nop
 8006c18:	20000012 	.word	0x20000012
 8006c1c:	20000010 	.word	0x20000010

08006c20 <__errno>:
 8006c20:	4b01      	ldr	r3, [pc, #4]	; (8006c28 <__errno+0x8>)
 8006c22:	6818      	ldr	r0, [r3, #0]
 8006c24:	4770      	bx	lr
 8006c26:	bf00      	nop
 8006c28:	20000014 	.word	0x20000014

08006c2c <__libc_init_array>:
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	4e0d      	ldr	r6, [pc, #52]	; (8006c64 <__libc_init_array+0x38>)
 8006c30:	4c0d      	ldr	r4, [pc, #52]	; (8006c68 <__libc_init_array+0x3c>)
 8006c32:	1ba4      	subs	r4, r4, r6
 8006c34:	10a4      	asrs	r4, r4, #2
 8006c36:	2500      	movs	r5, #0
 8006c38:	42a5      	cmp	r5, r4
 8006c3a:	d109      	bne.n	8006c50 <__libc_init_array+0x24>
 8006c3c:	4e0b      	ldr	r6, [pc, #44]	; (8006c6c <__libc_init_array+0x40>)
 8006c3e:	4c0c      	ldr	r4, [pc, #48]	; (8006c70 <__libc_init_array+0x44>)
 8006c40:	f000 fc88 	bl	8007554 <_init>
 8006c44:	1ba4      	subs	r4, r4, r6
 8006c46:	10a4      	asrs	r4, r4, #2
 8006c48:	2500      	movs	r5, #0
 8006c4a:	42a5      	cmp	r5, r4
 8006c4c:	d105      	bne.n	8006c5a <__libc_init_array+0x2e>
 8006c4e:	bd70      	pop	{r4, r5, r6, pc}
 8006c50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c54:	4798      	blx	r3
 8006c56:	3501      	adds	r5, #1
 8006c58:	e7ee      	b.n	8006c38 <__libc_init_array+0xc>
 8006c5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c5e:	4798      	blx	r3
 8006c60:	3501      	adds	r5, #1
 8006c62:	e7f2      	b.n	8006c4a <__libc_init_array+0x1e>
 8006c64:	08007850 	.word	0x08007850
 8006c68:	08007850 	.word	0x08007850
 8006c6c:	08007850 	.word	0x08007850
 8006c70:	08007854 	.word	0x08007854

08006c74 <memset>:
 8006c74:	4402      	add	r2, r0
 8006c76:	4603      	mov	r3, r0
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d100      	bne.n	8006c7e <memset+0xa>
 8006c7c:	4770      	bx	lr
 8006c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8006c82:	e7f9      	b.n	8006c78 <memset+0x4>

08006c84 <_puts_r>:
 8006c84:	b570      	push	{r4, r5, r6, lr}
 8006c86:	460e      	mov	r6, r1
 8006c88:	4605      	mov	r5, r0
 8006c8a:	b118      	cbz	r0, 8006c94 <_puts_r+0x10>
 8006c8c:	6983      	ldr	r3, [r0, #24]
 8006c8e:	b90b      	cbnz	r3, 8006c94 <_puts_r+0x10>
 8006c90:	f000 fa0c 	bl	80070ac <__sinit>
 8006c94:	69ab      	ldr	r3, [r5, #24]
 8006c96:	68ac      	ldr	r4, [r5, #8]
 8006c98:	b913      	cbnz	r3, 8006ca0 <_puts_r+0x1c>
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 fa06 	bl	80070ac <__sinit>
 8006ca0:	4b23      	ldr	r3, [pc, #140]	; (8006d30 <_puts_r+0xac>)
 8006ca2:	429c      	cmp	r4, r3
 8006ca4:	d117      	bne.n	8006cd6 <_puts_r+0x52>
 8006ca6:	686c      	ldr	r4, [r5, #4]
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	071b      	lsls	r3, r3, #28
 8006cac:	d51d      	bpl.n	8006cea <_puts_r+0x66>
 8006cae:	6923      	ldr	r3, [r4, #16]
 8006cb0:	b1db      	cbz	r3, 8006cea <_puts_r+0x66>
 8006cb2:	3e01      	subs	r6, #1
 8006cb4:	68a3      	ldr	r3, [r4, #8]
 8006cb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	60a3      	str	r3, [r4, #8]
 8006cbe:	b9e9      	cbnz	r1, 8006cfc <_puts_r+0x78>
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	da2e      	bge.n	8006d22 <_puts_r+0x9e>
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	210a      	movs	r1, #10
 8006cc8:	4628      	mov	r0, r5
 8006cca:	f000 f83f 	bl	8006d4c <__swbuf_r>
 8006cce:	3001      	adds	r0, #1
 8006cd0:	d011      	beq.n	8006cf6 <_puts_r+0x72>
 8006cd2:	200a      	movs	r0, #10
 8006cd4:	e011      	b.n	8006cfa <_puts_r+0x76>
 8006cd6:	4b17      	ldr	r3, [pc, #92]	; (8006d34 <_puts_r+0xb0>)
 8006cd8:	429c      	cmp	r4, r3
 8006cda:	d101      	bne.n	8006ce0 <_puts_r+0x5c>
 8006cdc:	68ac      	ldr	r4, [r5, #8]
 8006cde:	e7e3      	b.n	8006ca8 <_puts_r+0x24>
 8006ce0:	4b15      	ldr	r3, [pc, #84]	; (8006d38 <_puts_r+0xb4>)
 8006ce2:	429c      	cmp	r4, r3
 8006ce4:	bf08      	it	eq
 8006ce6:	68ec      	ldreq	r4, [r5, #12]
 8006ce8:	e7de      	b.n	8006ca8 <_puts_r+0x24>
 8006cea:	4621      	mov	r1, r4
 8006cec:	4628      	mov	r0, r5
 8006cee:	f000 f87f 	bl	8006df0 <__swsetup_r>
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	d0dd      	beq.n	8006cb2 <_puts_r+0x2e>
 8006cf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cfa:	bd70      	pop	{r4, r5, r6, pc}
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	da04      	bge.n	8006d0a <_puts_r+0x86>
 8006d00:	69a2      	ldr	r2, [r4, #24]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	dc06      	bgt.n	8006d14 <_puts_r+0x90>
 8006d06:	290a      	cmp	r1, #10
 8006d08:	d004      	beq.n	8006d14 <_puts_r+0x90>
 8006d0a:	6823      	ldr	r3, [r4, #0]
 8006d0c:	1c5a      	adds	r2, r3, #1
 8006d0e:	6022      	str	r2, [r4, #0]
 8006d10:	7019      	strb	r1, [r3, #0]
 8006d12:	e7cf      	b.n	8006cb4 <_puts_r+0x30>
 8006d14:	4622      	mov	r2, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 f818 	bl	8006d4c <__swbuf_r>
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d1c9      	bne.n	8006cb4 <_puts_r+0x30>
 8006d20:	e7e9      	b.n	8006cf6 <_puts_r+0x72>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	200a      	movs	r0, #10
 8006d26:	1c5a      	adds	r2, r3, #1
 8006d28:	6022      	str	r2, [r4, #0]
 8006d2a:	7018      	strb	r0, [r3, #0]
 8006d2c:	e7e5      	b.n	8006cfa <_puts_r+0x76>
 8006d2e:	bf00      	nop
 8006d30:	08007810 	.word	0x08007810
 8006d34:	08007830 	.word	0x08007830
 8006d38:	080077f0 	.word	0x080077f0

08006d3c <puts>:
 8006d3c:	4b02      	ldr	r3, [pc, #8]	; (8006d48 <puts+0xc>)
 8006d3e:	4601      	mov	r1, r0
 8006d40:	6818      	ldr	r0, [r3, #0]
 8006d42:	f7ff bf9f 	b.w	8006c84 <_puts_r>
 8006d46:	bf00      	nop
 8006d48:	20000014 	.word	0x20000014

08006d4c <__swbuf_r>:
 8006d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d4e:	460e      	mov	r6, r1
 8006d50:	4614      	mov	r4, r2
 8006d52:	4605      	mov	r5, r0
 8006d54:	b118      	cbz	r0, 8006d5e <__swbuf_r+0x12>
 8006d56:	6983      	ldr	r3, [r0, #24]
 8006d58:	b90b      	cbnz	r3, 8006d5e <__swbuf_r+0x12>
 8006d5a:	f000 f9a7 	bl	80070ac <__sinit>
 8006d5e:	4b21      	ldr	r3, [pc, #132]	; (8006de4 <__swbuf_r+0x98>)
 8006d60:	429c      	cmp	r4, r3
 8006d62:	d12a      	bne.n	8006dba <__swbuf_r+0x6e>
 8006d64:	686c      	ldr	r4, [r5, #4]
 8006d66:	69a3      	ldr	r3, [r4, #24]
 8006d68:	60a3      	str	r3, [r4, #8]
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	071a      	lsls	r2, r3, #28
 8006d6e:	d52e      	bpl.n	8006dce <__swbuf_r+0x82>
 8006d70:	6923      	ldr	r3, [r4, #16]
 8006d72:	b363      	cbz	r3, 8006dce <__swbuf_r+0x82>
 8006d74:	6923      	ldr	r3, [r4, #16]
 8006d76:	6820      	ldr	r0, [r4, #0]
 8006d78:	1ac0      	subs	r0, r0, r3
 8006d7a:	6963      	ldr	r3, [r4, #20]
 8006d7c:	b2f6      	uxtb	r6, r6
 8006d7e:	4283      	cmp	r3, r0
 8006d80:	4637      	mov	r7, r6
 8006d82:	dc04      	bgt.n	8006d8e <__swbuf_r+0x42>
 8006d84:	4621      	mov	r1, r4
 8006d86:	4628      	mov	r0, r5
 8006d88:	f000 f926 	bl	8006fd8 <_fflush_r>
 8006d8c:	bb28      	cbnz	r0, 8006dda <__swbuf_r+0x8e>
 8006d8e:	68a3      	ldr	r3, [r4, #8]
 8006d90:	3b01      	subs	r3, #1
 8006d92:	60a3      	str	r3, [r4, #8]
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	1c5a      	adds	r2, r3, #1
 8006d98:	6022      	str	r2, [r4, #0]
 8006d9a:	701e      	strb	r6, [r3, #0]
 8006d9c:	6963      	ldr	r3, [r4, #20]
 8006d9e:	3001      	adds	r0, #1
 8006da0:	4283      	cmp	r3, r0
 8006da2:	d004      	beq.n	8006dae <__swbuf_r+0x62>
 8006da4:	89a3      	ldrh	r3, [r4, #12]
 8006da6:	07db      	lsls	r3, r3, #31
 8006da8:	d519      	bpl.n	8006dde <__swbuf_r+0x92>
 8006daa:	2e0a      	cmp	r6, #10
 8006dac:	d117      	bne.n	8006dde <__swbuf_r+0x92>
 8006dae:	4621      	mov	r1, r4
 8006db0:	4628      	mov	r0, r5
 8006db2:	f000 f911 	bl	8006fd8 <_fflush_r>
 8006db6:	b190      	cbz	r0, 8006dde <__swbuf_r+0x92>
 8006db8:	e00f      	b.n	8006dda <__swbuf_r+0x8e>
 8006dba:	4b0b      	ldr	r3, [pc, #44]	; (8006de8 <__swbuf_r+0x9c>)
 8006dbc:	429c      	cmp	r4, r3
 8006dbe:	d101      	bne.n	8006dc4 <__swbuf_r+0x78>
 8006dc0:	68ac      	ldr	r4, [r5, #8]
 8006dc2:	e7d0      	b.n	8006d66 <__swbuf_r+0x1a>
 8006dc4:	4b09      	ldr	r3, [pc, #36]	; (8006dec <__swbuf_r+0xa0>)
 8006dc6:	429c      	cmp	r4, r3
 8006dc8:	bf08      	it	eq
 8006dca:	68ec      	ldreq	r4, [r5, #12]
 8006dcc:	e7cb      	b.n	8006d66 <__swbuf_r+0x1a>
 8006dce:	4621      	mov	r1, r4
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	f000 f80d 	bl	8006df0 <__swsetup_r>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	d0cc      	beq.n	8006d74 <__swbuf_r+0x28>
 8006dda:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006dde:	4638      	mov	r0, r7
 8006de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006de2:	bf00      	nop
 8006de4:	08007810 	.word	0x08007810
 8006de8:	08007830 	.word	0x08007830
 8006dec:	080077f0 	.word	0x080077f0

08006df0 <__swsetup_r>:
 8006df0:	4b32      	ldr	r3, [pc, #200]	; (8006ebc <__swsetup_r+0xcc>)
 8006df2:	b570      	push	{r4, r5, r6, lr}
 8006df4:	681d      	ldr	r5, [r3, #0]
 8006df6:	4606      	mov	r6, r0
 8006df8:	460c      	mov	r4, r1
 8006dfa:	b125      	cbz	r5, 8006e06 <__swsetup_r+0x16>
 8006dfc:	69ab      	ldr	r3, [r5, #24]
 8006dfe:	b913      	cbnz	r3, 8006e06 <__swsetup_r+0x16>
 8006e00:	4628      	mov	r0, r5
 8006e02:	f000 f953 	bl	80070ac <__sinit>
 8006e06:	4b2e      	ldr	r3, [pc, #184]	; (8006ec0 <__swsetup_r+0xd0>)
 8006e08:	429c      	cmp	r4, r3
 8006e0a:	d10f      	bne.n	8006e2c <__swsetup_r+0x3c>
 8006e0c:	686c      	ldr	r4, [r5, #4]
 8006e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	0715      	lsls	r5, r2, #28
 8006e16:	d42c      	bmi.n	8006e72 <__swsetup_r+0x82>
 8006e18:	06d0      	lsls	r0, r2, #27
 8006e1a:	d411      	bmi.n	8006e40 <__swsetup_r+0x50>
 8006e1c:	2209      	movs	r2, #9
 8006e1e:	6032      	str	r2, [r6, #0]
 8006e20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e24:	81a3      	strh	r3, [r4, #12]
 8006e26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e2a:	e03e      	b.n	8006eaa <__swsetup_r+0xba>
 8006e2c:	4b25      	ldr	r3, [pc, #148]	; (8006ec4 <__swsetup_r+0xd4>)
 8006e2e:	429c      	cmp	r4, r3
 8006e30:	d101      	bne.n	8006e36 <__swsetup_r+0x46>
 8006e32:	68ac      	ldr	r4, [r5, #8]
 8006e34:	e7eb      	b.n	8006e0e <__swsetup_r+0x1e>
 8006e36:	4b24      	ldr	r3, [pc, #144]	; (8006ec8 <__swsetup_r+0xd8>)
 8006e38:	429c      	cmp	r4, r3
 8006e3a:	bf08      	it	eq
 8006e3c:	68ec      	ldreq	r4, [r5, #12]
 8006e3e:	e7e6      	b.n	8006e0e <__swsetup_r+0x1e>
 8006e40:	0751      	lsls	r1, r2, #29
 8006e42:	d512      	bpl.n	8006e6a <__swsetup_r+0x7a>
 8006e44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e46:	b141      	cbz	r1, 8006e5a <__swsetup_r+0x6a>
 8006e48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e4c:	4299      	cmp	r1, r3
 8006e4e:	d002      	beq.n	8006e56 <__swsetup_r+0x66>
 8006e50:	4630      	mov	r0, r6
 8006e52:	f000 fa19 	bl	8007288 <_free_r>
 8006e56:	2300      	movs	r3, #0
 8006e58:	6363      	str	r3, [r4, #52]	; 0x34
 8006e5a:	89a3      	ldrh	r3, [r4, #12]
 8006e5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e60:	81a3      	strh	r3, [r4, #12]
 8006e62:	2300      	movs	r3, #0
 8006e64:	6063      	str	r3, [r4, #4]
 8006e66:	6923      	ldr	r3, [r4, #16]
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	89a3      	ldrh	r3, [r4, #12]
 8006e6c:	f043 0308 	orr.w	r3, r3, #8
 8006e70:	81a3      	strh	r3, [r4, #12]
 8006e72:	6923      	ldr	r3, [r4, #16]
 8006e74:	b94b      	cbnz	r3, 8006e8a <__swsetup_r+0x9a>
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e80:	d003      	beq.n	8006e8a <__swsetup_r+0x9a>
 8006e82:	4621      	mov	r1, r4
 8006e84:	4630      	mov	r0, r6
 8006e86:	f000 f9bf 	bl	8007208 <__smakebuf_r>
 8006e8a:	89a2      	ldrh	r2, [r4, #12]
 8006e8c:	f012 0301 	ands.w	r3, r2, #1
 8006e90:	d00c      	beq.n	8006eac <__swsetup_r+0xbc>
 8006e92:	2300      	movs	r3, #0
 8006e94:	60a3      	str	r3, [r4, #8]
 8006e96:	6963      	ldr	r3, [r4, #20]
 8006e98:	425b      	negs	r3, r3
 8006e9a:	61a3      	str	r3, [r4, #24]
 8006e9c:	6923      	ldr	r3, [r4, #16]
 8006e9e:	b953      	cbnz	r3, 8006eb6 <__swsetup_r+0xc6>
 8006ea0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006ea8:	d1ba      	bne.n	8006e20 <__swsetup_r+0x30>
 8006eaa:	bd70      	pop	{r4, r5, r6, pc}
 8006eac:	0792      	lsls	r2, r2, #30
 8006eae:	bf58      	it	pl
 8006eb0:	6963      	ldrpl	r3, [r4, #20]
 8006eb2:	60a3      	str	r3, [r4, #8]
 8006eb4:	e7f2      	b.n	8006e9c <__swsetup_r+0xac>
 8006eb6:	2000      	movs	r0, #0
 8006eb8:	e7f7      	b.n	8006eaa <__swsetup_r+0xba>
 8006eba:	bf00      	nop
 8006ebc:	20000014 	.word	0x20000014
 8006ec0:	08007810 	.word	0x08007810
 8006ec4:	08007830 	.word	0x08007830
 8006ec8:	080077f0 	.word	0x080077f0

08006ecc <__sflush_r>:
 8006ecc:	898a      	ldrh	r2, [r1, #12]
 8006ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	0710      	lsls	r0, r2, #28
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	d458      	bmi.n	8006f8c <__sflush_r+0xc0>
 8006eda:	684b      	ldr	r3, [r1, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	dc05      	bgt.n	8006eec <__sflush_r+0x20>
 8006ee0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	dc02      	bgt.n	8006eec <__sflush_r+0x20>
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eee:	2e00      	cmp	r6, #0
 8006ef0:	d0f9      	beq.n	8006ee6 <__sflush_r+0x1a>
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ef8:	682f      	ldr	r7, [r5, #0]
 8006efa:	6a21      	ldr	r1, [r4, #32]
 8006efc:	602b      	str	r3, [r5, #0]
 8006efe:	d032      	beq.n	8006f66 <__sflush_r+0x9a>
 8006f00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f02:	89a3      	ldrh	r3, [r4, #12]
 8006f04:	075a      	lsls	r2, r3, #29
 8006f06:	d505      	bpl.n	8006f14 <__sflush_r+0x48>
 8006f08:	6863      	ldr	r3, [r4, #4]
 8006f0a:	1ac0      	subs	r0, r0, r3
 8006f0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f0e:	b10b      	cbz	r3, 8006f14 <__sflush_r+0x48>
 8006f10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f12:	1ac0      	subs	r0, r0, r3
 8006f14:	2300      	movs	r3, #0
 8006f16:	4602      	mov	r2, r0
 8006f18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f1a:	6a21      	ldr	r1, [r4, #32]
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	47b0      	blx	r6
 8006f20:	1c43      	adds	r3, r0, #1
 8006f22:	89a3      	ldrh	r3, [r4, #12]
 8006f24:	d106      	bne.n	8006f34 <__sflush_r+0x68>
 8006f26:	6829      	ldr	r1, [r5, #0]
 8006f28:	291d      	cmp	r1, #29
 8006f2a:	d848      	bhi.n	8006fbe <__sflush_r+0xf2>
 8006f2c:	4a29      	ldr	r2, [pc, #164]	; (8006fd4 <__sflush_r+0x108>)
 8006f2e:	40ca      	lsrs	r2, r1
 8006f30:	07d6      	lsls	r6, r2, #31
 8006f32:	d544      	bpl.n	8006fbe <__sflush_r+0xf2>
 8006f34:	2200      	movs	r2, #0
 8006f36:	6062      	str	r2, [r4, #4]
 8006f38:	04d9      	lsls	r1, r3, #19
 8006f3a:	6922      	ldr	r2, [r4, #16]
 8006f3c:	6022      	str	r2, [r4, #0]
 8006f3e:	d504      	bpl.n	8006f4a <__sflush_r+0x7e>
 8006f40:	1c42      	adds	r2, r0, #1
 8006f42:	d101      	bne.n	8006f48 <__sflush_r+0x7c>
 8006f44:	682b      	ldr	r3, [r5, #0]
 8006f46:	b903      	cbnz	r3, 8006f4a <__sflush_r+0x7e>
 8006f48:	6560      	str	r0, [r4, #84]	; 0x54
 8006f4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f4c:	602f      	str	r7, [r5, #0]
 8006f4e:	2900      	cmp	r1, #0
 8006f50:	d0c9      	beq.n	8006ee6 <__sflush_r+0x1a>
 8006f52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f56:	4299      	cmp	r1, r3
 8006f58:	d002      	beq.n	8006f60 <__sflush_r+0x94>
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	f000 f994 	bl	8007288 <_free_r>
 8006f60:	2000      	movs	r0, #0
 8006f62:	6360      	str	r0, [r4, #52]	; 0x34
 8006f64:	e7c0      	b.n	8006ee8 <__sflush_r+0x1c>
 8006f66:	2301      	movs	r3, #1
 8006f68:	4628      	mov	r0, r5
 8006f6a:	47b0      	blx	r6
 8006f6c:	1c41      	adds	r1, r0, #1
 8006f6e:	d1c8      	bne.n	8006f02 <__sflush_r+0x36>
 8006f70:	682b      	ldr	r3, [r5, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0c5      	beq.n	8006f02 <__sflush_r+0x36>
 8006f76:	2b1d      	cmp	r3, #29
 8006f78:	d001      	beq.n	8006f7e <__sflush_r+0xb2>
 8006f7a:	2b16      	cmp	r3, #22
 8006f7c:	d101      	bne.n	8006f82 <__sflush_r+0xb6>
 8006f7e:	602f      	str	r7, [r5, #0]
 8006f80:	e7b1      	b.n	8006ee6 <__sflush_r+0x1a>
 8006f82:	89a3      	ldrh	r3, [r4, #12]
 8006f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f88:	81a3      	strh	r3, [r4, #12]
 8006f8a:	e7ad      	b.n	8006ee8 <__sflush_r+0x1c>
 8006f8c:	690f      	ldr	r7, [r1, #16]
 8006f8e:	2f00      	cmp	r7, #0
 8006f90:	d0a9      	beq.n	8006ee6 <__sflush_r+0x1a>
 8006f92:	0793      	lsls	r3, r2, #30
 8006f94:	680e      	ldr	r6, [r1, #0]
 8006f96:	bf08      	it	eq
 8006f98:	694b      	ldreq	r3, [r1, #20]
 8006f9a:	600f      	str	r7, [r1, #0]
 8006f9c:	bf18      	it	ne
 8006f9e:	2300      	movne	r3, #0
 8006fa0:	eba6 0807 	sub.w	r8, r6, r7
 8006fa4:	608b      	str	r3, [r1, #8]
 8006fa6:	f1b8 0f00 	cmp.w	r8, #0
 8006faa:	dd9c      	ble.n	8006ee6 <__sflush_r+0x1a>
 8006fac:	4643      	mov	r3, r8
 8006fae:	463a      	mov	r2, r7
 8006fb0:	6a21      	ldr	r1, [r4, #32]
 8006fb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	47b0      	blx	r6
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	dc06      	bgt.n	8006fca <__sflush_r+0xfe>
 8006fbc:	89a3      	ldrh	r3, [r4, #12]
 8006fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fc2:	81a3      	strh	r3, [r4, #12]
 8006fc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fc8:	e78e      	b.n	8006ee8 <__sflush_r+0x1c>
 8006fca:	4407      	add	r7, r0
 8006fcc:	eba8 0800 	sub.w	r8, r8, r0
 8006fd0:	e7e9      	b.n	8006fa6 <__sflush_r+0xda>
 8006fd2:	bf00      	nop
 8006fd4:	20400001 	.word	0x20400001

08006fd8 <_fflush_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	690b      	ldr	r3, [r1, #16]
 8006fdc:	4605      	mov	r5, r0
 8006fde:	460c      	mov	r4, r1
 8006fe0:	b1db      	cbz	r3, 800701a <_fflush_r+0x42>
 8006fe2:	b118      	cbz	r0, 8006fec <_fflush_r+0x14>
 8006fe4:	6983      	ldr	r3, [r0, #24]
 8006fe6:	b90b      	cbnz	r3, 8006fec <_fflush_r+0x14>
 8006fe8:	f000 f860 	bl	80070ac <__sinit>
 8006fec:	4b0c      	ldr	r3, [pc, #48]	; (8007020 <_fflush_r+0x48>)
 8006fee:	429c      	cmp	r4, r3
 8006ff0:	d109      	bne.n	8007006 <_fflush_r+0x2e>
 8006ff2:	686c      	ldr	r4, [r5, #4]
 8006ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ff8:	b17b      	cbz	r3, 800701a <_fflush_r+0x42>
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007002:	f7ff bf63 	b.w	8006ecc <__sflush_r>
 8007006:	4b07      	ldr	r3, [pc, #28]	; (8007024 <_fflush_r+0x4c>)
 8007008:	429c      	cmp	r4, r3
 800700a:	d101      	bne.n	8007010 <_fflush_r+0x38>
 800700c:	68ac      	ldr	r4, [r5, #8]
 800700e:	e7f1      	b.n	8006ff4 <_fflush_r+0x1c>
 8007010:	4b05      	ldr	r3, [pc, #20]	; (8007028 <_fflush_r+0x50>)
 8007012:	429c      	cmp	r4, r3
 8007014:	bf08      	it	eq
 8007016:	68ec      	ldreq	r4, [r5, #12]
 8007018:	e7ec      	b.n	8006ff4 <_fflush_r+0x1c>
 800701a:	2000      	movs	r0, #0
 800701c:	bd38      	pop	{r3, r4, r5, pc}
 800701e:	bf00      	nop
 8007020:	08007810 	.word	0x08007810
 8007024:	08007830 	.word	0x08007830
 8007028:	080077f0 	.word	0x080077f0

0800702c <std>:
 800702c:	2300      	movs	r3, #0
 800702e:	b510      	push	{r4, lr}
 8007030:	4604      	mov	r4, r0
 8007032:	e9c0 3300 	strd	r3, r3, [r0]
 8007036:	6083      	str	r3, [r0, #8]
 8007038:	8181      	strh	r1, [r0, #12]
 800703a:	6643      	str	r3, [r0, #100]	; 0x64
 800703c:	81c2      	strh	r2, [r0, #14]
 800703e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007042:	6183      	str	r3, [r0, #24]
 8007044:	4619      	mov	r1, r3
 8007046:	2208      	movs	r2, #8
 8007048:	305c      	adds	r0, #92	; 0x5c
 800704a:	f7ff fe13 	bl	8006c74 <memset>
 800704e:	4b05      	ldr	r3, [pc, #20]	; (8007064 <std+0x38>)
 8007050:	6263      	str	r3, [r4, #36]	; 0x24
 8007052:	4b05      	ldr	r3, [pc, #20]	; (8007068 <std+0x3c>)
 8007054:	62a3      	str	r3, [r4, #40]	; 0x28
 8007056:	4b05      	ldr	r3, [pc, #20]	; (800706c <std+0x40>)
 8007058:	62e3      	str	r3, [r4, #44]	; 0x2c
 800705a:	4b05      	ldr	r3, [pc, #20]	; (8007070 <std+0x44>)
 800705c:	6224      	str	r4, [r4, #32]
 800705e:	6323      	str	r3, [r4, #48]	; 0x30
 8007060:	bd10      	pop	{r4, pc}
 8007062:	bf00      	nop
 8007064:	080073f9 	.word	0x080073f9
 8007068:	0800741b 	.word	0x0800741b
 800706c:	08007453 	.word	0x08007453
 8007070:	08007477 	.word	0x08007477

08007074 <_cleanup_r>:
 8007074:	4901      	ldr	r1, [pc, #4]	; (800707c <_cleanup_r+0x8>)
 8007076:	f000 b885 	b.w	8007184 <_fwalk_reent>
 800707a:	bf00      	nop
 800707c:	08006fd9 	.word	0x08006fd9

08007080 <__sfmoreglue>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	1e4a      	subs	r2, r1, #1
 8007084:	2568      	movs	r5, #104	; 0x68
 8007086:	4355      	muls	r5, r2
 8007088:	460e      	mov	r6, r1
 800708a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800708e:	f000 f949 	bl	8007324 <_malloc_r>
 8007092:	4604      	mov	r4, r0
 8007094:	b140      	cbz	r0, 80070a8 <__sfmoreglue+0x28>
 8007096:	2100      	movs	r1, #0
 8007098:	e9c0 1600 	strd	r1, r6, [r0]
 800709c:	300c      	adds	r0, #12
 800709e:	60a0      	str	r0, [r4, #8]
 80070a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80070a4:	f7ff fde6 	bl	8006c74 <memset>
 80070a8:	4620      	mov	r0, r4
 80070aa:	bd70      	pop	{r4, r5, r6, pc}

080070ac <__sinit>:
 80070ac:	6983      	ldr	r3, [r0, #24]
 80070ae:	b510      	push	{r4, lr}
 80070b0:	4604      	mov	r4, r0
 80070b2:	bb33      	cbnz	r3, 8007102 <__sinit+0x56>
 80070b4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80070b8:	6503      	str	r3, [r0, #80]	; 0x50
 80070ba:	4b12      	ldr	r3, [pc, #72]	; (8007104 <__sinit+0x58>)
 80070bc:	4a12      	ldr	r2, [pc, #72]	; (8007108 <__sinit+0x5c>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	6282      	str	r2, [r0, #40]	; 0x28
 80070c2:	4298      	cmp	r0, r3
 80070c4:	bf04      	itt	eq
 80070c6:	2301      	moveq	r3, #1
 80070c8:	6183      	streq	r3, [r0, #24]
 80070ca:	f000 f81f 	bl	800710c <__sfp>
 80070ce:	6060      	str	r0, [r4, #4]
 80070d0:	4620      	mov	r0, r4
 80070d2:	f000 f81b 	bl	800710c <__sfp>
 80070d6:	60a0      	str	r0, [r4, #8]
 80070d8:	4620      	mov	r0, r4
 80070da:	f000 f817 	bl	800710c <__sfp>
 80070de:	2200      	movs	r2, #0
 80070e0:	60e0      	str	r0, [r4, #12]
 80070e2:	2104      	movs	r1, #4
 80070e4:	6860      	ldr	r0, [r4, #4]
 80070e6:	f7ff ffa1 	bl	800702c <std>
 80070ea:	2201      	movs	r2, #1
 80070ec:	2109      	movs	r1, #9
 80070ee:	68a0      	ldr	r0, [r4, #8]
 80070f0:	f7ff ff9c 	bl	800702c <std>
 80070f4:	2202      	movs	r2, #2
 80070f6:	2112      	movs	r1, #18
 80070f8:	68e0      	ldr	r0, [r4, #12]
 80070fa:	f7ff ff97 	bl	800702c <std>
 80070fe:	2301      	movs	r3, #1
 8007100:	61a3      	str	r3, [r4, #24]
 8007102:	bd10      	pop	{r4, pc}
 8007104:	080077ec 	.word	0x080077ec
 8007108:	08007075 	.word	0x08007075

0800710c <__sfp>:
 800710c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800710e:	4b1b      	ldr	r3, [pc, #108]	; (800717c <__sfp+0x70>)
 8007110:	681e      	ldr	r6, [r3, #0]
 8007112:	69b3      	ldr	r3, [r6, #24]
 8007114:	4607      	mov	r7, r0
 8007116:	b913      	cbnz	r3, 800711e <__sfp+0x12>
 8007118:	4630      	mov	r0, r6
 800711a:	f7ff ffc7 	bl	80070ac <__sinit>
 800711e:	3648      	adds	r6, #72	; 0x48
 8007120:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007124:	3b01      	subs	r3, #1
 8007126:	d503      	bpl.n	8007130 <__sfp+0x24>
 8007128:	6833      	ldr	r3, [r6, #0]
 800712a:	b133      	cbz	r3, 800713a <__sfp+0x2e>
 800712c:	6836      	ldr	r6, [r6, #0]
 800712e:	e7f7      	b.n	8007120 <__sfp+0x14>
 8007130:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007134:	b16d      	cbz	r5, 8007152 <__sfp+0x46>
 8007136:	3468      	adds	r4, #104	; 0x68
 8007138:	e7f4      	b.n	8007124 <__sfp+0x18>
 800713a:	2104      	movs	r1, #4
 800713c:	4638      	mov	r0, r7
 800713e:	f7ff ff9f 	bl	8007080 <__sfmoreglue>
 8007142:	6030      	str	r0, [r6, #0]
 8007144:	2800      	cmp	r0, #0
 8007146:	d1f1      	bne.n	800712c <__sfp+0x20>
 8007148:	230c      	movs	r3, #12
 800714a:	603b      	str	r3, [r7, #0]
 800714c:	4604      	mov	r4, r0
 800714e:	4620      	mov	r0, r4
 8007150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007152:	4b0b      	ldr	r3, [pc, #44]	; (8007180 <__sfp+0x74>)
 8007154:	6665      	str	r5, [r4, #100]	; 0x64
 8007156:	e9c4 5500 	strd	r5, r5, [r4]
 800715a:	60a5      	str	r5, [r4, #8]
 800715c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007160:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007164:	2208      	movs	r2, #8
 8007166:	4629      	mov	r1, r5
 8007168:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800716c:	f7ff fd82 	bl	8006c74 <memset>
 8007170:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007174:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007178:	e7e9      	b.n	800714e <__sfp+0x42>
 800717a:	bf00      	nop
 800717c:	080077ec 	.word	0x080077ec
 8007180:	ffff0001 	.word	0xffff0001

08007184 <_fwalk_reent>:
 8007184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007188:	4680      	mov	r8, r0
 800718a:	4689      	mov	r9, r1
 800718c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007190:	2600      	movs	r6, #0
 8007192:	b914      	cbnz	r4, 800719a <_fwalk_reent+0x16>
 8007194:	4630      	mov	r0, r6
 8007196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800719e:	3f01      	subs	r7, #1
 80071a0:	d501      	bpl.n	80071a6 <_fwalk_reent+0x22>
 80071a2:	6824      	ldr	r4, [r4, #0]
 80071a4:	e7f5      	b.n	8007192 <_fwalk_reent+0xe>
 80071a6:	89ab      	ldrh	r3, [r5, #12]
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d907      	bls.n	80071bc <_fwalk_reent+0x38>
 80071ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071b0:	3301      	adds	r3, #1
 80071b2:	d003      	beq.n	80071bc <_fwalk_reent+0x38>
 80071b4:	4629      	mov	r1, r5
 80071b6:	4640      	mov	r0, r8
 80071b8:	47c8      	blx	r9
 80071ba:	4306      	orrs	r6, r0
 80071bc:	3568      	adds	r5, #104	; 0x68
 80071be:	e7ee      	b.n	800719e <_fwalk_reent+0x1a>

080071c0 <__swhatbuf_r>:
 80071c0:	b570      	push	{r4, r5, r6, lr}
 80071c2:	460e      	mov	r6, r1
 80071c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c8:	2900      	cmp	r1, #0
 80071ca:	b096      	sub	sp, #88	; 0x58
 80071cc:	4614      	mov	r4, r2
 80071ce:	461d      	mov	r5, r3
 80071d0:	da07      	bge.n	80071e2 <__swhatbuf_r+0x22>
 80071d2:	2300      	movs	r3, #0
 80071d4:	602b      	str	r3, [r5, #0]
 80071d6:	89b3      	ldrh	r3, [r6, #12]
 80071d8:	061a      	lsls	r2, r3, #24
 80071da:	d410      	bmi.n	80071fe <__swhatbuf_r+0x3e>
 80071dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071e0:	e00e      	b.n	8007200 <__swhatbuf_r+0x40>
 80071e2:	466a      	mov	r2, sp
 80071e4:	f000 f96e 	bl	80074c4 <_fstat_r>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	dbf2      	blt.n	80071d2 <__swhatbuf_r+0x12>
 80071ec:	9a01      	ldr	r2, [sp, #4]
 80071ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80071f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071f6:	425a      	negs	r2, r3
 80071f8:	415a      	adcs	r2, r3
 80071fa:	602a      	str	r2, [r5, #0]
 80071fc:	e7ee      	b.n	80071dc <__swhatbuf_r+0x1c>
 80071fe:	2340      	movs	r3, #64	; 0x40
 8007200:	2000      	movs	r0, #0
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	b016      	add	sp, #88	; 0x58
 8007206:	bd70      	pop	{r4, r5, r6, pc}

08007208 <__smakebuf_r>:
 8007208:	898b      	ldrh	r3, [r1, #12]
 800720a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800720c:	079d      	lsls	r5, r3, #30
 800720e:	4606      	mov	r6, r0
 8007210:	460c      	mov	r4, r1
 8007212:	d507      	bpl.n	8007224 <__smakebuf_r+0x1c>
 8007214:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	6123      	str	r3, [r4, #16]
 800721c:	2301      	movs	r3, #1
 800721e:	6163      	str	r3, [r4, #20]
 8007220:	b002      	add	sp, #8
 8007222:	bd70      	pop	{r4, r5, r6, pc}
 8007224:	ab01      	add	r3, sp, #4
 8007226:	466a      	mov	r2, sp
 8007228:	f7ff ffca 	bl	80071c0 <__swhatbuf_r>
 800722c:	9900      	ldr	r1, [sp, #0]
 800722e:	4605      	mov	r5, r0
 8007230:	4630      	mov	r0, r6
 8007232:	f000 f877 	bl	8007324 <_malloc_r>
 8007236:	b948      	cbnz	r0, 800724c <__smakebuf_r+0x44>
 8007238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800723c:	059a      	lsls	r2, r3, #22
 800723e:	d4ef      	bmi.n	8007220 <__smakebuf_r+0x18>
 8007240:	f023 0303 	bic.w	r3, r3, #3
 8007244:	f043 0302 	orr.w	r3, r3, #2
 8007248:	81a3      	strh	r3, [r4, #12]
 800724a:	e7e3      	b.n	8007214 <__smakebuf_r+0xc>
 800724c:	4b0d      	ldr	r3, [pc, #52]	; (8007284 <__smakebuf_r+0x7c>)
 800724e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007250:	89a3      	ldrh	r3, [r4, #12]
 8007252:	6020      	str	r0, [r4, #0]
 8007254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	9b00      	ldr	r3, [sp, #0]
 800725c:	6163      	str	r3, [r4, #20]
 800725e:	9b01      	ldr	r3, [sp, #4]
 8007260:	6120      	str	r0, [r4, #16]
 8007262:	b15b      	cbz	r3, 800727c <__smakebuf_r+0x74>
 8007264:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007268:	4630      	mov	r0, r6
 800726a:	f000 f93d 	bl	80074e8 <_isatty_r>
 800726e:	b128      	cbz	r0, 800727c <__smakebuf_r+0x74>
 8007270:	89a3      	ldrh	r3, [r4, #12]
 8007272:	f023 0303 	bic.w	r3, r3, #3
 8007276:	f043 0301 	orr.w	r3, r3, #1
 800727a:	81a3      	strh	r3, [r4, #12]
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	431d      	orrs	r5, r3
 8007280:	81a5      	strh	r5, [r4, #12]
 8007282:	e7cd      	b.n	8007220 <__smakebuf_r+0x18>
 8007284:	08007075 	.word	0x08007075

08007288 <_free_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4605      	mov	r5, r0
 800728c:	2900      	cmp	r1, #0
 800728e:	d045      	beq.n	800731c <_free_r+0x94>
 8007290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007294:	1f0c      	subs	r4, r1, #4
 8007296:	2b00      	cmp	r3, #0
 8007298:	bfb8      	it	lt
 800729a:	18e4      	addlt	r4, r4, r3
 800729c:	f000 f946 	bl	800752c <__malloc_lock>
 80072a0:	4a1f      	ldr	r2, [pc, #124]	; (8007320 <_free_r+0x98>)
 80072a2:	6813      	ldr	r3, [r2, #0]
 80072a4:	4610      	mov	r0, r2
 80072a6:	b933      	cbnz	r3, 80072b6 <_free_r+0x2e>
 80072a8:	6063      	str	r3, [r4, #4]
 80072aa:	6014      	str	r4, [r2, #0]
 80072ac:	4628      	mov	r0, r5
 80072ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072b2:	f000 b93c 	b.w	800752e <__malloc_unlock>
 80072b6:	42a3      	cmp	r3, r4
 80072b8:	d90c      	bls.n	80072d4 <_free_r+0x4c>
 80072ba:	6821      	ldr	r1, [r4, #0]
 80072bc:	1862      	adds	r2, r4, r1
 80072be:	4293      	cmp	r3, r2
 80072c0:	bf04      	itt	eq
 80072c2:	681a      	ldreq	r2, [r3, #0]
 80072c4:	685b      	ldreq	r3, [r3, #4]
 80072c6:	6063      	str	r3, [r4, #4]
 80072c8:	bf04      	itt	eq
 80072ca:	1852      	addeq	r2, r2, r1
 80072cc:	6022      	streq	r2, [r4, #0]
 80072ce:	6004      	str	r4, [r0, #0]
 80072d0:	e7ec      	b.n	80072ac <_free_r+0x24>
 80072d2:	4613      	mov	r3, r2
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	b10a      	cbz	r2, 80072dc <_free_r+0x54>
 80072d8:	42a2      	cmp	r2, r4
 80072da:	d9fa      	bls.n	80072d2 <_free_r+0x4a>
 80072dc:	6819      	ldr	r1, [r3, #0]
 80072de:	1858      	adds	r0, r3, r1
 80072e0:	42a0      	cmp	r0, r4
 80072e2:	d10b      	bne.n	80072fc <_free_r+0x74>
 80072e4:	6820      	ldr	r0, [r4, #0]
 80072e6:	4401      	add	r1, r0
 80072e8:	1858      	adds	r0, r3, r1
 80072ea:	4282      	cmp	r2, r0
 80072ec:	6019      	str	r1, [r3, #0]
 80072ee:	d1dd      	bne.n	80072ac <_free_r+0x24>
 80072f0:	6810      	ldr	r0, [r2, #0]
 80072f2:	6852      	ldr	r2, [r2, #4]
 80072f4:	605a      	str	r2, [r3, #4]
 80072f6:	4401      	add	r1, r0
 80072f8:	6019      	str	r1, [r3, #0]
 80072fa:	e7d7      	b.n	80072ac <_free_r+0x24>
 80072fc:	d902      	bls.n	8007304 <_free_r+0x7c>
 80072fe:	230c      	movs	r3, #12
 8007300:	602b      	str	r3, [r5, #0]
 8007302:	e7d3      	b.n	80072ac <_free_r+0x24>
 8007304:	6820      	ldr	r0, [r4, #0]
 8007306:	1821      	adds	r1, r4, r0
 8007308:	428a      	cmp	r2, r1
 800730a:	bf04      	itt	eq
 800730c:	6811      	ldreq	r1, [r2, #0]
 800730e:	6852      	ldreq	r2, [r2, #4]
 8007310:	6062      	str	r2, [r4, #4]
 8007312:	bf04      	itt	eq
 8007314:	1809      	addeq	r1, r1, r0
 8007316:	6021      	streq	r1, [r4, #0]
 8007318:	605c      	str	r4, [r3, #4]
 800731a:	e7c7      	b.n	80072ac <_free_r+0x24>
 800731c:	bd38      	pop	{r3, r4, r5, pc}
 800731e:	bf00      	nop
 8007320:	200000a0 	.word	0x200000a0

08007324 <_malloc_r>:
 8007324:	b570      	push	{r4, r5, r6, lr}
 8007326:	1ccd      	adds	r5, r1, #3
 8007328:	f025 0503 	bic.w	r5, r5, #3
 800732c:	3508      	adds	r5, #8
 800732e:	2d0c      	cmp	r5, #12
 8007330:	bf38      	it	cc
 8007332:	250c      	movcc	r5, #12
 8007334:	2d00      	cmp	r5, #0
 8007336:	4606      	mov	r6, r0
 8007338:	db01      	blt.n	800733e <_malloc_r+0x1a>
 800733a:	42a9      	cmp	r1, r5
 800733c:	d903      	bls.n	8007346 <_malloc_r+0x22>
 800733e:	230c      	movs	r3, #12
 8007340:	6033      	str	r3, [r6, #0]
 8007342:	2000      	movs	r0, #0
 8007344:	bd70      	pop	{r4, r5, r6, pc}
 8007346:	f000 f8f1 	bl	800752c <__malloc_lock>
 800734a:	4a21      	ldr	r2, [pc, #132]	; (80073d0 <_malloc_r+0xac>)
 800734c:	6814      	ldr	r4, [r2, #0]
 800734e:	4621      	mov	r1, r4
 8007350:	b991      	cbnz	r1, 8007378 <_malloc_r+0x54>
 8007352:	4c20      	ldr	r4, [pc, #128]	; (80073d4 <_malloc_r+0xb0>)
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	b91b      	cbnz	r3, 8007360 <_malloc_r+0x3c>
 8007358:	4630      	mov	r0, r6
 800735a:	f000 f83d 	bl	80073d8 <_sbrk_r>
 800735e:	6020      	str	r0, [r4, #0]
 8007360:	4629      	mov	r1, r5
 8007362:	4630      	mov	r0, r6
 8007364:	f000 f838 	bl	80073d8 <_sbrk_r>
 8007368:	1c43      	adds	r3, r0, #1
 800736a:	d124      	bne.n	80073b6 <_malloc_r+0x92>
 800736c:	230c      	movs	r3, #12
 800736e:	6033      	str	r3, [r6, #0]
 8007370:	4630      	mov	r0, r6
 8007372:	f000 f8dc 	bl	800752e <__malloc_unlock>
 8007376:	e7e4      	b.n	8007342 <_malloc_r+0x1e>
 8007378:	680b      	ldr	r3, [r1, #0]
 800737a:	1b5b      	subs	r3, r3, r5
 800737c:	d418      	bmi.n	80073b0 <_malloc_r+0x8c>
 800737e:	2b0b      	cmp	r3, #11
 8007380:	d90f      	bls.n	80073a2 <_malloc_r+0x7e>
 8007382:	600b      	str	r3, [r1, #0]
 8007384:	50cd      	str	r5, [r1, r3]
 8007386:	18cc      	adds	r4, r1, r3
 8007388:	4630      	mov	r0, r6
 800738a:	f000 f8d0 	bl	800752e <__malloc_unlock>
 800738e:	f104 000b 	add.w	r0, r4, #11
 8007392:	1d23      	adds	r3, r4, #4
 8007394:	f020 0007 	bic.w	r0, r0, #7
 8007398:	1ac3      	subs	r3, r0, r3
 800739a:	d0d3      	beq.n	8007344 <_malloc_r+0x20>
 800739c:	425a      	negs	r2, r3
 800739e:	50e2      	str	r2, [r4, r3]
 80073a0:	e7d0      	b.n	8007344 <_malloc_r+0x20>
 80073a2:	428c      	cmp	r4, r1
 80073a4:	684b      	ldr	r3, [r1, #4]
 80073a6:	bf16      	itet	ne
 80073a8:	6063      	strne	r3, [r4, #4]
 80073aa:	6013      	streq	r3, [r2, #0]
 80073ac:	460c      	movne	r4, r1
 80073ae:	e7eb      	b.n	8007388 <_malloc_r+0x64>
 80073b0:	460c      	mov	r4, r1
 80073b2:	6849      	ldr	r1, [r1, #4]
 80073b4:	e7cc      	b.n	8007350 <_malloc_r+0x2c>
 80073b6:	1cc4      	adds	r4, r0, #3
 80073b8:	f024 0403 	bic.w	r4, r4, #3
 80073bc:	42a0      	cmp	r0, r4
 80073be:	d005      	beq.n	80073cc <_malloc_r+0xa8>
 80073c0:	1a21      	subs	r1, r4, r0
 80073c2:	4630      	mov	r0, r6
 80073c4:	f000 f808 	bl	80073d8 <_sbrk_r>
 80073c8:	3001      	adds	r0, #1
 80073ca:	d0cf      	beq.n	800736c <_malloc_r+0x48>
 80073cc:	6025      	str	r5, [r4, #0]
 80073ce:	e7db      	b.n	8007388 <_malloc_r+0x64>
 80073d0:	200000a0 	.word	0x200000a0
 80073d4:	200000a4 	.word	0x200000a4

080073d8 <_sbrk_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4c06      	ldr	r4, [pc, #24]	; (80073f4 <_sbrk_r+0x1c>)
 80073dc:	2300      	movs	r3, #0
 80073de:	4605      	mov	r5, r0
 80073e0:	4608      	mov	r0, r1
 80073e2:	6023      	str	r3, [r4, #0]
 80073e4:	f7f9 fdc6 	bl	8000f74 <_sbrk>
 80073e8:	1c43      	adds	r3, r0, #1
 80073ea:	d102      	bne.n	80073f2 <_sbrk_r+0x1a>
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	b103      	cbz	r3, 80073f2 <_sbrk_r+0x1a>
 80073f0:	602b      	str	r3, [r5, #0]
 80073f2:	bd38      	pop	{r3, r4, r5, pc}
 80073f4:	2000036c 	.word	0x2000036c

080073f8 <__sread>:
 80073f8:	b510      	push	{r4, lr}
 80073fa:	460c      	mov	r4, r1
 80073fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007400:	f000 f896 	bl	8007530 <_read_r>
 8007404:	2800      	cmp	r0, #0
 8007406:	bfab      	itete	ge
 8007408:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800740a:	89a3      	ldrhlt	r3, [r4, #12]
 800740c:	181b      	addge	r3, r3, r0
 800740e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007412:	bfac      	ite	ge
 8007414:	6563      	strge	r3, [r4, #84]	; 0x54
 8007416:	81a3      	strhlt	r3, [r4, #12]
 8007418:	bd10      	pop	{r4, pc}

0800741a <__swrite>:
 800741a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800741e:	461f      	mov	r7, r3
 8007420:	898b      	ldrh	r3, [r1, #12]
 8007422:	05db      	lsls	r3, r3, #23
 8007424:	4605      	mov	r5, r0
 8007426:	460c      	mov	r4, r1
 8007428:	4616      	mov	r6, r2
 800742a:	d505      	bpl.n	8007438 <__swrite+0x1e>
 800742c:	2302      	movs	r3, #2
 800742e:	2200      	movs	r2, #0
 8007430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007434:	f000 f868 	bl	8007508 <_lseek_r>
 8007438:	89a3      	ldrh	r3, [r4, #12]
 800743a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800743e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007442:	81a3      	strh	r3, [r4, #12]
 8007444:	4632      	mov	r2, r6
 8007446:	463b      	mov	r3, r7
 8007448:	4628      	mov	r0, r5
 800744a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800744e:	f000 b817 	b.w	8007480 <_write_r>

08007452 <__sseek>:
 8007452:	b510      	push	{r4, lr}
 8007454:	460c      	mov	r4, r1
 8007456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745a:	f000 f855 	bl	8007508 <_lseek_r>
 800745e:	1c43      	adds	r3, r0, #1
 8007460:	89a3      	ldrh	r3, [r4, #12]
 8007462:	bf15      	itete	ne
 8007464:	6560      	strne	r0, [r4, #84]	; 0x54
 8007466:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800746a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800746e:	81a3      	strheq	r3, [r4, #12]
 8007470:	bf18      	it	ne
 8007472:	81a3      	strhne	r3, [r4, #12]
 8007474:	bd10      	pop	{r4, pc}

08007476 <__sclose>:
 8007476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800747a:	f000 b813 	b.w	80074a4 <_close_r>
	...

08007480 <_write_r>:
 8007480:	b538      	push	{r3, r4, r5, lr}
 8007482:	4c07      	ldr	r4, [pc, #28]	; (80074a0 <_write_r+0x20>)
 8007484:	4605      	mov	r5, r0
 8007486:	4608      	mov	r0, r1
 8007488:	4611      	mov	r1, r2
 800748a:	2200      	movs	r2, #0
 800748c:	6022      	str	r2, [r4, #0]
 800748e:	461a      	mov	r2, r3
 8007490:	f7f9 fa4b 	bl	800092a <_write>
 8007494:	1c43      	adds	r3, r0, #1
 8007496:	d102      	bne.n	800749e <_write_r+0x1e>
 8007498:	6823      	ldr	r3, [r4, #0]
 800749a:	b103      	cbz	r3, 800749e <_write_r+0x1e>
 800749c:	602b      	str	r3, [r5, #0]
 800749e:	bd38      	pop	{r3, r4, r5, pc}
 80074a0:	2000036c 	.word	0x2000036c

080074a4 <_close_r>:
 80074a4:	b538      	push	{r3, r4, r5, lr}
 80074a6:	4c06      	ldr	r4, [pc, #24]	; (80074c0 <_close_r+0x1c>)
 80074a8:	2300      	movs	r3, #0
 80074aa:	4605      	mov	r5, r0
 80074ac:	4608      	mov	r0, r1
 80074ae:	6023      	str	r3, [r4, #0]
 80074b0:	f7f9 fd2b 	bl	8000f0a <_close>
 80074b4:	1c43      	adds	r3, r0, #1
 80074b6:	d102      	bne.n	80074be <_close_r+0x1a>
 80074b8:	6823      	ldr	r3, [r4, #0]
 80074ba:	b103      	cbz	r3, 80074be <_close_r+0x1a>
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	bd38      	pop	{r3, r4, r5, pc}
 80074c0:	2000036c 	.word	0x2000036c

080074c4 <_fstat_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4c07      	ldr	r4, [pc, #28]	; (80074e4 <_fstat_r+0x20>)
 80074c8:	2300      	movs	r3, #0
 80074ca:	4605      	mov	r5, r0
 80074cc:	4608      	mov	r0, r1
 80074ce:	4611      	mov	r1, r2
 80074d0:	6023      	str	r3, [r4, #0]
 80074d2:	f7f9 fd26 	bl	8000f22 <_fstat>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	d102      	bne.n	80074e0 <_fstat_r+0x1c>
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	b103      	cbz	r3, 80074e0 <_fstat_r+0x1c>
 80074de:	602b      	str	r3, [r5, #0]
 80074e0:	bd38      	pop	{r3, r4, r5, pc}
 80074e2:	bf00      	nop
 80074e4:	2000036c 	.word	0x2000036c

080074e8 <_isatty_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4c06      	ldr	r4, [pc, #24]	; (8007504 <_isatty_r+0x1c>)
 80074ec:	2300      	movs	r3, #0
 80074ee:	4605      	mov	r5, r0
 80074f0:	4608      	mov	r0, r1
 80074f2:	6023      	str	r3, [r4, #0]
 80074f4:	f7f9 fd25 	bl	8000f42 <_isatty>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_isatty_r+0x1a>
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_isatty_r+0x1a>
 8007500:	602b      	str	r3, [r5, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	2000036c 	.word	0x2000036c

08007508 <_lseek_r>:
 8007508:	b538      	push	{r3, r4, r5, lr}
 800750a:	4c07      	ldr	r4, [pc, #28]	; (8007528 <_lseek_r+0x20>)
 800750c:	4605      	mov	r5, r0
 800750e:	4608      	mov	r0, r1
 8007510:	4611      	mov	r1, r2
 8007512:	2200      	movs	r2, #0
 8007514:	6022      	str	r2, [r4, #0]
 8007516:	461a      	mov	r2, r3
 8007518:	f7f9 fd1e 	bl	8000f58 <_lseek>
 800751c:	1c43      	adds	r3, r0, #1
 800751e:	d102      	bne.n	8007526 <_lseek_r+0x1e>
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	b103      	cbz	r3, 8007526 <_lseek_r+0x1e>
 8007524:	602b      	str	r3, [r5, #0]
 8007526:	bd38      	pop	{r3, r4, r5, pc}
 8007528:	2000036c 	.word	0x2000036c

0800752c <__malloc_lock>:
 800752c:	4770      	bx	lr

0800752e <__malloc_unlock>:
 800752e:	4770      	bx	lr

08007530 <_read_r>:
 8007530:	b538      	push	{r3, r4, r5, lr}
 8007532:	4c07      	ldr	r4, [pc, #28]	; (8007550 <_read_r+0x20>)
 8007534:	4605      	mov	r5, r0
 8007536:	4608      	mov	r0, r1
 8007538:	4611      	mov	r1, r2
 800753a:	2200      	movs	r2, #0
 800753c:	6022      	str	r2, [r4, #0]
 800753e:	461a      	mov	r2, r3
 8007540:	f7f9 fcc6 	bl	8000ed0 <_read>
 8007544:	1c43      	adds	r3, r0, #1
 8007546:	d102      	bne.n	800754e <_read_r+0x1e>
 8007548:	6823      	ldr	r3, [r4, #0]
 800754a:	b103      	cbz	r3, 800754e <_read_r+0x1e>
 800754c:	602b      	str	r3, [r5, #0]
 800754e:	bd38      	pop	{r3, r4, r5, pc}
 8007550:	2000036c 	.word	0x2000036c

08007554 <_init>:
 8007554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007556:	bf00      	nop
 8007558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800755a:	bc08      	pop	{r3}
 800755c:	469e      	mov	lr, r3
 800755e:	4770      	bx	lr

08007560 <_fini>:
 8007560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007562:	bf00      	nop
 8007564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007566:	bc08      	pop	{r3}
 8007568:	469e      	mov	lr, r3
 800756a:	4770      	bx	lr
