{
  "creator": "Yosys 0.17+33 (git sha1 0b1a1a576, gcc 11.2.0-19ubuntu1 -fPIC -Os)",
  "modules": {
    "EFX_ADD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/yosys/share/efinix/cells_sim.v:16.1-33.10"
      },
      "parameter_default_values": {
        "I0_POLARITY": "00000000000000000000000000000001",
        "I1_POLARITY": "00000000000000000000000000000001"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:21.10-21.12"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:18.11-18.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:19.10-19.12"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:20.10-20.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:17.11-17.12"
          }
        }
      }
    },
    "EFX_FF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/yosys/share/efinix/cells_sim.v:35.1-99.10"
      },
      "parameter_default_values": {
        "CE_POLARITY": "00000000000000000000000000000001",
        "CLK_POLARITY": "00000000000000000000000000000001",
        "D_POLARITY": "00000000000000000000000000000001",
        "SR_POLARITY": "00000000000000000000000000000001",
        "SR_SYNC": "00000000000000000000000000000000",
        "SR_SYNC_PRIORITY": "00000000000000000000000000000000",
        "SR_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:38.10-38.12"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "clkbuf_sink": "00000000000000000000000000000001",
            "src": "/yosys/share/efinix/cells_sim.v:40.10-40.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:37.10-37.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:36.15-36.16"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:41.10-41.12"
          }
        }
      }
    },
    "EFX_GBUFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/yosys/share/efinix/cells_sim.v:101.1-114.10"
      },
      "parameter_default_values": {
        "CE_POLARITY": "1"
      },
      "ports": {
        "CE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:102.10-102.12"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:103.10-103.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "clkbuf_driver": "00000000000000000000000000000001",
            "src": "/yosys/share/efinix/cells_sim.v:105.11-105.12"
          }
        }
      }
    },
    "EFX_LUT4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/yosys/share/efinix/cells_sim.v:1.1-14.10"
      },
      "parameter_default_values": {
        "LUTMASK": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:3.10-3.12"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:4.10-4.12"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:5.10-5.12"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:6.10-6.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:2.11-2.12"
          }
        }
      }
    },
    "EFX_RAM_5K": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/yosys/share/efinix/cells_sim.v:116.1-179.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "OUTPUT_REG": "0",
        "RCLK_POLARITY": "1",
        "READ_WIDTH": "00000000000000000000000000010100",
        "RE_POLARITY": "1",
        "WCLKE_POLARITY": "1",
        "WCLK_POLARITY": "1",
        "WE_POLARITY": "1",
        "WRITE_MODE": "READ_FIRST",
        "WRITE_WIDTH": "00000000000000000000000000010100"
      },
      "ports": {
        "WDATA": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "RDATA": {
          "direction": "output",
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 62 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RADDR": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:124.32-124.37"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "clkbuf_sink": "00000000000000000000000000000001",
            "src": "/yosys/share/efinix/cells_sim.v:127.10-127.14"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:123.28-123.33"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:125.10-125.12"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:118.33-118.38"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "clkbuf_sink": "00000000000000000000000000000001",
            "src": "/yosys/share/efinix/cells_sim.v:121.10-121.14"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:122.10-122.15"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:117.28-117.33"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/yosys/share/efinix/cells_sim.v:119.10-119.12"
          }
        }
      }
    },
    "inverter": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "inverter.v:1.1-8.10"
      },
      "ports": {
        "in": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$abc$107$auto$blifparse.cc:515:parse_blif$108": {
          "hide_name": 1,
          "type": "EFX_LUT4",
          "parameters": {
            "LUTMASK": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/yosys/share/efinix/cells_map.v:81.33-81.102"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 3 ]
          }
        }
      },
      "netnames": {
        "in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "inverter.v:2.14-2.16"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "inverter.v:3.15-3.18"
          }
        }
      }
    }
  }
}
