m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/jlusiardi
valu
Z0 !s110 1575394210
!i10b 1
!s100 zAQWG75Jm4K`AdZ^10oHE1
I11DGSYMTNB8lTBnEk[5h92
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/jlusiardi/Dokumente/src/riscv_cpu/modelsim
Z3 w1574058076
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu.v
L0 6
Z4 OV;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1575394210.000000
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valu_control
R0
!i10b 1
!s100 HV2bTEP]hfGF9<XCd6bAn0
I7ZDg<7ACYgeQN6S>G6fhQ2
R1
R2
R3
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu_control.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu_control.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/alu_control.v|
!i113 1
R6
R7
vcompare_unit
R0
!i10b 1
!s100 lBe[<6FoiNIhfYRd2ol4l2
Ii5cS87AbbCVnaDi8l4Ag83
R1
R2
Z8 w1575269008
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/compare_unit.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/compare_unit.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/compare_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/compare_unit.v|
!i113 1
R6
R7
vcpu
R0
!i10b 1
!s100 P;=gVG;ffK8ChVBQ3^RD[1
IBW2B=AgMP5UMB]KkEVMgd1
R1
R2
w1575393446
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/cpu.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/cpu.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/cpu.v|
!i113 1
R6
R7
vcpu_tb
!s110 1575394306
!i10b 1
!s100 1oM^kTTk`_WO?KkEbK]5i2
I1c<CAaI^lmL0zfjbK88`80
R1
R2
w1575394293
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/cpu_tb.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/cpu_tb.v
L0 6
R4
r1
!s85 0
31
!s108 1575394306.000000
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/../arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/cpu_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/cpu_tb.v|
!i113 1
R6
R7
vcurrent_instruction_register_control
R0
!i10b 1
!s100 lncKUk[8]I5fBC6z0MEn`3
IFW0?`l4e=a]g`8MZ>[1HY0
R1
R2
w1573537353
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/current_instruction_register_control.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/current_instruction_register_control.v
L0 9
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/current_instruction_register_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/current_instruction_register_control.v|
!i113 1
R6
R7
vdecoder
R0
!i10b 1
!s100 >k1SS`ol?ZAoh9Ee^0IMd2
IYLlH]FO`Pz0IIllgZoC>@0
R1
R2
w1575356514
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/decoder.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/decoder.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/decoder.v|
!i113 1
R6
R7
vmemory
R0
!i10b 1
!s100 K<cjI4T<E7hXeb^eZ>2fR1
IHQ:5n4O]EBF7`nW_:fCA;0
R1
R2
Z9 w1575355862
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory.v
L0 10
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory.v|
!i113 1
R6
R7
vmemory_control
R0
!i10b 1
!s100 J;^cgQ]U1=OY[=Z>E3?OX2
IA3lRF@DmbI7XGK:TIJ;:V0
R1
R2
w1575393413
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory_control.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory_control.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/memory_control.v|
!i113 1
R6
R7
vpc_control
R0
!i10b 1
!s100 on;l5dT=;cBl`iCjmH8j]3
IVL6n`?o?4Z9;7BmjCSaV_1
R1
R2
w1574318846
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/pc_control.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/pc_control.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/pc_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/pc_control.v|
!i113 1
R6
R7
vram_memory
R0
!i10b 1
!s100 QofI?JF8DCUmlFj=g@QTJ0
I1T;Y^a_=l@EfPgz94VX>H0
R1
R2
R9
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/ram_memory.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/ram_memory.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/ram_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/ram_memory.v|
!i113 1
R6
R7
vreg_async_reset
R0
!i10b 1
!s100 6<<hSmVLWLbC::0mO_HD@2
I0=eZ>fTgMojFk4ehRDFEn0
R1
R2
R9
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/reg_async_reset.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/reg_async_reset.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/reg_async_reset.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/reg_async_reset.v|
!i113 1
R6
R7
vregister_file
R0
!i10b 1
!s100 WaBD2zbEBk>CMNeeZDPU63
IX]K6m^Fk>^[O5@PLQ?hkh0
R1
R2
R8
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file.v|
!i113 1
R6
R7
vregister_file_control
R0
!i10b 1
!s100 k@1AkB3<XBEzK8g@>KnhV2
IU7iEBcbUoa=OU9S5@^]W03
R1
R2
R8
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file_control.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file_control.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/register_file_control.v|
!i113 1
R6
R7
vrom_memory
R0
!i10b 1
!s100 V1Q`A^AkVjNZ;_VOOiDLf2
I?bB79WnP0EaOzPRIC;jK22
R1
R2
R9
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/rom_memory.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/rom_memory.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/rom_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/rom_memory.v|
!i113 1
R6
R7
vstage_counter
R0
!i10b 1
!s100 _C7WVP1TBZgDfEOlK@_JE2
ISXdOZ?Mn66j=_PmYBf9i33
R1
R2
w1575393229
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/stage_counter.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/stage_counter.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/stage_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/stage_counter.v|
!i113 1
R6
R7
vstage_counter_synth_tb
R0
!i10b 1
!s100 8]3`;?0g9a1;GZ^9iN5AA2
IM@iAR7<PS?adaAz2nMnPa0
R1
R2
R8
8/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/stage_counter_synth_tb.v
F/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/stage_counter_synth_tb.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/../arch_defines.v|/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/stage_counter_synth_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jlusiardi/Dokumente/src/riscv_cpu/main/testbenches/stage_counter_synth_tb.v|
!i113 1
R6
R7
