{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385451575453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385451575453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 11:39:35 2013 " "Processing started: Tue Nov 26 11:39:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385451575453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385451575453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385451575453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1385451576218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.v 1 1 " "Found 1 design units, including 1 entities, in source file notgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOTGATE " "Found entity 1: NOTGATE" {  } { { "NOTGATE.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/NOTGATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ScoreOut.v(43) " "Verilog HDL information at ScoreOut.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "ScoreOut.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1385451576921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreout.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreOut " "Found entity 1: ScoreOut" {  } { { "ScoreOut.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PONG.v(67) " "Verilog HDL information at PONG.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1385451576937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 PONG " "Found entity 1: PONG" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK " "Found entity 1: VGA_CLK" {  } { { "V/VGA_CLK.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_CLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern " "Found entity 1: VGA_Pattern" {  } { { "V/VGA_Pattern.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Found entity 1: DE0_VGA" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451576984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451576984 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE0_VGA.v(313) " "Verilog HDL Instantiation warning at DE0_VGA.v(313): instance has no name" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 313 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1385451576984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_VGA " "Elaborating entity \"DE0_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1385451577171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 DE0_VGA.v(208) " "Verilog HDL assignment warning at DE0_VGA.v(208): truncated value with size 16 to match size of target (15)" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_VGA.v(150) " "Output port \"DRAM_ADDR\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_VGA.v(164) " "Output port \"FL_ADDR\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_VGA.v(197) " "Output port \"GPIO0_CLKOUT\" at DE0_VGA.v(197) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_VGA.v(200) " "Output port \"GPIO1_CLKOUT\" at DE0_VGA.v(200) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_VGA.v(144) " "Output port \"UART_TXD\" at DE0_VGA.v(144) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_VGA.v(146) " "Output port \"UART_CTS\" at DE0_VGA.v(146) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_VGA.v(151) " "Output port \"DRAM_LDQM\" at DE0_VGA.v(151) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_VGA.v(152) " "Output port \"DRAM_UDQM\" at DE0_VGA.v(152) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_VGA.v(153) " "Output port \"DRAM_WE_N\" at DE0_VGA.v(153) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_VGA.v(154) " "Output port \"DRAM_CAS_N\" at DE0_VGA.v(154) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_VGA.v(155) " "Output port \"DRAM_RAS_N\" at DE0_VGA.v(155) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_VGA.v(156) " "Output port \"DRAM_CS_N\" at DE0_VGA.v(156) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_VGA.v(157) " "Output port \"DRAM_BA_0\" at DE0_VGA.v(157) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_VGA.v(158) " "Output port \"DRAM_BA_1\" at DE0_VGA.v(158) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_VGA.v(159) " "Output port \"DRAM_CLK\" at DE0_VGA.v(159) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_VGA.v(160) " "Output port \"DRAM_CKE\" at DE0_VGA.v(160) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_VGA.v(165) " "Output port \"FL_WE_N\" at DE0_VGA.v(165) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_VGA.v(166) " "Output port \"FL_RST_N\" at DE0_VGA.v(166) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_VGA.v(167) " "Output port \"FL_OE_N\" at DE0_VGA.v(167) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_VGA.v(168) " "Output port \"FL_CE_N\" at DE0_VGA.v(168) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_VGA.v(169) " "Output port \"FL_WP_N\" at DE0_VGA.v(169) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_VGA.v(170) " "Output port \"FL_BYTE_N\" at DE0_VGA.v(170) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_VGA.v(174) " "Output port \"LCD_BLON\" at DE0_VGA.v(174) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_VGA.v(175) " "Output port \"LCD_RW\" at DE0_VGA.v(175) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_VGA.v(176) " "Output port \"LCD_EN\" at DE0_VGA.v(176) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_VGA.v(177) " "Output port \"LCD_RS\" at DE0_VGA.v(177) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_VGA.v(182) " "Output port \"SD_CLK\" at DE0_VGA.v(182) has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1385451577203 "|DE0_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK VGA_CLK:u1 " "Elaborating entity \"VGA_CLK\" for hierarchy \"VGA_CLK:u1\"" {  } { { "DE0_VGA.v" "u1" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451577234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_CLK:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_CLK:u1\|altpll:altpll_component\"" {  } { { "V/VGA_CLK.v" "altpll_component" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_CLK.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CLK:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_CLK:u1\|altpll:altpll_component\"" {  } { { "V/VGA_CLK.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_CLK.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451580062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CLK:u1\|altpll:altpll_component " "Instantiated megafunction \"VGA_CLK:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_CLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_CLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580125 ""}  } { { "V/VGA_CLK.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_CLK.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385451580125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK_altpll " "Found entity 1: VGA_CLK_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451580468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451580468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK_altpll VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated " "Elaborating entity \"VGA_CLK_altpll\" for hierarchy \"VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG PONG:png " "Elaborating entity \"PONG\" for hierarchy \"PONG:png\"" {  } { { "DE0_VGA.v" "png" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 PONG.v(169) " "Verilog HDL assignment warning at PONG.v(169): truncated value with size 32 to match size of target (27)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(182) " "Verilog HDL assignment warning at PONG.v(182): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(183) " "Verilog HDL assignment warning at PONG.v(183): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(185) " "Verilog HDL assignment warning at PONG.v(185): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(186) " "Verilog HDL assignment warning at PONG.v(186): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(189) " "Verilog HDL assignment warning at PONG.v(189): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(190) " "Verilog HDL assignment warning at PONG.v(190): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(191) " "Verilog HDL assignment warning at PONG.v(191): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PONG.v(192) " "Verilog HDL assignment warning at PONG.v(192): truncated value with size 32 to match size of target (10)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PONG.v(194) " "Verilog HDL assignment warning at PONG.v(194): truncated value with size 32 to match size of target (5)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PONG.v(195) " "Verilog HDL assignment warning at PONG.v(195): truncated value with size 32 to match size of target (5)" {  } { { "PONG.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/PONG.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580515 "|DE0_VGA|PONG:png"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreOut ScoreOut:comb_125 " "Elaborating entity \"ScoreOut\" for hierarchy \"ScoreOut:comb_125\"" {  } { { "DE0_VGA.v" "comb_125" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580515 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ScoreOut.v(63) " "Verilog HDL Case Statement warning at ScoreOut.v(63): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ScoreOut.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 63 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|ScoreOut:comb_125"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ScoreOut.v(91) " "Verilog HDL Case Statement warning at ScoreOut.v(91): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ScoreOut.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 91 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|ScoreOut:comb_125"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u2 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u2\"" {  } { { "DE0_VGA.v" "u2" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(60) " "Verilog HDL assignment warning at VGA_Ctrl.v(60): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|VGA_Ctrl:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(61) " "Verilog HDL assignment warning at VGA_Ctrl.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|VGA_Ctrl:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(62) " "Verilog HDL assignment warning at VGA_Ctrl.v(62): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|VGA_Ctrl:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(64) " "Verilog HDL assignment warning at VGA_Ctrl.v(64): truncated value with size 32 to match size of target (11)" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|VGA_Ctrl:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(65) " "Verilog HDL assignment warning at VGA_Ctrl.v(65): truncated value with size 32 to match size of target (11)" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580531 "|DE0_VGA|VGA_Ctrl:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTGATE NOTGATE:inv " "Elaborating entity \"NOTGATE\" for hierarchy \"NOTGATE:inv\"" {  } { { "DE0_VGA.v" "inv" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Pattern VGA_Pattern:u3 " "Elaborating entity \"VGA_Pattern\" for hierarchy \"VGA_Pattern:u3\"" {  } { { "DE0_VGA.v" "u3" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451580546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Pattern.v(69) " "Verilog HDL assignment warning at VGA_Pattern.v(69): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Pattern.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Pattern.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580562 "|DE0_VGA|VGA_Pattern:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Pattern.v(70) " "Verilog HDL assignment warning at VGA_Pattern.v(70): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Pattern.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Pattern.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580562 "|DE0_VGA|VGA_Pattern:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Pattern.v(75) " "Verilog HDL assignment warning at VGA_Pattern.v(75): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Pattern.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Pattern.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580562 "|DE0_VGA|VGA_Pattern:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Pattern.v(76) " "Verilog HDL assignment warning at VGA_Pattern.v(76): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Pattern.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Pattern.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1385451580562 "|DE0_VGA|VGA_Pattern:u3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ScoreOut:comb_125\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ScoreOut:comb_125\|Div0\"" {  } { { "ScoreOut.v" "Div0" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451587484 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ScoreOut:comb_125\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ScoreOut:comb_125\|Div1\"" {  } { { "ScoreOut.v" "Div1" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451587484 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1385451587484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScoreOut:comb_125\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ScoreOut:comb_125\|lpm_divide:Div0\"" {  } { { "ScoreOut.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451587906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScoreOut:comb_125\|lpm_divide:Div0 " "Instantiated megafunction \"ScoreOut:comb_125\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451587906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451587906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451587906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451587906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1385451587906 ""}  } { { "ScoreOut.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1385451587906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1uo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1uo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1uo " "Found entity 1: lpm_divide_1uo" {  } { { "db/lpm_divide_1uo.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/lpm_divide_1uo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5ag " "Found entity 1: abs_divider_5ag" {  } { { "db/abs_divider_5ag.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/abs_divider_5ag.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_qt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_qt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_qt9 " "Found entity 1: lpm_abs_qt9" {  } { { "db/lpm_abs_qt9.tdf" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/db/lpm_abs_qt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1385451588562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1385451588562 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1385451589234 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1385451589281 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1385451589281 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 29 -1 0 } } { "V/VGA_Ctrl.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/V/VGA_Ctrl.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1385451589328 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1385451589328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP VCC " "Pin \"HEX0_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|HEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP VCC " "Pin \"HEX1_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP GND " "Pin \"HEX2_DP\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP VCC " "Pin \"HEX3_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1385451590125 "|DE0_VGA|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1385451590125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1385451590359 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScoreOut:comb_125\|Add0~0 " "Logic cell \"ScoreOut:comb_125\|Add0~0\"" {  } { { "ScoreOut.v" "Add0~0" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451592406 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScoreOut:comb_125\|Add0~2 " "Logic cell \"ScoreOut:comb_125\|Add0~2\"" {  } { { "ScoreOut.v" "Add0~2" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451592406 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScoreOut:comb_125\|Add2~0 " "Logic cell \"ScoreOut:comb_125\|Add2~0\"" {  } { { "ScoreOut.v" "Add2~0" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451592406 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScoreOut:comb_125\|Add2~2 " "Logic cell \"ScoreOut:comb_125\|Add2~2\"" {  } { { "ScoreOut.v" "Add2~2" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/ScoreOut.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451592406 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1385451592406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.map.smsg " "Generated suppressed messages file //psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1385451592609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1385451593875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451593875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "//psf/Home/Documents/Quartus/SR3u_DE0_VGA/DE0_VGA.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1385451596171 "|DE0_VGA|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1385451596171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2417 " "Implemented 2417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1385451596171 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1385451596171 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1385451596171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2164 " "Implemented 2164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1385451596171 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1385451596171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1385451596171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385451596203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 11:39:56 2013 " "Processing ended: Tue Nov 26 11:39:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385451596203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385451596203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385451596203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385451596203 ""}
