--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8312 paths analyzed, 1214 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  34.085ns.
--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd2 (SLICE_X38Y92.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd2 (FF)
  Requirement:          1.667ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.493ns (1.793 - 5.286)
  Source Clock:         cc rising at 208.333ns
  Destination Clock:    clkcambuf rising at 210.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y98.XQ      Tcko                  0.591   c1/initialized
                                                       c1/initialized
    SLICE_X38Y92.F3      net (fanout=3)        0.666   c1/initialized
    SLICE_X38Y92.CLK     Tfck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd2-In1
                                                       state1_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (1.483ns logic, 0.666ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd1 (SLICE_X38Y92.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd1 (FF)
  Requirement:          1.667ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.493ns (1.793 - 5.286)
  Source Clock:         cc rising at 208.333ns
  Destination Clock:    clkcambuf rising at 210.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y98.XQ      Tcko                  0.591   c1/initialized
                                                       c1/initialized
    SLICE_X38Y92.G3      net (fanout=3)        0.666   c1/initialized
    SLICE_X38Y92.CLK     Tgck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd1-In1
                                                       state1_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (1.483ns logic, 0.666ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_2 (SLICE_X60Y56.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.120 - 0.211)
  Source Clock:         o_jc_0_OBUF falling at 5.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y95.XQ      Tcko                  0.592   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X60Y56.G2      net (fanout=17)       3.490   inst_ov7670capt1/latched_href
    SLICE_X60Y56.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_mux0001<2>1
                                                       inst_ov7670capt1/d_latch_2
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (1.484ns logic, 3.490ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y7.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.211 - 0.192)
  Source Clock:         o_jc_0_OBUF rising at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y50.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y7.DIA9     net (fanout=3)        0.829   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.348ns logic, 0.829ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.108 - 0.099)
  Source Clock:         o_jc_0_OBUF rising at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y50.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y4.DIA0     net (fanout=3)        0.822   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.348ns logic, 0.822ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y7.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.211 - 0.192)
  Source Clock:         o_jc_0_OBUF rising at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y50.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y7.DIA8     net (fanout=3)        0.801   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.396ns logic, 0.801ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X58Y56.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X58Y56.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_0/CK
  Location pin: SLICE_X58Y56.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X58Y56.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X58Y56.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_1/CK
  Location pin: SLICE_X58Y56.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X56Y59.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X56Y59.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<3>/CLK
  Logical resource: u1/clockp_2/CK
  Location pin: SLICE_X56Y59.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12885 paths analyzed, 1018 endpoints analyzed, 60 failing endpoints
 60 timing errors detected. (60 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 142.254ns.
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd30 (SLICE_X34Y95.F3), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd30 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.648ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.YQ      Tcko                  0.652   spi_data
                                                       spi_data
    SLICE_X46Y93.G3      net (fanout=9)        0.437   spi_data
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X34Y96.BX      net (fanout=15)       0.826   spi_enable
    SLICE_X34Y96.X       Tbxx                  0.806   initialize_sended
                                                       initialize_sended1_f5
    SLICE_X34Y95.G3      net (fanout=12)       0.494   initialize_sended
    SLICE_X34Y95.Y       Tilo                  0.759   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In_SW0
    SLICE_X34Y95.F3      net (fanout=1)        0.023   c1/state_FSM_FFd30-In_SW0/O
    SLICE_X34Y95.CLK     Tfck                  0.892   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In
                                                       c1/state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (3.868ns logic, 1.780ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run_1 (FF)
  Destination:          c1/state_FSM_FFd30 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.635ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run_1 to c1/state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y92.YQ      Tcko                  0.652   initialize_run_1
                                                       initialize_run_1
    SLICE_X46Y93.G4      net (fanout=1)        0.424   initialize_run_1
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X34Y96.BX      net (fanout=15)       0.826   spi_enable
    SLICE_X34Y96.X       Tbxx                  0.806   initialize_sended
                                                       initialize_sended1_f5
    SLICE_X34Y95.G3      net (fanout=12)       0.494   initialize_sended
    SLICE_X34Y95.Y       Tilo                  0.759   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In_SW0
    SLICE_X34Y95.F3      net (fanout=1)        0.023   c1/state_FSM_FFd30-In_SW0/O
    SLICE_X34Y95.CLK     Tfck                  0.892   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In
                                                       c1/state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (3.868ns logic, 1.767ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd30 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.275ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y94.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X34Y96.F3      net (fanout=26)       1.368   initialize_run
    SLICE_X34Y96.X       Tif5x                 1.152   initialize_sended
                                                       initialize_sended11
                                                       initialize_sended1_f5
    SLICE_X34Y95.G3      net (fanout=12)       0.494   initialize_sended
    SLICE_X34Y95.Y       Tilo                  0.759   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In_SW0
    SLICE_X34Y95.F3      net (fanout=1)        0.023   c1/state_FSM_FFd30-In_SW0/O
    SLICE_X34Y95.CLK     Tfck                  0.892   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In
                                                       c1/state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      5.275ns (3.390ns logic, 1.885ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd8 (SLICE_X49Y91.F4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          state0_FSM_FFd8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.239ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to state0_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.YQ      Tcko                  0.652   spi_data
                                                       spi_data
    SLICE_X46Y93.G3      net (fanout=9)        0.437   spi_data
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X46Y93.F3      net (fanout=15)       0.045   spi_enable
    SLICE_X46Y93.X       Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X49Y91.G3      net (fanout=30)       1.023   spi_sended
    SLICE_X49Y91.Y       Tilo                  0.704   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In_SW1
    SLICE_X49Y91.F4      net (fanout=1)        0.023   state0_FSM_FFd8-In_SW1/O
    SLICE_X49Y91.CLK     Tfck                  0.837   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In
                                                       state0_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (3.711ns logic, 1.528ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run_1 (FF)
  Destination:          state0_FSM_FFd8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.226ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run_1 to state0_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y92.YQ      Tcko                  0.652   initialize_run_1
                                                       initialize_run_1
    SLICE_X46Y93.G4      net (fanout=1)        0.424   initialize_run_1
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X46Y93.F3      net (fanout=15)       0.045   spi_enable
    SLICE_X46Y93.X       Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X49Y91.G3      net (fanout=30)       1.023   spi_sended
    SLICE_X49Y91.Y       Tilo                  0.704   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In_SW1
    SLICE_X49Y91.F4      net (fanout=1)        0.023   state0_FSM_FFd8-In_SW1/O
    SLICE_X49Y91.CLK     Tfck                  0.837   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In
                                                       state0_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (3.711ns logic, 1.515ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_enable_data (FF)
  Destination:          state0_FSM_FFd8 (FF)
  Requirement:          41.666ns
  Data Path Delay:      6.071ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_enable_data to state0_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.XQ      Tcko                  0.591   spi_enable_data
                                                       spi_enable_data
    SLICE_X46Y93.G1      net (fanout=2)        1.330   spi_enable_data
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X46Y93.F3      net (fanout=15)       0.045   spi_enable
    SLICE_X46Y93.X       Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X49Y91.G3      net (fanout=30)       1.023   spi_sended
    SLICE_X49Y91.Y       Tilo                  0.704   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In_SW1
    SLICE_X49Y91.F4      net (fanout=1)        0.023   state0_FSM_FFd8-In_SW1/O
    SLICE_X49Y91.CLK     Tfck                  0.837   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In
                                                       state0_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (3.650ns logic, 2.421ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd10 (SLICE_X44Y95.F3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd10 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.018ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y93.YQ      Tcko                  0.652   spi_data
                                                       spi_data
    SLICE_X46Y93.G3      net (fanout=9)        0.437   spi_data
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X46Y93.F3      net (fanout=15)       0.045   spi_enable
    SLICE_X46Y93.X       Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X44Y95.G2      net (fanout=30)       0.692   spi_sended
    SLICE_X44Y95.Y       Tilo                  0.759   c1/state_FSM_FFd10
                                                       c1/state_FSM_FFd10-In_SW0
    SLICE_X44Y95.F3      net (fanout=1)        0.023   c1/state_FSM_FFd10-In_SW0/O
    SLICE_X44Y95.CLK     Tfck                  0.892   c1/state_FSM_FFd10
                                                       c1/state_FSM_FFd10-In
                                                       c1/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (3.821ns logic, 1.197ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run_1 (FF)
  Destination:          c1/state_FSM_FFd10 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.005ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run_1 to c1/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y92.YQ      Tcko                  0.652   initialize_run_1
                                                       initialize_run_1
    SLICE_X46Y93.G4      net (fanout=1)        0.424   initialize_run_1
    SLICE_X46Y93.Y       Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X46Y93.F3      net (fanout=15)       0.045   spi_enable
    SLICE_X46Y93.X       Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X44Y95.G2      net (fanout=30)       0.692   spi_sended
    SLICE_X44Y95.Y       Tilo                  0.759   c1/state_FSM_FFd10
                                                       c1/state_FSM_FFd10-In_SW0
    SLICE_X44Y95.F3      net (fanout=1)        0.023   c1/state_FSM_FFd10-In_SW0/O
    SLICE_X44Y95.CLK     Tfck                  0.892   c1/state_FSM_FFd10
                                                       c1/state_FSM_FFd10-In
                                                       c1/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (3.821ns logic, 1.184ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd10 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y94.YQ      Tcko                  0.587   initialize_run
                                                       initialize_run
    SLICE_X44Y95.G3      net (fanout=26)       0.876   initialize_run
    SLICE_X44Y95.Y       Tilo                  0.759   c1/state_FSM_FFd10
                                                       c1/state_FSM_FFd10-In_SW0
    SLICE_X44Y95.F3      net (fanout=1)        0.023   c1/state_FSM_FFd10-In_SW0/O
    SLICE_X44Y95.CLK     Tfck                  0.892   c1/state_FSM_FFd10
                                                       c1/state_FSM_FFd10-In
                                                       c1/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (2.238ns logic, 0.899ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd1 (SLICE_X32Y101.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd2 (FF)
  Destination:          c1/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd2 to c1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y99.YQ      Tcko                  0.470   c1/state_FSM_FFd2
                                                       c1/state_FSM_FFd2
    SLICE_X32Y101.BY     net (fanout=5)        0.491   c1/state_FSM_FFd2
    SLICE_X32Y101.CLK    Tckdi       (-Th)    -0.152   c1/state_FSM_FFd1
                                                       c1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.622ns logic, 0.491ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd12 (SLICE_X31Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd13 (FF)
  Destination:          c1/state_FSM_FFd12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.018 - 0.033)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd13 to c1/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y104.XQ     Tcko                  0.473   c1/state_FSM_FFd13
                                                       c1/state_FSM_FFd13
    SLICE_X31Y105.BX     net (fanout=4)        0.657   c1/state_FSM_FFd13
    SLICE_X31Y105.CLK    Tckdi       (-Th)    -0.093   c1/state_FSM_FFd12
                                                       c1/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.566ns logic, 0.657ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd8 (SLICE_X32Y100.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd9 (FF)
  Destination:          c1/state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.031 - 0.042)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd9 to c1/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y98.YQ      Tcko                  0.470   c1/state_FSM_FFd9
                                                       c1/state_FSM_FFd9
    SLICE_X32Y100.BY     net (fanout=4)        0.648   c1/state_FSM_FFd9
    SLICE_X32Y100.CLK    Tckdi       (-Th)    -0.152   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.622ns logic, 0.648ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state0_FSM_FFd53/SR
  Logical resource: state0_FSM_FFd53/SR
  Location pin: SLICE_X55Y76.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: state0_FSM_FFd53/SR
  Logical resource: state0_FSM_FFd53/SR
  Location pin: SLICE_X55Y76.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state_FSM_FFd2/SR
  Logical resource: state_FSM_FFd2/SR
  Location pin: SLICE_X57Y70.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|     34.085ns|     34.141ns|            3|           60|         8312|        12885|
| TS_cc1                        |     41.667ns|    142.254ns|          N/A|           60|            0|        12885|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   13.557|    5.105|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 63  Score: 143375  (Setup/Max: 143375, Hold: 0)

Constraints cover 21197 paths, 0 nets, and 4758 connections

Design statistics:
   Minimum period: 142.254ns{1}   (Maximum frequency:   7.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 17 14:24:58 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



