#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 14 21:51:04 2019
# Process ID: 14858
# Current directory: /home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/synth_1
# Command line: vivado -log ping_pong_leds.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ping_pong_leds.tcl
# Log file: /home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/synth_1/ping_pong_leds.vds
# Journal file: /home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ping_pong_leds.tcl -notrace
Command: synth_design -top ping_pong_leds -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1374.293 ; gain = 0.000 ; free physical = 881 ; free virtual = 1928
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ping_pong_leds' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:37]
INFO: [Synth 8-3491] module 'clk_10Hz' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_10Hz.vhd:7' bound to instance 'u1' of component 'clk_10Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clk_10Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_10Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_10Hz' (1#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_10Hz.vhd:13]
INFO: [Synth 8-3491] module 'clk_40Hz' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_40Hz.vhd:7' bound to instance 'u2' of component 'clk_40Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clk_40Hz' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_40Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_40Hz' (2#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/clk_40Hz.vhd:13]
INFO: [Synth 8-3491] module 'anodo' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/anodo.vhd:36' bound to instance 'u3' of component 'anodo' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:99]
INFO: [Synth 8-638] synthesizing module 'anodo' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/anodo.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'anodo' (3#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/anodo.vhd:45]
INFO: [Synth 8-3491] module 'seg7' declared at '/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/seg.vhd:34' bound to instance 'u4' of component 'seg7' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:107]
INFO: [Synth 8-638] synthesizing module 'seg7' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'seg7' (4#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/seg.vhd:39]
INFO: [Synth 8-3491] module 'FSM' declared at '/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:36' bound to instance 'u5' of component 'FSM' [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FSM' [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:46]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'sw0' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'leds' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'sw15' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'cnt0' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-614] signal 'cnt1' is read in the process but is not in the sensitivity list [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-3848] Net count0 in module/entity FSM does not have driver. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:41]
WARNING: [Synth 8-3848] Net count1 in module/entity FSM does not have driver. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FSM' (5#1) [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:46]
WARNING: [Synth 8-3848] Net an in module/entity ping_pong_leds does not have driver. [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ping_pong_leds' (6#1) [/home/parallels/Desktop/ProjetosVivado/ping_pong_seq/ping_pong_seq.srcs/sources_1/new/ping_pong_seq.vhd:37]
WARNING: [Synth 8-3331] design FSM has unconnected port count0[3]
WARNING: [Synth 8-3331] design FSM has unconnected port count0[2]
WARNING: [Synth 8-3331] design FSM has unconnected port count0[1]
WARNING: [Synth 8-3331] design FSM has unconnected port count0[0]
WARNING: [Synth 8-3331] design FSM has unconnected port count1[3]
WARNING: [Synth 8-3331] design FSM has unconnected port count1[2]
WARNING: [Synth 8-3331] design FSM has unconnected port count1[1]
WARNING: [Synth 8-3331] design FSM has unconnected port count1[0]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[3]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[2]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[1]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1379.160 ; gain = 4.867 ; free physical = 893 ; free virtual = 1940
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1379.160 ; gain = 4.867 ; free physical = 893 ; free virtual = 1940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1379.160 ; gain = 4.867 ; free physical = 893 ; free virtual = 1940
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Basys3_Master.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Basys3_Master.xdc]
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports en]'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports en]'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.559 ; gain = 0.000 ; free physical = 647 ; free virtual = 1694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.559 ; gain = 0.000 ; free physical = 647 ; free virtual = 1694
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1723.559 ; gain = 0.000 ; free physical = 647 ; free virtual = 1694
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 723 ; free virtual = 1771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 723 ; free virtual = 1771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 725 ; free virtual = 1773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "cnt1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leds" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'leds_reg' [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:73]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
*
                      e0 |                             0001 |                             0001
                      e1 |                             0010 |                             0010
                      e2 |                             0011 |                             0011
                      e3 |                             0100 |                             0100
                      e4 |                             0101 |                             0101
                      e5 |                             0110 |                             0110
                      e6 |                             0111 |                             0111
                      t1 |                             1000 |                             1010
                      e7 |                             1001 |                             1000
                      t0 |                             1010 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'cnt1_reg' [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'cnt0_reg' [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:145]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/sources_1/new/FSM.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 716 ; free virtual = 1764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_10Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_40Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module anodo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[3]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[2]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[1]
WARNING: [Synth 8-3331] design ping_pong_leds has unconnected port an[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 704 ; free virtual = 1753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 578 ; free virtual = 1627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 576 ; free virtual = 1626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 577 ; free virtual = 1627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |     7|
|7     |LUT5   |    11|
|8     |LUT6   |    35|
|9     |MUXF7  |     2|
|10    |FDCE   |     7|
|11    |FDRE   |    54|
|12    |LD     |    28|
|13    |IBUF   |     4|
|14    |OBUF   |    24|
|15    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   203|
|2     |  u1     |clk_10Hz |    42|
|3     |  u2     |clk_40Hz |    42|
|4     |  u3     |anodo    |     4|
|5     |  u5     |FSM      |    82|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 549 ; free virtual = 1599
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1723.559 ; gain = 4.867 ; free physical = 603 ; free virtual = 1652
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.559 ; gain = 349.266 ; free physical = 603 ; free virtual = 1652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1723.559 ; gain = 0.000 ; free physical = 545 ; free virtual = 1594
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 33 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1723.559 ; gain = 349.398 ; free physical = 601 ; free virtual = 1650
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.559 ; gain = 0.000 ; free physical = 601 ; free virtual = 1650
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/synth_1/ping_pong_leds.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ping_pong_leds_utilization_synth.rpt -pb ping_pong_leds_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 21:51:32 2019...
