
atmel_iot_gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c2c  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407c2c  00407c2c  0000fc2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000894  20000000  00407c34  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018e40  20000898  004084d0  00010898  2**3
                  ALLOC
  4 .stack        00003000  200196d8  00421310  00010898  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00010894  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108c2  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013d77  00000000  00000000  0001091d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000033f6  00000000  00000000  00024694  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008eb2  00000000  00000000  00027a8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d70  00000000  00000000  0003093c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c90  00000000  00000000  000316ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000883b  00000000  00000000  0003233c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010689  00000000  00000000  0003ab77  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005874b  00000000  00000000  0004b200  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002c70  00000000  00000000  000a394c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2001c6d8 	.word	0x2001c6d8
  400004:	00400a99 	.word	0x00400a99
  400008:	00400a95 	.word	0x00400a95
  40000c:	00400a95 	.word	0x00400a95
  400010:	00400a95 	.word	0x00400a95
  400014:	00400a95 	.word	0x00400a95
  400018:	00400a95 	.word	0x00400a95
	...
  40002c:	00400e59 	.word	0x00400e59
  400030:	00400a95 	.word	0x00400a95
  400034:	00000000 	.word	0x00000000
  400038:	00400ed1 	.word	0x00400ed1
  40003c:	00400f21 	.word	0x00400f21
  400040:	00400a95 	.word	0x00400a95
  400044:	00400a95 	.word	0x00400a95
  400048:	00400a95 	.word	0x00400a95
  40004c:	00400a95 	.word	0x00400a95
  400050:	00400a95 	.word	0x00400a95
  400054:	00400a95 	.word	0x00400a95
  400058:	00400a95 	.word	0x00400a95
  40005c:	00400a95 	.word	0x00400a95
  400060:	00402a05 	.word	0x00402a05
  400064:	00400a95 	.word	0x00400a95
  400068:	00000000 	.word	0x00000000
  40006c:	004006b1 	.word	0x004006b1
  400070:	004006c5 	.word	0x004006c5
  400074:	00400a95 	.word	0x00400a95
  400078:	00400a95 	.word	0x00400a95
  40007c:	00400a95 	.word	0x00400a95
  400080:	00400a95 	.word	0x00400a95
  400084:	00400a95 	.word	0x00400a95
  400088:	00400a95 	.word	0x00400a95
  40008c:	00400a95 	.word	0x00400a95
  400090:	00400a95 	.word	0x00400a95
  400094:	00400a95 	.word	0x00400a95
  400098:	00400a95 	.word	0x00400a95
  40009c:	00400a95 	.word	0x00400a95
  4000a0:	00400a95 	.word	0x00400a95
  4000a4:	00400a95 	.word	0x00400a95
  4000a8:	00400a95 	.word	0x00400a95
  4000ac:	00400a95 	.word	0x00400a95
  4000b0:	00400a95 	.word	0x00400a95
  4000b4:	00400a95 	.word	0x00400a95
  4000b8:	00400a95 	.word	0x00400a95
	...
  4000fc:	00400a95 	.word	0x00400a95
  400100:	00400a95 	.word	0x00400a95
  400104:	00400a95 	.word	0x00400a95
	...

00400148 <__do_global_dtors_aux>:
  400148:	b510      	push	{r4, lr}
  40014a:	4c05      	ldr	r4, [pc, #20]	; (400160 <__do_global_dtors_aux+0x18>)
  40014c:	7823      	ldrb	r3, [r4, #0]
  40014e:	b933      	cbnz	r3, 40015e <__do_global_dtors_aux+0x16>
  400150:	4b04      	ldr	r3, [pc, #16]	; (400164 <__do_global_dtors_aux+0x1c>)
  400152:	b113      	cbz	r3, 40015a <__do_global_dtors_aux+0x12>
  400154:	4804      	ldr	r0, [pc, #16]	; (400168 <__do_global_dtors_aux+0x20>)
  400156:	f3af 8000 	nop.w
  40015a:	2301      	movs	r3, #1
  40015c:	7023      	strb	r3, [r4, #0]
  40015e:	bd10      	pop	{r4, pc}
  400160:	20000898 	.word	0x20000898
  400164:	00000000 	.word	0x00000000
  400168:	00407c34 	.word	0x00407c34

0040016c <frame_dummy>:
  40016c:	4b08      	ldr	r3, [pc, #32]	; (400190 <frame_dummy+0x24>)
  40016e:	b510      	push	{r4, lr}
  400170:	b11b      	cbz	r3, 40017a <frame_dummy+0xe>
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x28>)
  400174:	4908      	ldr	r1, [pc, #32]	; (400198 <frame_dummy+0x2c>)
  400176:	f3af 8000 	nop.w
  40017a:	4808      	ldr	r0, [pc, #32]	; (40019c <frame_dummy+0x30>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b903      	cbnz	r3, 400182 <frame_dummy+0x16>
  400180:	bd10      	pop	{r4, pc}
  400182:	4b07      	ldr	r3, [pc, #28]	; (4001a0 <frame_dummy+0x34>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0fb      	beq.n	400180 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	bf00      	nop
  400190:	00000000 	.word	0x00000000
  400194:	00407c34 	.word	0x00407c34
  400198:	2000089c 	.word	0x2000089c
  40019c:	00407c34 	.word	0x00407c34
  4001a0:	00000000 	.word	0x00000000

004001a4 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  4001a4:	b510      	push	{r4, lr}
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001a6:	480e      	ldr	r0, [pc, #56]	; (4001e0 <sysclk_init+0x3c>)
  4001a8:	4b0e      	ldr	r3, [pc, #56]	; (4001e4 <sysclk_init+0x40>)
  4001aa:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001ac:	2000      	movs	r0, #0
  4001ae:	4b0e      	ldr	r3, [pc, #56]	; (4001e8 <sysclk_init+0x44>)
  4001b0:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001b2:	4c0e      	ldr	r4, [pc, #56]	; (4001ec <sysclk_init+0x48>)
  4001b4:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b6:	2800      	cmp	r0, #0
  4001b8:	d0fc      	beq.n	4001b4 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ba:	4b0d      	ldr	r3, [pc, #52]	; (4001f0 <sysclk_init+0x4c>)
  4001bc:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  4001be:	4a0d      	ldr	r2, [pc, #52]	; (4001f4 <sysclk_init+0x50>)
  4001c0:	4b0d      	ldr	r3, [pc, #52]	; (4001f8 <sysclk_init+0x54>)
  4001c2:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4001c4:	4c0d      	ldr	r4, [pc, #52]	; (4001fc <sysclk_init+0x58>)
  4001c6:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c8:	2800      	cmp	r0, #0
  4001ca:	d0fc      	beq.n	4001c6 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0c      	ldr	r3, [pc, #48]	; (400200 <sysclk_init+0x5c>)
  4001d0:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0c      	ldr	r3, [pc, #48]	; (400204 <sysclk_init+0x60>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	480c      	ldr	r0, [pc, #48]	; (400208 <sysclk_init+0x64>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x40>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	07270e00 	.word	0x07270e00
  4001e4:	00400c65 	.word	0x00400c65
  4001e8:	004007c1 	.word	0x004007c1
  4001ec:	004007e5 	.word	0x004007e5
  4001f0:	00400805 	.word	0x00400805
  4001f4:	0e4d3f01 	.word	0x0e4d3f01
  4001f8:	400e0400 	.word	0x400e0400
  4001fc:	00400811 	.word	0x00400811
  400200:	00400759 	.word	0x00400759
  400204:	00400b7d 	.word	0x00400b7d
  400208:	07270000 	.word	0x07270000

0040020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40020c:	b9a8      	cbnz	r0, 40023a <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40020e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400212:	460c      	mov	r4, r1
  400214:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400216:	2a00      	cmp	r2, #0
  400218:	dd0a      	ble.n	400230 <_read+0x24>
  40021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40021c:	4e08      	ldr	r6, [pc, #32]	; (400240 <_read+0x34>)
  40021e:	4d09      	ldr	r5, [pc, #36]	; (400244 <_read+0x38>)
  400220:	6830      	ldr	r0, [r6, #0]
  400222:	4621      	mov	r1, r4
  400224:	682b      	ldr	r3, [r5, #0]
  400226:	4798      	blx	r3
		ptr++;
  400228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40022a:	42bc      	cmp	r4, r7
  40022c:	d1f8      	bne.n	400220 <_read+0x14>
  40022e:	e001      	b.n	400234 <_read+0x28>
  400230:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400234:	4640      	mov	r0, r8
  400236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40023a:	f04f 30ff 	mov.w	r0, #4294967295
  40023e:	4770      	bx	lr
  400240:	20019548 	.word	0x20019548
  400244:	20019540 	.word	0x20019540

00400248 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400248:	3801      	subs	r0, #1
  40024a:	2802      	cmp	r0, #2
  40024c:	d818      	bhi.n	400280 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40024e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400252:	460e      	mov	r6, r1
  400254:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400256:	b182      	cbz	r2, 40027a <_write+0x32>
  400258:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40025a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400294 <_write+0x4c>
  40025e:	4f0c      	ldr	r7, [pc, #48]	; (400290 <_write+0x48>)
  400260:	f8d8 0000 	ldr.w	r0, [r8]
  400264:	f815 1b01 	ldrb.w	r1, [r5], #1
  400268:	683b      	ldr	r3, [r7, #0]
  40026a:	4798      	blx	r3
  40026c:	2800      	cmp	r0, #0
  40026e:	db0a      	blt.n	400286 <_write+0x3e>
  400270:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400272:	3c01      	subs	r4, #1
  400274:	d1f4      	bne.n	400260 <_write+0x18>
  400276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40027a:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40027c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400280:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400284:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400286:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40028a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40028e:	bf00      	nop
  400290:	20019544 	.word	0x20019544
  400294:	20019548 	.word	0x20019548

00400298 <Button1_Handler>:
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {	
  400298:	280b      	cmp	r0, #11
  40029a:	d105      	bne.n	4002a8 <Button1_Handler+0x10>
  40029c:	2904      	cmp	r1, #4
  40029e:	d103      	bne.n	4002a8 <Button1_Handler+0x10>
 *
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4002a0:	b508      	push	{r3, lr}
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {	
		extern void vFNBtton_Click_Hook( void );
		vFNBtton_Click_Hook();
  4002a2:	4b02      	ldr	r3, [pc, #8]	; (4002ac <Button1_Handler+0x14>)
  4002a4:	4798      	blx	r3
  4002a6:	bd08      	pop	{r3, pc}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	00403e3d 	.word	0x00403e3d

004002b0 <system_board_init>:
#  pragma weak board_init=system_board_init
#endif

static void Button1_Handler(uint32_t id, uint32_t mask);
void system_board_init(void)
{
  4002b0:	b530      	push	{r4, r5, lr}
  4002b2:	b083      	sub	sp, #12

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002b8:	4b4e      	ldr	r3, [pc, #312]	; (4003f4 <system_board_init+0x144>)
  4002ba:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002bc:	200b      	movs	r0, #11
  4002be:	4c4e      	ldr	r4, [pc, #312]	; (4003f8 <system_board_init+0x148>)
  4002c0:	47a0      	blx	r4
  4002c2:	200c      	movs	r0, #12
  4002c4:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4002c6:	4c4d      	ldr	r4, [pc, #308]	; (4003fc <system_board_init+0x14c>)
  4002c8:	2340      	movs	r3, #64	; 0x40
  4002ca:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4002cc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4002d0:	6323      	str	r3, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4002d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  4002d6:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4002d8:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4002dc:	6323      	str	r3, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4002de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
  4002e2:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4002e4:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4002e8:	6323      	str	r3, [r4, #48]	; 0x30

	/* Initialize SW0 */
	//ioport_set_pin_dir(BUTTON_0_PIN, IOPORT_DIR_INPUT);
	//ioport_set_pin_mode(BUTTON_0_PIN, IOPORT_MODE_PULLUP);

	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4002ea:	4620      	mov	r0, r4
  4002ec:	2104      	movs	r1, #4
  4002ee:	220a      	movs	r2, #10
  4002f0:	4b43      	ldr	r3, [pc, #268]	; (400400 <system_board_init+0x150>)
  4002f2:	4798      	blx	r3
	/* Interrupt on rising edge  */
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  4002f4:	4b43      	ldr	r3, [pc, #268]	; (400404 <system_board_init+0x154>)
  4002f6:	9300      	str	r3, [sp, #0]
  4002f8:	4620      	mov	r0, r4
  4002fa:	210b      	movs	r1, #11
  4002fc:	2204      	movs	r2, #4
  4002fe:	2359      	movs	r3, #89	; 0x59
  400300:	4d41      	ldr	r5, [pc, #260]	; (400408 <system_board_init+0x158>)
  400302:	47a8      	blx	r5
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400304:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400308:	4b40      	ldr	r3, [pc, #256]	; (40040c <system_board_init+0x15c>)
  40030a:	601d      	str	r5, [r3, #0]
	PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
  40030c:	4620      	mov	r0, r4
  40030e:	210b      	movs	r1, #11
  400310:	2200      	movs	r2, #0
  400312:	4b3f      	ldr	r3, [pc, #252]	; (400410 <system_board_init+0x160>)
  400314:	4798      	blx	r3
	(IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  400316:	4620      	mov	r0, r4
  400318:	2104      	movs	r1, #4
  40031a:	4b3e      	ldr	r3, [pc, #248]	; (400414 <system_board_init+0x164>)
  40031c:	4798      	blx	r3
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40031e:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
  400322:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400324:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400328:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40032a:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40032c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400330:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400332:	431a      	orrs	r2, r3
  400334:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400336:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400338:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
  40033c:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40033e:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400340:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  400344:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400346:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40034a:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40034c:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40034e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400352:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400354:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  400358:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40035a:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40035c:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  400360:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400362:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400368:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40036a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40036e:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400370:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400372:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400376:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400378:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40037c:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40037e:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400380:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  400384:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400386:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400388:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40038c:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40038e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400392:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400394:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400396:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40039a:	6f22      	ldr	r2, [r4, #112]	; 0x70
  40039c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4003a0:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003a2:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4003a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4003a8:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003aa:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4003b0:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003b2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003b6:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003b8:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003ba:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003be:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4003c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
  4003c4:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003c6:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4003c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
  4003cc:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ce:	6063      	str	r3, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003d0:	6625      	str	r5, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003d2:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003d6:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003d8:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003da:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003de:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4003e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4003e4:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003e6:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4003e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4003ec:	6763      	str	r3, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ee:	6065      	str	r5, [r4, #4]
#if defined(CONF_BOARD_USB_PORT)
#  if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
#  endif
#endif
}
  4003f0:	b003      	add	sp, #12
  4003f2:	bd30      	pop	{r4, r5, pc}
  4003f4:	400e1450 	.word	0x400e1450
  4003f8:	00400821 	.word	0x00400821
  4003fc:	400e0e00 	.word	0x400e0e00
  400400:	004005c1 	.word	0x004005c1
  400404:	00400299 	.word	0x00400299
  400408:	00400671 	.word	0x00400671
  40040c:	e000e100 	.word	0xe000e100
  400410:	004006d9 	.word	0x004006d9
  400414:	0040060d 	.word	0x0040060d

00400418 <flexcom_enable>:
 *
 * \param p_flexcom  Pointer to a FLEXCOM instance.
 *
 */
void flexcom_enable(Flexcom *p_flexcom)
{
  400418:	b508      	push	{r3, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40041a:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40041e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400420:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400424:	2100      	movs	r1, #0
  400426:	4a4a      	ldr	r2, [pc, #296]	; (400550 <flexcom_enable+0x138>)
  400428:	7011      	strb	r1, [r2, #0]
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  40042a:	494a      	ldr	r1, [pc, #296]	; (400554 <flexcom_enable+0x13c>)
  40042c:	780a      	ldrb	r2, [r1, #0]
  40042e:	3201      	adds	r2, #1
  400430:	700a      	strb	r2, [r1, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400432:	b92b      	cbnz	r3, 400440 <flexcom_enable+0x28>
		cpu_irq_enable();
  400434:	2201      	movs	r2, #1
  400436:	4b46      	ldr	r3, [pc, #280]	; (400550 <flexcom_enable+0x138>)
  400438:	701a      	strb	r2, [r3, #0]
  40043a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40043e:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_ACTIVE);
	/* Enable PMC clock for FLEXCOM */
#ifdef ID_FLEXCOM7
	 if (p_flexcom == FLEXCOM7) {
  400440:	4b45      	ldr	r3, [pc, #276]	; (400558 <flexcom_enable+0x140>)
  400442:	4298      	cmp	r0, r3
  400444:	d10d      	bne.n	400462 <flexcom_enable+0x4a>
  400446:	2007      	movs	r0, #7
  400448:	4b44      	ldr	r3, [pc, #272]	; (40055c <flexcom_enable+0x144>)
  40044a:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM7);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  40044c:	2007      	movs	r0, #7
  40044e:	4b44      	ldr	r3, [pc, #272]	; (400560 <flexcom_enable+0x148>)
  400450:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400452:	2007      	movs	r0, #7
  400454:	2100      	movs	r1, #0
  400456:	4b43      	ldr	r3, [pc, #268]	; (400564 <flexcom_enable+0x14c>)
  400458:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  40045a:	2007      	movs	r0, #7
  40045c:	4b42      	ldr	r3, [pc, #264]	; (400568 <flexcom_enable+0x150>)
  40045e:	4798      	blx	r3
  400460:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM6
	if (p_flexcom == FLEXCOM6) {
  400462:	4b42      	ldr	r3, [pc, #264]	; (40056c <flexcom_enable+0x154>)
  400464:	4298      	cmp	r0, r3
  400466:	d10d      	bne.n	400484 <flexcom_enable+0x6c>
  400468:	2016      	movs	r0, #22
  40046a:	4b3c      	ldr	r3, [pc, #240]	; (40055c <flexcom_enable+0x144>)
  40046c:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM6);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  40046e:	2007      	movs	r0, #7
  400470:	4b3b      	ldr	r3, [pc, #236]	; (400560 <flexcom_enable+0x148>)
  400472:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400474:	2007      	movs	r0, #7
  400476:	2100      	movs	r1, #0
  400478:	4b3a      	ldr	r3, [pc, #232]	; (400564 <flexcom_enable+0x14c>)
  40047a:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  40047c:	2007      	movs	r0, #7
  40047e:	4b3a      	ldr	r3, [pc, #232]	; (400568 <flexcom_enable+0x150>)
  400480:	4798      	blx	r3
  400482:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM5
	if (p_flexcom == FLEXCOM5) {
  400484:	4b3a      	ldr	r3, [pc, #232]	; (400570 <flexcom_enable+0x158>)
  400486:	4298      	cmp	r0, r3
  400488:	d10d      	bne.n	4004a6 <flexcom_enable+0x8e>
  40048a:	2015      	movs	r0, #21
  40048c:	4b33      	ldr	r3, [pc, #204]	; (40055c <flexcom_enable+0x144>)
  40048e:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM5);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  400490:	2007      	movs	r0, #7
  400492:	4b33      	ldr	r3, [pc, #204]	; (400560 <flexcom_enable+0x148>)
  400494:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  400496:	2007      	movs	r0, #7
  400498:	2100      	movs	r1, #0
  40049a:	4b32      	ldr	r3, [pc, #200]	; (400564 <flexcom_enable+0x14c>)
  40049c:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  40049e:	2007      	movs	r0, #7
  4004a0:	4b31      	ldr	r3, [pc, #196]	; (400568 <flexcom_enable+0x150>)
  4004a2:	4798      	blx	r3
  4004a4:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM4
	if (p_flexcom == FLEXCOM4) {
  4004a6:	4b33      	ldr	r3, [pc, #204]	; (400574 <flexcom_enable+0x15c>)
  4004a8:	4298      	cmp	r0, r3
  4004aa:	d10d      	bne.n	4004c8 <flexcom_enable+0xb0>
  4004ac:	2014      	movs	r0, #20
  4004ae:	4b2b      	ldr	r3, [pc, #172]	; (40055c <flexcom_enable+0x144>)
  4004b0:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM4);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  4004b2:	2007      	movs	r0, #7
  4004b4:	4b2a      	ldr	r3, [pc, #168]	; (400560 <flexcom_enable+0x148>)
  4004b6:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  4004b8:	2007      	movs	r0, #7
  4004ba:	2100      	movs	r1, #0
  4004bc:	4b29      	ldr	r3, [pc, #164]	; (400564 <flexcom_enable+0x14c>)
  4004be:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  4004c0:	2007      	movs	r0, #7
  4004c2:	4b29      	ldr	r3, [pc, #164]	; (400568 <flexcom_enable+0x150>)
  4004c4:	4798      	blx	r3
  4004c6:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM3
	if (p_flexcom == FLEXCOM3) {
  4004c8:	4b2b      	ldr	r3, [pc, #172]	; (400578 <flexcom_enable+0x160>)
  4004ca:	4298      	cmp	r0, r3
  4004cc:	d10d      	bne.n	4004ea <flexcom_enable+0xd2>
  4004ce:	2013      	movs	r0, #19
  4004d0:	4b22      	ldr	r3, [pc, #136]	; (40055c <flexcom_enable+0x144>)
  4004d2:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM3);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  4004d4:	2006      	movs	r0, #6
  4004d6:	4b22      	ldr	r3, [pc, #136]	; (400560 <flexcom_enable+0x148>)
  4004d8:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  4004da:	2006      	movs	r0, #6
  4004dc:	2100      	movs	r1, #0
  4004de:	4b21      	ldr	r3, [pc, #132]	; (400564 <flexcom_enable+0x14c>)
  4004e0:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  4004e2:	2006      	movs	r0, #6
  4004e4:	4b20      	ldr	r3, [pc, #128]	; (400568 <flexcom_enable+0x150>)
  4004e6:	4798      	blx	r3
  4004e8:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM2
	if (p_flexcom == FLEXCOM2) {
  4004ea:	4b24      	ldr	r3, [pc, #144]	; (40057c <flexcom_enable+0x164>)
  4004ec:	4298      	cmp	r0, r3
  4004ee:	d10d      	bne.n	40050c <flexcom_enable+0xf4>
  4004f0:	200e      	movs	r0, #14
  4004f2:	4b1a      	ldr	r3, [pc, #104]	; (40055c <flexcom_enable+0x144>)
  4004f4:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM2);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  4004f6:	2006      	movs	r0, #6
  4004f8:	4b19      	ldr	r3, [pc, #100]	; (400560 <flexcom_enable+0x148>)
  4004fa:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  4004fc:	2006      	movs	r0, #6
  4004fe:	2100      	movs	r1, #0
  400500:	4b18      	ldr	r3, [pc, #96]	; (400564 <flexcom_enable+0x14c>)
  400502:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400504:	2006      	movs	r0, #6
  400506:	4b18      	ldr	r3, [pc, #96]	; (400568 <flexcom_enable+0x150>)
  400508:	4798      	blx	r3
  40050a:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM1
	if (p_flexcom == FLEXCOM1) {
  40050c:	4b1c      	ldr	r3, [pc, #112]	; (400580 <flexcom_enable+0x168>)
  40050e:	4298      	cmp	r0, r3
  400510:	d10d      	bne.n	40052e <flexcom_enable+0x116>
  400512:	2009      	movs	r0, #9
  400514:	4b11      	ldr	r3, [pc, #68]	; (40055c <flexcom_enable+0x144>)
  400516:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM1);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  400518:	2006      	movs	r0, #6
  40051a:	4b11      	ldr	r3, [pc, #68]	; (400560 <flexcom_enable+0x148>)
  40051c:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  40051e:	2006      	movs	r0, #6
  400520:	2100      	movs	r1, #0
  400522:	4b10      	ldr	r3, [pc, #64]	; (400564 <flexcom_enable+0x14c>)
  400524:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400526:	2006      	movs	r0, #6
  400528:	4b0f      	ldr	r3, [pc, #60]	; (400568 <flexcom_enable+0x150>)
  40052a:	4798      	blx	r3
  40052c:	bd08      	pop	{r3, pc}
	} else
#endif
#ifdef ID_FLEXCOM0
	if (p_flexcom == FLEXCOM0) {
  40052e:	4b15      	ldr	r3, [pc, #84]	; (400584 <flexcom_enable+0x16c>)
  400530:	4298      	cmp	r0, r3
  400532:	d10c      	bne.n	40054e <flexcom_enable+0x136>
  400534:	2008      	movs	r0, #8
  400536:	4b09      	ldr	r3, [pc, #36]	; (40055c <flexcom_enable+0x144>)
  400538:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_FLEXCOM0);
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  40053a:	2006      	movs	r0, #6
  40053c:	4b08      	ldr	r3, [pc, #32]	; (400560 <flexcom_enable+0x148>)
  40053e:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  400540:	2006      	movs	r0, #6
  400542:	2100      	movs	r1, #0
  400544:	4b07      	ldr	r3, [pc, #28]	; (400564 <flexcom_enable+0x14c>)
  400546:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  400548:	2006      	movs	r0, #6
  40054a:	4b07      	ldr	r3, [pc, #28]	; (400568 <flexcom_enable+0x150>)
  40054c:	4798      	blx	r3
  40054e:	bd08      	pop	{r3, pc}
  400550:	2000000c 	.word	0x2000000c
  400554:	20019538 	.word	0x20019538
  400558:	40034000 	.word	0x40034000
  40055c:	00400821 	.word	0x00400821
  400560:	004008c9 	.word	0x004008c9
  400564:	00400875 	.word	0x00400875
  400568:	004008b9 	.word	0x004008b9
  40056c:	40040000 	.word	0x40040000
  400570:	40008000 	.word	0x40008000
  400574:	4001c000 	.word	0x4001c000
  400578:	40018000 	.word	0x40018000
  40057c:	40024000 	.word	0x40024000
  400580:	40020000 	.word	0x40020000
  400584:	4000c000 	.word	0x4000c000

00400588 <flexcom_set_opmode>:
 * \param opmode  Opration mode.
 *
 */
void flexcom_set_opmode(Flexcom *p_flexcom, enum flexcom_opmode opmode)
{
	p_flexcom->FLEXCOM_MR = opmode;
  400588:	6001      	str	r1, [r0, #0]
  40058a:	4770      	bx	lr

0040058c <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  40058c:	460b      	mov	r3, r1
  40058e:	b119      	cbz	r1, 400598 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  400590:	6809      	ldr	r1, [r1, #0]
  400592:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  400594:	685b      	ldr	r3, [r3, #4]
  400596:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
  400598:	b11a      	cbz	r2, 4005a2 <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  40059a:	6813      	ldr	r3, [r2, #0]
  40059c:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  40059e:	6853      	ldr	r3, [r2, #4]
  4005a0:	61c3      	str	r3, [r0, #28]
  4005a2:	4770      	bx	lr

004005a4 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  4005a4:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  4005a8:	05c9      	lsls	r1, r1, #23
  4005aa:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4005ac:	6201      	str	r1, [r0, #32]
  4005ae:	4770      	bx	lr

004005b0 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4005b0:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  4005b4:	f021 0101 	bic.w	r1, r1, #1
  4005b8:	0589      	lsls	r1, r1, #22
  4005ba:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4005bc:	6201      	str	r1, [r0, #32]
  4005be:	4770      	bx	lr

004005c0 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4005c0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4005c4:	0052      	lsls	r2, r2, #1
  4005c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4005ca:	fbb3 f2f2 	udiv	r2, r3, r2
  4005ce:	3a01      	subs	r2, #1
  4005d0:	f3c2 020d 	ubfx	r2, r2, #0, #14
  4005d4:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  4005d8:	4770      	bx	lr
  4005da:	bf00      	nop

004005dc <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4005dc:	f012 0f10 	tst.w	r2, #16
  4005e0:	d010      	beq.n	400604 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4005e2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4005e6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4005ea:	bf14      	ite	ne
  4005ec:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4005f0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4005f4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4005f8:	bf14      	ite	ne
  4005fa:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4005fe:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400602:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400604:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400608:	4770      	bx	lr
  40060a:	bf00      	nop

0040060c <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  40060c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40060e:	6401      	str	r1, [r0, #64]	; 0x40
  400610:	4770      	bx	lr
  400612:	bf00      	nop

00400614 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400614:	6441      	str	r1, [r0, #68]	; 0x44
  400616:	4770      	bx	lr

00400618 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400618:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40061a:	4770      	bx	lr

0040061c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40061c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40061e:	4770      	bx	lr

00400620 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400624:	4604      	mov	r4, r0
  400626:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400628:	4b0e      	ldr	r3, [pc, #56]	; (400664 <pio_handler_process+0x44>)
  40062a:	4798      	blx	r3
  40062c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40062e:	4620      	mov	r0, r4
  400630:	4b0d      	ldr	r3, [pc, #52]	; (400668 <pio_handler_process+0x48>)
  400632:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400634:	4005      	ands	r5, r0
  400636:	d013      	beq.n	400660 <pio_handler_process+0x40>
  400638:	4c0c      	ldr	r4, [pc, #48]	; (40066c <pio_handler_process+0x4c>)
  40063a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40063e:	6823      	ldr	r3, [r4, #0]
  400640:	4543      	cmp	r3, r8
  400642:	d108      	bne.n	400656 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400644:	6861      	ldr	r1, [r4, #4]
  400646:	4229      	tst	r1, r5
  400648:	d005      	beq.n	400656 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40064a:	68e3      	ldr	r3, [r4, #12]
  40064c:	4640      	mov	r0, r8
  40064e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400650:	6863      	ldr	r3, [r4, #4]
  400652:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400656:	42b4      	cmp	r4, r6
  400658:	d002      	beq.n	400660 <pio_handler_process+0x40>
  40065a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40065c:	2d00      	cmp	r5, #0
  40065e:	d1ee      	bne.n	40063e <pio_handler_process+0x1e>
  400660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400664:	00400619 	.word	0x00400619
  400668:	0040061d 	.word	0x0040061d
  40066c:	200008b8 	.word	0x200008b8

00400670 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400672:	4c0c      	ldr	r4, [pc, #48]	; (4006a4 <pio_handler_set+0x34>)
  400674:	6824      	ldr	r4, [r4, #0]
  400676:	2c06      	cmp	r4, #6
  400678:	d811      	bhi.n	40069e <pio_handler_set+0x2e>
  40067a:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  40067c:	4f0a      	ldr	r7, [pc, #40]	; (4006a8 <pio_handler_set+0x38>)
  40067e:	0122      	lsls	r2, r4, #4
  400680:	18be      	adds	r6, r7, r2
  400682:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400684:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  400686:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  400688:	9a06      	ldr	r2, [sp, #24]
  40068a:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  40068c:	3401      	adds	r4, #1
  40068e:	4a05      	ldr	r2, [pc, #20]	; (4006a4 <pio_handler_set+0x34>)
  400690:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400692:	4629      	mov	r1, r5
  400694:	461a      	mov	r2, r3
  400696:	4b05      	ldr	r3, [pc, #20]	; (4006ac <pio_handler_set+0x3c>)
  400698:	4798      	blx	r3

	return 0;
  40069a:	2000      	movs	r0, #0
  40069c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  40069e:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4006a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4006a2:	bf00      	nop
  4006a4:	200008b4 	.word	0x200008b4
  4006a8:	200008b8 	.word	0x200008b8
  4006ac:	004005dd 	.word	0x004005dd

004006b0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4006b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4006b2:	4802      	ldr	r0, [pc, #8]	; (4006bc <PIOA_Handler+0xc>)
  4006b4:	210b      	movs	r1, #11
  4006b6:	4b02      	ldr	r3, [pc, #8]	; (4006c0 <PIOA_Handler+0x10>)
  4006b8:	4798      	blx	r3
  4006ba:	bd08      	pop	{r3, pc}
  4006bc:	400e0e00 	.word	0x400e0e00
  4006c0:	00400621 	.word	0x00400621

004006c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4006c4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4006c6:	4802      	ldr	r0, [pc, #8]	; (4006d0 <PIOB_Handler+0xc>)
  4006c8:	210c      	movs	r1, #12
  4006ca:	4b02      	ldr	r3, [pc, #8]	; (4006d4 <PIOB_Handler+0x10>)
  4006cc:	4798      	blx	r3
  4006ce:	bd08      	pop	{r3, pc}
  4006d0:	400e1000 	.word	0x400e1000
  4006d4:	00400621 	.word	0x00400621

004006d8 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4006d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4006da:	4605      	mov	r5, r0
  4006dc:	460c      	mov	r4, r1
  4006de:	4617      	mov	r7, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  4006e0:	4b18      	ldr	r3, [pc, #96]	; (400744 <pio_handler_set_priority+0x6c>)
  4006e2:	4798      	blx	r3
  4006e4:	4606      	mov	r6, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  4006e6:	4628      	mov	r0, r5
  4006e8:	f04f 31ff 	mov.w	r1, #4294967295
  4006ec:	4b16      	ldr	r3, [pc, #88]	; (400748 <pio_handler_set_priority+0x70>)
  4006ee:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  4006f0:	4628      	mov	r0, r5
  4006f2:	4b16      	ldr	r3, [pc, #88]	; (40074c <pio_handler_set_priority+0x74>)
  4006f4:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4006f6:	b2e2      	uxtb	r2, r4
  4006f8:	f002 031f 	and.w	r3, r2, #31
  4006fc:	2101      	movs	r1, #1
  4006fe:	4099      	lsls	r1, r3
  400700:	0963      	lsrs	r3, r4, #5
  400702:	009b      	lsls	r3, r3, #2
  400704:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400708:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  40070c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400710:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  400714:	2c00      	cmp	r4, #0
  400716:	da06      	bge.n	400726 <pio_handler_set_priority+0x4e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400718:	f002 020f 	and.w	r2, r2, #15
  40071c:	013f      	lsls	r7, r7, #4
  40071e:	b2ff      	uxtb	r7, r7
  400720:	480b      	ldr	r0, [pc, #44]	; (400750 <pio_handler_set_priority+0x78>)
  400722:	5487      	strb	r7, [r0, r2]
  400724:	e007      	b.n	400736 <pio_handler_set_priority+0x5e>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400726:	013f      	lsls	r7, r7, #4
  400728:	b2ff      	uxtb	r7, r7
  40072a:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  40072e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  400732:	f884 7300 	strb.w	r7, [r4, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400736:	6019      	str	r1, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  400738:	4628      	mov	r0, r5
  40073a:	4631      	mov	r1, r6
  40073c:	4b05      	ldr	r3, [pc, #20]	; (400754 <pio_handler_set_priority+0x7c>)
  40073e:	4798      	blx	r3
  400740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400742:	bf00      	nop
  400744:	0040061d 	.word	0x0040061d
  400748:	00400615 	.word	0x00400615
  40074c:	00400619 	.word	0x00400619
  400750:	e000ed14 	.word	0xe000ed14
  400754:	0040060d 	.word	0x0040060d

00400758 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400758:	4a18      	ldr	r2, [pc, #96]	; (4007bc <pmc_switch_mck_to_pllack+0x64>)
  40075a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40075c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400760:	4318      	orrs	r0, r3
  400762:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400764:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400766:	f013 0f08 	tst.w	r3, #8
  40076a:	d003      	beq.n	400774 <pmc_switch_mck_to_pllack+0x1c>
  40076c:	e009      	b.n	400782 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40076e:	3b01      	subs	r3, #1
  400770:	d103      	bne.n	40077a <pmc_switch_mck_to_pllack+0x22>
  400772:	e01e      	b.n	4007b2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400774:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400778:	4910      	ldr	r1, [pc, #64]	; (4007bc <pmc_switch_mck_to_pllack+0x64>)
  40077a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40077c:	f012 0f08 	tst.w	r2, #8
  400780:	d0f5      	beq.n	40076e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400782:	4a0e      	ldr	r2, [pc, #56]	; (4007bc <pmc_switch_mck_to_pllack+0x64>)
  400784:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400786:	f023 0303 	bic.w	r3, r3, #3
  40078a:	f043 0302 	orr.w	r3, r3, #2
  40078e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400790:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400792:	f010 0008 	ands.w	r0, r0, #8
  400796:	d004      	beq.n	4007a2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400798:	2000      	movs	r0, #0
  40079a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  40079c:	3b01      	subs	r3, #1
  40079e:	d103      	bne.n	4007a8 <pmc_switch_mck_to_pllack+0x50>
  4007a0:	e009      	b.n	4007b6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007a6:	4905      	ldr	r1, [pc, #20]	; (4007bc <pmc_switch_mck_to_pllack+0x64>)
  4007a8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007aa:	f012 0f08 	tst.w	r2, #8
  4007ae:	d0f5      	beq.n	40079c <pmc_switch_mck_to_pllack+0x44>
  4007b0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4007b2:	2001      	movs	r0, #1
  4007b4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4007b6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007b8:	4770      	bx	lr
  4007ba:	bf00      	nop
  4007bc:	400e0400 	.word	0x400e0400

004007c0 <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4007c0:	2801      	cmp	r0, #1
  4007c2:	d106      	bne.n	4007d2 <pmc_switch_sclk_to_32kxtal+0x12>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4007c4:	4a05      	ldr	r2, [pc, #20]	; (4007dc <pmc_switch_sclk_to_32kxtal+0x1c>)
  4007c6:	6893      	ldr	r3, [r2, #8]
  4007c8:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4007cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007d0:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4007d2:	4a03      	ldr	r2, [pc, #12]	; (4007e0 <pmc_switch_sclk_to_32kxtal+0x20>)
  4007d4:	4b01      	ldr	r3, [pc, #4]	; (4007dc <pmc_switch_sclk_to_32kxtal+0x1c>)
  4007d6:	601a      	str	r2, [r3, #0]
  4007d8:	4770      	bx	lr
  4007da:	bf00      	nop
  4007dc:	400e1410 	.word	0x400e1410
  4007e0:	a5000008 	.word	0xa5000008

004007e4 <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4007e4:	4b05      	ldr	r3, [pc, #20]	; (4007fc <pmc_osc_is_ready_32kxtal+0x18>)
  4007e6:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4007e8:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007ec:	bf1d      	ittte	ne
  4007ee:	4b04      	ldrne	r3, [pc, #16]	; (400800 <pmc_osc_is_ready_32kxtal+0x1c>)
  4007f0:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  4007f2:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  4007f6:	2000      	moveq	r0, #0
}
  4007f8:	4770      	bx	lr
  4007fa:	bf00      	nop
  4007fc:	400e1410 	.word	0x400e1410
  400800:	400e0400 	.word	0x400e0400

00400804 <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  400804:	2200      	movs	r2, #0
  400806:	4b01      	ldr	r3, [pc, #4]	; (40080c <pmc_disable_pllack+0x8>)
  400808:	629a      	str	r2, [r3, #40]	; 0x28
  40080a:	4770      	bx	lr
  40080c:	400e0400 	.word	0x400e0400

00400810 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400810:	4b02      	ldr	r3, [pc, #8]	; (40081c <pmc_is_locked_pllack+0xc>)
  400812:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400814:	f000 0002 	and.w	r0, r0, #2
  400818:	4770      	bx	lr
  40081a:	bf00      	nop
  40081c:	400e0400 	.word	0x400e0400

00400820 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400820:	2832      	cmp	r0, #50	; 0x32
  400822:	d81e      	bhi.n	400862 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400824:	281f      	cmp	r0, #31
  400826:	d80c      	bhi.n	400842 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400828:	4b11      	ldr	r3, [pc, #68]	; (400870 <pmc_enable_periph_clk+0x50>)
  40082a:	699a      	ldr	r2, [r3, #24]
  40082c:	2301      	movs	r3, #1
  40082e:	4083      	lsls	r3, r0
  400830:	401a      	ands	r2, r3
  400832:	4293      	cmp	r3, r2
  400834:	d017      	beq.n	400866 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400836:	2301      	movs	r3, #1
  400838:	4083      	lsls	r3, r0
  40083a:	4a0d      	ldr	r2, [pc, #52]	; (400870 <pmc_enable_periph_clk+0x50>)
  40083c:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40083e:	2000      	movs	r0, #0
  400840:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400842:	4b0b      	ldr	r3, [pc, #44]	; (400870 <pmc_enable_periph_clk+0x50>)
  400844:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
  400848:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40084a:	2301      	movs	r3, #1
  40084c:	4083      	lsls	r3, r0
  40084e:	401a      	ands	r2, r3
  400850:	4293      	cmp	r3, r2
  400852:	d00a      	beq.n	40086a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400854:	2301      	movs	r3, #1
  400856:	4083      	lsls	r3, r0
  400858:	4a05      	ldr	r2, [pc, #20]	; (400870 <pmc_enable_periph_clk+0x50>)
  40085a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40085e:	2000      	movs	r0, #0
  400860:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400862:	2001      	movs	r0, #1
  400864:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400866:	2000      	movs	r0, #0
  400868:	4770      	bx	lr
  40086a:	2000      	movs	r0, #0
}
  40086c:	4770      	bx	lr
  40086e:	bf00      	nop
  400870:	400e0400 	.word	0x400e0400

00400874 <pmc_switch_pck_to_mck>:
 */
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
  400874:	f041 0104 	orr.w	r1, r1, #4
  400878:	4b0e      	ldr	r3, [pc, #56]	; (4008b4 <pmc_switch_pck_to_mck+0x40>)
  40087a:	f100 0210 	add.w	r2, r0, #16
  40087e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  400882:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400884:	f44f 7180 	mov.w	r1, #256	; 0x100
  400888:	4081      	lsls	r1, r0
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  40088a:	ea11 0003 	ands.w	r0, r1, r3
  40088e:	d004      	beq.n	40089a <pmc_switch_pck_to_mck+0x26>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400890:	2000      	movs	r0, #0
}
  400892:	4770      	bx	lr
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
		if (ul_timeout == 0) {
  400894:	3b01      	subs	r3, #1
  400896:	d104      	bne.n	4008a2 <pmc_switch_pck_to_mck+0x2e>
  400898:	e007      	b.n	4008aa <pmc_switch_pck_to_mck+0x36>
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
  40089a:	b410      	push	{r4}
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  40089c:	f44f 6300 	mov.w	r3, #2048	; 0x800
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  4008a0:	4c04      	ldr	r4, [pc, #16]	; (4008b4 <pmc_switch_pck_to_mck+0x40>)
  4008a2:	6ea2      	ldr	r2, [r4, #104]	; 0x68
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  4008a4:	4211      	tst	r1, r2
  4008a6:	d0f5      	beq.n	400894 <pmc_switch_pck_to_mck+0x20>
  4008a8:	e000      	b.n	4008ac <pmc_switch_pck_to_mck+0x38>
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4008aa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4008ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008b0:	4770      	bx	lr
  4008b2:	bf00      	nop
  4008b4:	400e0400 	.word	0x400e0400

004008b8 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4008b8:	f44f 7380 	mov.w	r3, #256	; 0x100
  4008bc:	4083      	lsls	r3, r0
  4008be:	4a01      	ldr	r2, [pc, #4]	; (4008c4 <pmc_enable_pck+0xc>)
  4008c0:	6013      	str	r3, [r2, #0]
  4008c2:	4770      	bx	lr
  4008c4:	400e0400 	.word	0x400e0400

004008c8 <pmc_disable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_disable_pck(uint32_t ul_id)
{
	PMC->PMC_SCDR = PMC_SCER_PCK0 << ul_id;
  4008c8:	f44f 7380 	mov.w	r3, #256	; 0x100
  4008cc:	4083      	lsls	r3, r0
  4008ce:	4a01      	ldr	r2, [pc, #4]	; (4008d4 <pmc_disable_pck+0xc>)
  4008d0:	6053      	str	r3, [r2, #4]
  4008d2:	4770      	bx	lr
  4008d4:	400e0400 	.word	0x400e0400

004008d8 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4008d8:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4008da:	010b      	lsls	r3, r1, #4
  4008dc:	4293      	cmp	r3, r2
  4008de:	d90f      	bls.n	400900 <usart_set_async_baudrate+0x28>
  4008e0:	e01c      	b.n	40091c <usart_set_async_baudrate+0x44>
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
  4008e2:	f002 0207 	and.w	r2, r2, #7
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4008e6:	6841      	ldr	r1, [r0, #4]
  4008e8:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4008ec:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4008ee:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4008f2:	6202      	str	r2, [r0, #32]

	return 0;
  4008f4:	2000      	movs	r0, #0
  4008f6:	e01e      	b.n	400936 <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  4008f8:	2001      	movs	r0, #1
  4008fa:	e01c      	b.n	400936 <usart_set_async_baudrate+0x5e>
  4008fc:	2001      	movs	r0, #1
  4008fe:	e01a      	b.n	400936 <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400900:	00d2      	lsls	r2, r2, #3
  400902:	eb02 0253 	add.w	r2, r2, r3, lsr #1
  400906:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40090a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40090c:	1e5c      	subs	r4, r3, #1
  40090e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400912:	428c      	cmp	r4, r1
  400914:	d8f0      	bhi.n	4008f8 <usart_set_async_baudrate+0x20>
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
  400916:	f002 0207 	and.w	r2, r2, #7
  40091a:	e7e8      	b.n	4008ee <usart_set_async_baudrate+0x16>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40091c:	00c9      	lsls	r1, r1, #3
  40091e:	00d2      	lsls	r2, r2, #3
  400920:	eb02 0251 	add.w	r2, r2, r1, lsr #1
  400924:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400928:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40092a:	1e5c      	subs	r4, r3, #1
  40092c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400930:	428c      	cmp	r4, r1
  400932:	d9d6      	bls.n	4008e2 <usart_set_async_baudrate+0xa>
  400934:	e7e2      	b.n	4008fc <usart_set_async_baudrate+0x24>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  400936:	f85d 4b04 	ldr.w	r4, [sp], #4
  40093a:	4770      	bx	lr

0040093c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40093c:	4b08      	ldr	r3, [pc, #32]	; (400960 <usart_reset+0x24>)
  40093e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400942:	2300      	movs	r3, #0
  400944:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400946:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400948:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40094a:	2388      	movs	r3, #136	; 0x88
  40094c:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40094e:	2324      	movs	r3, #36	; 0x24
  400950:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  400952:	f44f 7380 	mov.w	r3, #256	; 0x100
  400956:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  400958:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40095c:	6003      	str	r3, [r0, #0]
  40095e:	4770      	bx	lr
  400960:	55534100 	.word	0x55534100

00400964 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400964:	b570      	push	{r4, r5, r6, lr}
  400966:	4605      	mov	r5, r0
  400968:	460c      	mov	r4, r1
  40096a:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  40096c:	4b0f      	ldr	r3, [pc, #60]	; (4009ac <usart_init_rs232+0x48>)
  40096e:	4798      	blx	r3

	ul_reg_val = 0;
  400970:	2200      	movs	r2, #0
  400972:	4b0f      	ldr	r3, [pc, #60]	; (4009b0 <usart_init_rs232+0x4c>)
  400974:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400976:	b19c      	cbz	r4, 4009a0 <usart_init_rs232+0x3c>
  400978:	4628      	mov	r0, r5
  40097a:	6821      	ldr	r1, [r4, #0]
  40097c:	4632      	mov	r2, r6
  40097e:	4b0d      	ldr	r3, [pc, #52]	; (4009b4 <usart_init_rs232+0x50>)
  400980:	4798      	blx	r3
  400982:	4602      	mov	r2, r0
  400984:	b970      	cbnz	r0, 4009a4 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400986:	68a1      	ldr	r1, [r4, #8]
  400988:	6863      	ldr	r3, [r4, #4]
  40098a:	4319      	orrs	r1, r3
  40098c:	6923      	ldr	r3, [r4, #16]
  40098e:	4319      	orrs	r1, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400990:	68e3      	ldr	r3, [r4, #12]
  400992:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400994:	4906      	ldr	r1, [pc, #24]	; (4009b0 <usart_init_rs232+0x4c>)
  400996:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  400998:	6869      	ldr	r1, [r5, #4]
  40099a:	430b      	orrs	r3, r1
  40099c:	606b      	str	r3, [r5, #4]

	return 0;
  40099e:	e002      	b.n	4009a6 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4009a0:	2201      	movs	r2, #1
  4009a2:	e000      	b.n	4009a6 <usart_init_rs232+0x42>
  4009a4:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  4009a6:	4610      	mov	r0, r2
  4009a8:	bd70      	pop	{r4, r5, r6, pc}
  4009aa:	bf00      	nop
  4009ac:	0040093d 	.word	0x0040093d
  4009b0:	20000928 	.word	0x20000928
  4009b4:	004008d9 	.word	0x004008d9

004009b8 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  4009b8:	2340      	movs	r3, #64	; 0x40
  4009ba:	6003      	str	r3, [r0, #0]
  4009bc:	4770      	bx	lr
  4009be:	bf00      	nop

004009c0 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  4009c0:	2310      	movs	r3, #16
  4009c2:	6003      	str	r3, [r0, #0]
  4009c4:	4770      	bx	lr
  4009c6:	bf00      	nop

004009c8 <usart_set_rx_timeout>:
 * \param p_usart Pointer to a USART instance.
 * \param timeout The value of receive timeout.
 */
void usart_set_rx_timeout(Usart *p_usart, uint32_t timeout)
{
	p_usart->US_RTOR = timeout;
  4009c8:	6241      	str	r1, [r0, #36]	; 0x24
  4009ca:	4770      	bx	lr

004009cc <usart_enable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IER = ul_sources;
  4009cc:	6081      	str	r1, [r0, #8]
  4009ce:	4770      	bx	lr

004009d0 <usart_disable_interrupt>:
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
	p_usart->US_IDR = ul_sources;
  4009d0:	60c1      	str	r1, [r0, #12]
  4009d2:	4770      	bx	lr

004009d4 <usart_get_status>:
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
	return p_usart->US_CSR;
  4009d4:	6940      	ldr	r0, [r0, #20]
}
  4009d6:	4770      	bx	lr

004009d8 <usart_start_rx_timeout>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_start_rx_timeout(Usart *p_usart)
{
	p_usart->US_CR = US_CR_STTTO;
  4009d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4009dc:	6003      	str	r3, [r0, #0]
  4009de:	4770      	bx	lr

004009e0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4009e0:	6943      	ldr	r3, [r0, #20]
  4009e2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4009e6:	bf1d      	ittte	ne
  4009e8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4009ec:	61c1      	strne	r1, [r0, #28]
	return 0;
  4009ee:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4009f0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4009f2:	4770      	bx	lr

004009f4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4009f4:	6943      	ldr	r3, [r0, #20]
  4009f6:	f013 0f01 	tst.w	r3, #1
  4009fa:	d005      	beq.n	400a08 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4009fc:	6983      	ldr	r3, [r0, #24]
  4009fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400a02:	600b      	str	r3, [r1, #0]

	return 0;
  400a04:	2000      	movs	r0, #0
  400a06:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400a08:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400a0a:	4770      	bx	lr

00400a0c <usart_get_pdc_base>:
		p_pdc_base = PDC_USART;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
  400a0c:	4b18      	ldr	r3, [pc, #96]	; (400a70 <usart_get_pdc_base+0x64>)
  400a0e:	4298      	cmp	r0, r3
  400a10:	d01f      	beq.n	400a52 <usart_get_pdc_base+0x46>
		p_pdc_base = PDC_USART0;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
  400a12:	f503 33a0 	add.w	r3, r3, #81920	; 0x14000
  400a16:	4298      	cmp	r0, r3
  400a18:	d01d      	beq.n	400a56 <usart_get_pdc_base+0x4a>
		p_pdc_base = PDC_USART1;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART2
	else if (p_usart == USART2) {
  400a1a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
  400a1e:	4298      	cmp	r0, r3
  400a20:	d01b      	beq.n	400a5a <usart_get_pdc_base+0x4e>
		p_pdc_base = PDC_USART2;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART3
	else if (p_usart == USART3) {
  400a22:	f5a3 4340 	sub.w	r3, r3, #49152	; 0xc000
  400a26:	4298      	cmp	r0, r3
  400a28:	d019      	beq.n	400a5e <usart_get_pdc_base+0x52>
		p_pdc_base = PDC_USART3;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART4
	else if (p_usart == USART4) {
  400a2a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
  400a2e:	4298      	cmp	r0, r3
  400a30:	d017      	beq.n	400a62 <usart_get_pdc_base+0x56>
		p_pdc_base = PDC_USART4;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART5
	else if (p_usart == USART5) {
  400a32:	f5a3 33a0 	sub.w	r3, r3, #81920	; 0x14000
  400a36:	4298      	cmp	r0, r3
  400a38:	d015      	beq.n	400a66 <usart_get_pdc_base+0x5a>
		p_pdc_base = PDC_USART5;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART6
	else if (p_usart == USART6) {
  400a3a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
  400a3e:	4298      	cmp	r0, r3
  400a40:	d013      	beq.n	400a6a <usart_get_pdc_base+0x5e>
		p_pdc_base = PDC_USART7;
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
  400a42:	f5a3 433f 	sub.w	r3, r3, #48896	; 0xbf00
  400a46:	4a0b      	ldr	r2, [pc, #44]	; (400a74 <usart_get_pdc_base+0x68>)
  400a48:	4290      	cmp	r0, r2
  400a4a:	bf0c      	ite	eq
  400a4c:	4618      	moveq	r0, r3
  400a4e:	2000      	movne	r0, #0
  400a50:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
		p_pdc_base = PDC_USART0;
		return p_pdc_base;
  400a52:	4809      	ldr	r0, [pc, #36]	; (400a78 <usart_get_pdc_base+0x6c>)
  400a54:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
		p_pdc_base = PDC_USART1;
		return p_pdc_base;
  400a56:	4809      	ldr	r0, [pc, #36]	; (400a7c <usart_get_pdc_base+0x70>)
  400a58:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART2
	else if (p_usart == USART2) {
		p_pdc_base = PDC_USART2;
		return p_pdc_base;
  400a5a:	4809      	ldr	r0, [pc, #36]	; (400a80 <usart_get_pdc_base+0x74>)
  400a5c:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART3
	else if (p_usart == USART3) {
		p_pdc_base = PDC_USART3;
		return p_pdc_base;
  400a5e:	4809      	ldr	r0, [pc, #36]	; (400a84 <usart_get_pdc_base+0x78>)
  400a60:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART4
	else if (p_usart == USART4) {
		p_pdc_base = PDC_USART4;
		return p_pdc_base;
  400a62:	4809      	ldr	r0, [pc, #36]	; (400a88 <usart_get_pdc_base+0x7c>)
  400a64:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART5
	else if (p_usart == USART5) {
		p_pdc_base = PDC_USART5;
		return p_pdc_base;
  400a66:	4809      	ldr	r0, [pc, #36]	; (400a8c <usart_get_pdc_base+0x80>)
  400a68:	4770      	bx	lr
	}
#endif
#ifdef PDC_USART6
	else if (p_usart == USART6) {
		p_pdc_base = PDC_USART6;
		return p_pdc_base;
  400a6a:	4809      	ldr	r0, [pc, #36]	; (400a90 <usart_get_pdc_base+0x84>)
		return p_pdc_base;
	}
#endif

	return p_pdc_base;
}
  400a6c:	4770      	bx	lr
  400a6e:	bf00      	nop
  400a70:	4000c200 	.word	0x4000c200
  400a74:	40034200 	.word	0x40034200
  400a78:	4000c300 	.word	0x4000c300
  400a7c:	40020300 	.word	0x40020300
  400a80:	40024300 	.word	0x40024300
  400a84:	40018300 	.word	0x40018300
  400a88:	4001c300 	.word	0x4001c300
  400a8c:	40008300 	.word	0x40008300
  400a90:	40040300 	.word	0x40040300

00400a94 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
  400a94:	e7fe      	b.n	400a94 <Dummy_Handler>
  400a96:	bf00      	nop

00400a98 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400a98:	b508      	push	{r3, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  400a9a:	4b2a      	ldr	r3, [pc, #168]	; (400b44 <Reset_Handler+0xac>)
  400a9c:	4a2a      	ldr	r2, [pc, #168]	; (400b48 <Reset_Handler+0xb0>)
  400a9e:	429a      	cmp	r2, r3
  400aa0:	d003      	beq.n	400aaa <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
  400aa2:	4b2a      	ldr	r3, [pc, #168]	; (400b4c <Reset_Handler+0xb4>)
  400aa4:	4a27      	ldr	r2, [pc, #156]	; (400b44 <Reset_Handler+0xac>)
  400aa6:	429a      	cmp	r2, r3
  400aa8:	d304      	bcc.n	400ab4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400aaa:	4b29      	ldr	r3, [pc, #164]	; (400b50 <Reset_Handler+0xb8>)
  400aac:	4a29      	ldr	r2, [pc, #164]	; (400b54 <Reset_Handler+0xbc>)
  400aae:	429a      	cmp	r2, r3
  400ab0:	d310      	bcc.n	400ad4 <Reset_Handler+0x3c>
  400ab2:	e01b      	b.n	400aec <Reset_Handler+0x54>
  400ab4:	4923      	ldr	r1, [pc, #140]	; (400b44 <Reset_Handler+0xac>)
  400ab6:	1d0a      	adds	r2, r1, #4
  400ab8:	4b27      	ldr	r3, [pc, #156]	; (400b58 <Reset_Handler+0xc0>)
  400aba:	1a9b      	subs	r3, r3, r2
  400abc:	f023 0303 	bic.w	r3, r3, #3
  400ac0:	3304      	adds	r3, #4
  400ac2:	4a21      	ldr	r2, [pc, #132]	; (400b48 <Reset_Handler+0xb0>)
  400ac4:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  400ac6:	f852 0b04 	ldr.w	r0, [r2], #4
  400aca:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  400ace:	429a      	cmp	r2, r3
  400ad0:	d1f9      	bne.n	400ac6 <Reset_Handler+0x2e>
  400ad2:	e7ea      	b.n	400aaa <Reset_Handler+0x12>
  400ad4:	4b21      	ldr	r3, [pc, #132]	; (400b5c <Reset_Handler+0xc4>)
  400ad6:	4a22      	ldr	r2, [pc, #136]	; (400b60 <Reset_Handler+0xc8>)
  400ad8:	1ad2      	subs	r2, r2, r3
  400ada:	f022 0203 	bic.w	r2, r2, #3
  400ade:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400ae0:	3b04      	subs	r3, #4
                *pDest++ = 0;
  400ae2:	2100      	movs	r1, #0
  400ae4:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400ae8:	4293      	cmp	r3, r2
  400aea:	d1fb      	bne.n	400ae4 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400aec:	4b1d      	ldr	r3, [pc, #116]	; (400b64 <Reset_Handler+0xcc>)
  400aee:	f023 017f 	bic.w	r1, r3, #127	; 0x7f
  400af2:	4a1d      	ldr	r2, [pc, #116]	; (400b68 <Reset_Handler+0xd0>)
  400af4:	6091      	str	r1, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400af6:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400afa:	b672      	cpsid	i
  400afc:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  400b00:	2000      	movs	r0, #0
  400b02:	491a      	ldr	r1, [pc, #104]	; (400b6c <Reset_Handler+0xd4>)
  400b04:	7008      	strb	r0, [r1, #0]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400b06:	481a      	ldr	r0, [pc, #104]	; (400b70 <Reset_Handler+0xd8>)
  400b08:	6801      	ldr	r1, [r0, #0]
  400b0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400b0e:	6001      	str	r1, [r0, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b10:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400b14:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400b18:	b92a      	cbnz	r2, 400b26 <Reset_Handler+0x8e>
		cpu_irq_enable();
  400b1a:	2101      	movs	r1, #1
  400b1c:	4a13      	ldr	r2, [pc, #76]	; (400b6c <Reset_Handler+0xd4>)
  400b1e:	7011      	strb	r1, [r2, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400b20:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400b24:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400b26:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400b2a:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
  400b2e:	d204      	bcs.n	400b3a <Reset_Handler+0xa2>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400b30:	4a0d      	ldr	r2, [pc, #52]	; (400b68 <Reset_Handler+0xd0>)
  400b32:	6893      	ldr	r3, [r2, #8]
  400b34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400b38:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  400b3a:	4b0e      	ldr	r3, [pc, #56]	; (400b74 <Reset_Handler+0xdc>)
  400b3c:	4798      	blx	r3

        /* Branch to main function */
        main();
  400b3e:	4b0e      	ldr	r3, [pc, #56]	; (400b78 <Reset_Handler+0xe0>)
  400b40:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400b42:	e7fe      	b.n	400b42 <Reset_Handler+0xaa>
  400b44:	20000000 	.word	0x20000000
  400b48:	00407c34 	.word	0x00407c34
  400b4c:	20000894 	.word	0x20000894
  400b50:	200196d8 	.word	0x200196d8
  400b54:	20000898 	.word	0x20000898
  400b58:	20000897 	.word	0x20000897
  400b5c:	2000089c 	.word	0x2000089c
  400b60:	200196db 	.word	0x200196db
  400b64:	00400000 	.word	0x00400000
  400b68:	e000ed00 	.word	0xe000ed00
  400b6c:	2000000c 	.word	0x2000000c
  400b70:	e000ed88 	.word	0xe000ed88
  400b74:	00404321 	.word	0x00404321
  400b78:	0040406d 	.word	0x0040406d

00400b7c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  400b7c:	4b31      	ldr	r3, [pc, #196]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b80:	f003 0303 	and.w	r3, r3, #3
  400b84:	2b01      	cmp	r3, #1
  400b86:	d00f      	beq.n	400ba8 <SystemCoreClockUpdate+0x2c>
  400b88:	b113      	cbz	r3, 400b90 <SystemCoreClockUpdate+0x14>
  400b8a:	2b02      	cmp	r3, #2
  400b8c:	d029      	beq.n	400be2 <SystemCoreClockUpdate+0x66>
  400b8e:	e042      	b.n	400c16 <SystemCoreClockUpdate+0x9a>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400b90:	4b2d      	ldr	r3, [pc, #180]	; (400c48 <SystemCoreClockUpdate+0xcc>)
  400b92:	695b      	ldr	r3, [r3, #20]
  400b94:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400b98:	bf14      	ite	ne
  400b9a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400b9e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400ba2:	4b2a      	ldr	r3, [pc, #168]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400ba4:	601a      	str	r2, [r3, #0]
  400ba6:	e036      	b.n	400c16 <SystemCoreClockUpdate+0x9a>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400ba8:	4b26      	ldr	r3, [pc, #152]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400baa:	6a1b      	ldr	r3, [r3, #32]
  400bac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400bb0:	d003      	beq.n	400bba <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400bb2:	4a27      	ldr	r2, [pc, #156]	; (400c50 <SystemCoreClockUpdate+0xd4>)
  400bb4:	4b25      	ldr	r3, [pc, #148]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400bb6:	601a      	str	r2, [r3, #0]
  400bb8:	e02d      	b.n	400c16 <SystemCoreClockUpdate+0x9a>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400bba:	4a26      	ldr	r2, [pc, #152]	; (400c54 <SystemCoreClockUpdate+0xd8>)
  400bbc:	4b23      	ldr	r3, [pc, #140]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400bbe:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400bc0:	4b20      	ldr	r3, [pc, #128]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400bc2:	6a1b      	ldr	r3, [r3, #32]
  400bc4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400bc8:	2b10      	cmp	r3, #16
  400bca:	d002      	beq.n	400bd2 <SystemCoreClockUpdate+0x56>
  400bcc:	2b20      	cmp	r3, #32
  400bce:	d004      	beq.n	400bda <SystemCoreClockUpdate+0x5e>
  400bd0:	e021      	b.n	400c16 <SystemCoreClockUpdate+0x9a>
			case CKGR_MOR_MOSCRCF_8_MHz:
				break;
			case CKGR_MOR_MOSCRCF_16_MHz:
				SystemCoreClock *= 2U;
  400bd2:	4a21      	ldr	r2, [pc, #132]	; (400c58 <SystemCoreClockUpdate+0xdc>)
  400bd4:	4b1d      	ldr	r3, [pc, #116]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400bd6:	601a      	str	r2, [r3, #0]
				break;
  400bd8:	e01d      	b.n	400c16 <SystemCoreClockUpdate+0x9a>
			case CKGR_MOR_MOSCRCF_24_MHz:
				SystemCoreClock *= 3U;
  400bda:	4a20      	ldr	r2, [pc, #128]	; (400c5c <SystemCoreClockUpdate+0xe0>)
  400bdc:	4b1b      	ldr	r3, [pc, #108]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400bde:	601a      	str	r2, [r3, #0]
				break;
  400be0:	e019      	b.n	400c16 <SystemCoreClockUpdate+0x9a>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400be2:	4b19      	ldr	r3, [pc, #100]	; (400c48 <SystemCoreClockUpdate+0xcc>)
  400be4:	695b      	ldr	r3, [r3, #20]
  400be6:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400bea:	bf14      	ite	ne
  400bec:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400bf0:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400bf4:	4b15      	ldr	r3, [pc, #84]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400bf6:	601a      	str	r2, [r3, #0]
		}
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  400bf8:	4b12      	ldr	r3, [pc, #72]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bfc:	f003 0303 	and.w	r3, r3, #3
  400c00:	2b02      	cmp	r3, #2
  400c02:	d108      	bne.n	400c16 <SystemCoreClockUpdate+0x9a>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400c04:	4b0f      	ldr	r3, [pc, #60]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400c08:	4910      	ldr	r1, [pc, #64]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400c0a:	f3c3 420c 	ubfx	r2, r3, #16, #13
  400c0e:	680b      	ldr	r3, [r1, #0]
  400c10:	fb02 3303 	mla	r3, r2, r3, r3
  400c14:	600b      	str	r3, [r1, #0]
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  400c16:	4b0b      	ldr	r3, [pc, #44]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c1e:	2b70      	cmp	r3, #112	; 0x70
  400c20:	d107      	bne.n	400c32 <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
  400c22:	4a0a      	ldr	r2, [pc, #40]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400c24:	6813      	ldr	r3, [r2, #0]
  400c26:	490e      	ldr	r1, [pc, #56]	; (400c60 <SystemCoreClockUpdate+0xe4>)
  400c28:	fba1 1303 	umull	r1, r3, r1, r3
  400c2c:	085b      	lsrs	r3, r3, #1
  400c2e:	6013      	str	r3, [r2, #0]
  400c30:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400c32:	4b04      	ldr	r3, [pc, #16]	; (400c44 <SystemCoreClockUpdate+0xc8>)
  400c34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400c36:	4905      	ldr	r1, [pc, #20]	; (400c4c <SystemCoreClockUpdate+0xd0>)
  400c38:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400c3c:	680b      	ldr	r3, [r1, #0]
  400c3e:	40d3      	lsrs	r3, r2
  400c40:	600b      	str	r3, [r1, #0]
  400c42:	4770      	bx	lr
  400c44:	400e0400 	.word	0x400e0400
  400c48:	400e1410 	.word	0x400e1410
  400c4c:	20000010 	.word	0x20000010
  400c50:	00b71b00 	.word	0x00b71b00
  400c54:	007a1200 	.word	0x007a1200
  400c58:	00f42400 	.word	0x00f42400
  400c5c:	016e3600 	.word	0x016e3600
  400c60:	aaaaaaab 	.word	0xaaaaaaab

00400c64 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  400c64:	4b1d      	ldr	r3, [pc, #116]	; (400cdc <system_init_flash+0x78>)
  400c66:	4298      	cmp	r0, r3
  400c68:	d804      	bhi.n	400c74 <system_init_flash+0x10>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c6e:	4b1c      	ldr	r3, [pc, #112]	; (400ce0 <system_init_flash+0x7c>)
  400c70:	601a      	str	r2, [r3, #0]
  400c72:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  400c74:	4b1b      	ldr	r3, [pc, #108]	; (400ce4 <system_init_flash+0x80>)
  400c76:	4298      	cmp	r0, r3
  400c78:	d803      	bhi.n	400c82 <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c7a:	4a1b      	ldr	r2, [pc, #108]	; (400ce8 <system_init_flash+0x84>)
  400c7c:	4b18      	ldr	r3, [pc, #96]	; (400ce0 <system_init_flash+0x7c>)
  400c7e:	601a      	str	r2, [r3, #0]
  400c80:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  400c82:	4b1a      	ldr	r3, [pc, #104]	; (400cec <system_init_flash+0x88>)
  400c84:	4298      	cmp	r0, r3
  400c86:	d803      	bhi.n	400c90 <system_init_flash+0x2c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400c88:	4a19      	ldr	r2, [pc, #100]	; (400cf0 <system_init_flash+0x8c>)
  400c8a:	4b15      	ldr	r3, [pc, #84]	; (400ce0 <system_init_flash+0x7c>)
  400c8c:	601a      	str	r2, [r3, #0]
  400c8e:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
  400c90:	4b18      	ldr	r3, [pc, #96]	; (400cf4 <system_init_flash+0x90>)
  400c92:	4298      	cmp	r0, r3
  400c94:	d803      	bhi.n	400c9e <system_init_flash+0x3a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400c96:	4a18      	ldr	r2, [pc, #96]	; (400cf8 <system_init_flash+0x94>)
  400c98:	4b11      	ldr	r3, [pc, #68]	; (400ce0 <system_init_flash+0x7c>)
  400c9a:	601a      	str	r2, [r3, #0]
  400c9c:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
  400c9e:	4b17      	ldr	r3, [pc, #92]	; (400cfc <system_init_flash+0x98>)
  400ca0:	4298      	cmp	r0, r3
  400ca2:	d804      	bhi.n	400cae <system_init_flash+0x4a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400ca4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400ca8:	4b0d      	ldr	r3, [pc, #52]	; (400ce0 <system_init_flash+0x7c>)
  400caa:	601a      	str	r2, [r3, #0]
  400cac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_5) {
  400cae:	4b14      	ldr	r3, [pc, #80]	; (400d00 <system_init_flash+0x9c>)
  400cb0:	4298      	cmp	r0, r3
  400cb2:	d803      	bhi.n	400cbc <system_init_flash+0x58>
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cb4:	4a13      	ldr	r2, [pc, #76]	; (400d04 <system_init_flash+0xa0>)
  400cb6:	4b0a      	ldr	r3, [pc, #40]	; (400ce0 <system_init_flash+0x7c>)
  400cb8:	601a      	str	r2, [r3, #0]
  400cba:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_6) {
  400cbc:	4b12      	ldr	r3, [pc, #72]	; (400d08 <system_init_flash+0xa4>)
  400cbe:	4298      	cmp	r0, r3
  400cc0:	d803      	bhi.n	400cca <system_init_flash+0x66>
		EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400cc2:	4a12      	ldr	r2, [pc, #72]	; (400d0c <system_init_flash+0xa8>)
  400cc4:	4b06      	ldr	r3, [pc, #24]	; (400ce0 <system_init_flash+0x7c>)
  400cc6:	601a      	str	r2, [r3, #0]
  400cc8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_7) {
  400cca:	4b11      	ldr	r3, [pc, #68]	; (400d10 <system_init_flash+0xac>)
  400ccc:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
  400cce:	bf94      	ite	ls
  400cd0:	4a10      	ldrls	r2, [pc, #64]	; (400d14 <system_init_flash+0xb0>)
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(8)|EEFC_FMR_CLOE;
  400cd2:	4a11      	ldrhi	r2, [pc, #68]	; (400d18 <system_init_flash+0xb4>)
  400cd4:	4b02      	ldr	r3, [pc, #8]	; (400ce0 <system_init_flash+0x7c>)
  400cd6:	601a      	str	r2, [r3, #0]
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop
  400cdc:	00d59f7f 	.word	0x00d59f7f
  400ce0:	400e0a00 	.word	0x400e0a00
  400ce4:	01ab3eff 	.word	0x01ab3eff
  400ce8:	04000100 	.word	0x04000100
  400cec:	0280de7f 	.word	0x0280de7f
  400cf0:	04000200 	.word	0x04000200
  400cf4:	03567dff 	.word	0x03567dff
  400cf8:	04000300 	.word	0x04000300
  400cfc:	042c1d7f 	.word	0x042c1d7f
  400d00:	0501bcff 	.word	0x0501bcff
  400d04:	04000500 	.word	0x04000500
  400d08:	05b8d7ff 	.word	0x05b8d7ff
  400d0c:	04000600 	.word	0x04000600
  400d10:	066ff2ff 	.word	0x066ff2ff
  400d14:	04000700 	.word	0x04000700
  400d18:	04000800 	.word	0x04000800

00400d1c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400d1c:	4b09      	ldr	r3, [pc, #36]	; (400d44 <_sbrk+0x28>)
  400d1e:	681b      	ldr	r3, [r3, #0]
  400d20:	b913      	cbnz	r3, 400d28 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400d22:	4a09      	ldr	r2, [pc, #36]	; (400d48 <_sbrk+0x2c>)
  400d24:	4b07      	ldr	r3, [pc, #28]	; (400d44 <_sbrk+0x28>)
  400d26:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400d28:	4b06      	ldr	r3, [pc, #24]	; (400d44 <_sbrk+0x28>)
  400d2a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400d2c:	181a      	adds	r2, r3, r0
  400d2e:	4907      	ldr	r1, [pc, #28]	; (400d4c <_sbrk+0x30>)
  400d30:	4291      	cmp	r1, r2
  400d32:	db04      	blt.n	400d3e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400d34:	4610      	mov	r0, r2
  400d36:	4a03      	ldr	r2, [pc, #12]	; (400d44 <_sbrk+0x28>)
  400d38:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400d3a:	4618      	mov	r0, r3
  400d3c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400d3e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400d42:	4770      	bx	lr
  400d44:	2000092c 	.word	0x2000092c
  400d48:	2001c6d8 	.word	0x2001c6d8
  400d4c:	20027ffc 	.word	0x20027ffc

00400d50 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400d50:	f04f 30ff 	mov.w	r0, #4294967295
  400d54:	4770      	bx	lr
  400d56:	bf00      	nop

00400d58 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400d58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400d5c:	604b      	str	r3, [r1, #4]

	return 0;
}
  400d5e:	2000      	movs	r0, #0
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop

00400d64 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400d64:	2001      	movs	r0, #1
  400d66:	4770      	bx	lr

00400d68 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400d68:	2000      	movs	r0, #0
  400d6a:	4770      	bx	lr

00400d6c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  400d6c:	f100 0308 	add.w	r3, r0, #8
  400d70:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400d72:	f04f 32ff 	mov.w	r2, #4294967295
  400d76:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  400d78:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  400d7a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  400d7c:	2300      	movs	r3, #0
  400d7e:	6003      	str	r3, [r0, #0]
  400d80:	4770      	bx	lr
  400d82:	bf00      	nop

00400d84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400d84:	2300      	movs	r3, #0
  400d86:	6103      	str	r3, [r0, #16]
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop

00400d8c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  400d8c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  400d8e:	685a      	ldr	r2, [r3, #4]
  400d90:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  400d92:	6842      	ldr	r2, [r0, #4]
  400d94:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  400d96:	685a      	ldr	r2, [r3, #4]
  400d98:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  400d9a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  400d9c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400d9e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400da0:	6803      	ldr	r3, [r0, #0]
  400da2:	3301      	adds	r3, #1
  400da4:	6003      	str	r3, [r0, #0]
  400da6:	4770      	bx	lr

00400da8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  400da8:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  400daa:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400dac:	f1b4 3fff 	cmp.w	r4, #4294967295
  400db0:	d101      	bne.n	400db6 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  400db2:	6903      	ldr	r3, [r0, #16]
  400db4:	e00a      	b.n	400dcc <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  400db6:	f100 0308 	add.w	r3, r0, #8
  400dba:	68c2      	ldr	r2, [r0, #12]
  400dbc:	6812      	ldr	r2, [r2, #0]
  400dbe:	4294      	cmp	r4, r2
  400dc0:	d304      	bcc.n	400dcc <vListInsert+0x24>
  400dc2:	685b      	ldr	r3, [r3, #4]
  400dc4:	685a      	ldr	r2, [r3, #4]
  400dc6:	6812      	ldr	r2, [r2, #0]
  400dc8:	4294      	cmp	r4, r2
  400dca:	d2fa      	bcs.n	400dc2 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400dcc:	685a      	ldr	r2, [r3, #4]
  400dce:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  400dd0:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400dd2:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  400dd4:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400dd6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400dd8:	6803      	ldr	r3, [r0, #0]
  400dda:	3301      	adds	r3, #1
  400ddc:	6003      	str	r3, [r0, #0]
}
  400dde:	f85d 4b04 	ldr.w	r4, [sp], #4
  400de2:	4770      	bx	lr

00400de4 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400de4:	6843      	ldr	r3, [r0, #4]
  400de6:	6882      	ldr	r2, [r0, #8]
  400de8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400dea:	6883      	ldr	r3, [r0, #8]
  400dec:	6842      	ldr	r2, [r0, #4]
  400dee:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  400df0:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400df2:	685a      	ldr	r2, [r3, #4]
  400df4:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400df6:	bf04      	itt	eq
  400df8:	6882      	ldreq	r2, [r0, #8]
  400dfa:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  400dfc:	2200      	movs	r2, #0
  400dfe:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400e00:	681a      	ldr	r2, [r3, #0]
  400e02:	3a01      	subs	r2, #1
  400e04:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  400e06:	6818      	ldr	r0, [r3, #0]
}
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop

00400e0c <prvPortStartFirstTask>:

/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile (
  400e0c:	4803      	ldr	r0, [pc, #12]	; (400e1c <prvPortStartFirstTask+0x10>)
  400e0e:	6800      	ldr	r0, [r0, #0]
  400e10:	6800      	ldr	r0, [r0, #0]
  400e12:	f380 8808 	msr	MSP, r0
  400e16:	b662      	cpsie	i
  400e18:	df00      	svc	0
  400e1a:	bf00      	nop
  400e1c:	e000ed08 	.word	0xe000ed08

00400e20 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400e20:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400e30 <vPortEnableVFP+0x10>
  400e24:	6801      	ldr	r1, [r0, #0]
  400e26:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400e2a:	6001      	str	r1, [r0, #0]
  400e2c:	4770      	bx	lr
  400e2e:	0000      	.short	0x0000
  400e30:	e000ed88 	.word	0xe000ed88

00400e34 <pxPortInitialiseStack>:
	/* Offset added to account for the way the MCU uses the stack on
	* entry/exit
	* of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;    /* xPSR */
  400e34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400e38:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = (portSTACK_TYPE)pxCode;       /* PC */
  400e3c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;    /* LR */
  400e40:	2300      	movs	r3, #0
  400e42:	f840 3c0c 	str.w	r3, [r0, #-12]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;    /* R12, R3, R2 and R1. */
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;       /* R0 */
  400e46:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	* own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400e4a:	f06f 0302 	mvn.w	r3, #2
  400e4e:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;    /* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  400e52:	3844      	subs	r0, #68	; 0x44
  400e54:	4770      	bx	lr
  400e56:	bf00      	nop

00400e58 <SVC_Handler>:
/*-----------------------------------------------------------*/

/*void vPortSVCHandler( void )*/ /* ATMEL */
__attribute__ ((naked)) void SVC_Handler( void )
{
	__asm volatile (
  400e58:	4b05      	ldr	r3, [pc, #20]	; (400e70 <pxCurrentTCBConst2>)
  400e5a:	6819      	ldr	r1, [r3, #0]
  400e5c:	6808      	ldr	r0, [r1, #0]
  400e5e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e62:	f380 8809 	msr	PSP, r0
  400e66:	f04f 0000 	mov.w	r0, #0
  400e6a:	f380 8811 	msr	BASEPRI, r0
  400e6e:	4770      	bx	lr

00400e70 <pxCurrentTCBConst2>:
  400e70:	20018ab8 	.word	0x20018ab8

00400e74 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400e74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e78:	4b01      	ldr	r3, [pc, #4]	; (400e80 <vPortYieldFromISR+0xc>)
  400e7a:	601a      	str	r2, [r3, #0]
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	e000ed04 	.word	0xe000ed04

00400e84 <ulPortSetInterruptMask>:

/*-----------------------------------------------------------*/

__attribute__((naked)) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile \
  400e84:	f3ef 8011 	mrs	r0, BASEPRI
  400e88:	f04f 0150 	mov.w	r1, #80	; 0x50
  400e8c:	f381 8811 	msr	BASEPRI, r1
  400e90:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	 * warnings. */
	return 0;
}
  400e92:	2000      	movs	r0, #0

00400e94 <vPortEnterCritical>:
}

/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  400e94:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  400e96:	4b03      	ldr	r3, [pc, #12]	; (400ea4 <vPortEnterCritical+0x10>)
  400e98:	4798      	blx	r3
	uxCriticalNesting++;
  400e9a:	4a03      	ldr	r2, [pc, #12]	; (400ea8 <vPortEnterCritical+0x14>)
  400e9c:	6813      	ldr	r3, [r2, #0]
  400e9e:	3301      	adds	r3, #1
  400ea0:	6013      	str	r3, [r2, #0]
  400ea2:	bd08      	pop	{r3, pc}
  400ea4:	00400e85 	.word	0x00400e85
  400ea8:	20000014 	.word	0x20000014

00400eac <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__((naked)) void vPortClearInterruptMask(
		unsigned long ulNewMaskValue )
{
	__asm volatile \
  400eac:	f380 8811 	msr	BASEPRI, r0
  400eb0:	4770      	bx	lr
  400eb2:	bf00      	nop

00400eb4 <vPortExitCritical>:
}

/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  400eb4:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  400eb6:	4a04      	ldr	r2, [pc, #16]	; (400ec8 <vPortExitCritical+0x14>)
  400eb8:	6813      	ldr	r3, [r2, #0]
  400eba:	3b01      	subs	r3, #1
  400ebc:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  400ebe:	b913      	cbnz	r3, 400ec6 <vPortExitCritical+0x12>
		portENABLE_INTERRUPTS();
  400ec0:	2000      	movs	r0, #0
  400ec2:	4b02      	ldr	r3, [pc, #8]	; (400ecc <vPortExitCritical+0x18>)
  400ec4:	4798      	blx	r3
  400ec6:	bd08      	pop	{r3, pc}
  400ec8:	20000014 	.word	0x20000014
  400ecc:	00400ead 	.word	0x00400ead

00400ed0 <PendSV_Handler>:
/*void xPortPendSVHandler( void )*/
__attribute__((naked)) void PendSV_Handler( void )   /* ATMEL */
{
	/* This is a naked function. */

	__asm volatile
  400ed0:	f3ef 8009 	mrs	r0, PSP
  400ed4:	4b11      	ldr	r3, [pc, #68]	; (400f1c <pxCurrentTCBConst>)
  400ed6:	681a      	ldr	r2, [r3, #0]
  400ed8:	f01e 0f10 	tst.w	lr, #16
  400edc:	bf08      	it	eq
  400ede:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400ee2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ee6:	6010      	str	r0, [r2, #0]
  400ee8:	e92d 4008 	stmdb	sp!, {r3, lr}
  400eec:	f04f 0050 	mov.w	r0, #80	; 0x50
  400ef0:	f380 8811 	msr	BASEPRI, r0
  400ef4:	f000 fed8 	bl	401ca8 <vTaskSwitchContext>
  400ef8:	f04f 0000 	mov.w	r0, #0
  400efc:	f380 8811 	msr	BASEPRI, r0
  400f00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400f04:	6819      	ldr	r1, [r3, #0]
  400f06:	6808      	ldr	r0, [r1, #0]
  400f08:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f0c:	f01e 0f10 	tst.w	lr, #16
  400f10:	bf08      	it	eq
  400f12:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400f16:	f380 8809 	msr	PSP, r0
  400f1a:	4770      	bx	lr

00400f1c <pxCurrentTCBConst>:
  400f1c:	20018ab8 	.word	0x20018ab8

00400f20 <SysTick_Handler>:
	);
}

/*-----------------------------------------------------------*/
void SysTick_Handler( void ) /* ATMEL */
{
  400f20:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f26:	4b05      	ldr	r3, [pc, #20]	; (400f3c <SysTick_Handler+0x1c>)
  400f28:	601a      	str	r2, [r3, #0]
	#endif

	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  400f2a:	4b05      	ldr	r3, [pc, #20]	; (400f40 <SysTick_Handler+0x20>)
  400f2c:	4798      	blx	r3
	{
		vTaskIncrementTick();
  400f2e:	4b05      	ldr	r3, [pc, #20]	; (400f44 <SysTick_Handler+0x24>)
  400f30:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  400f32:	2000      	movs	r0, #0
  400f34:	4b04      	ldr	r3, [pc, #16]	; (400f48 <SysTick_Handler+0x28>)
  400f36:	4798      	blx	r3
  400f38:	bd08      	pop	{r3, pc}
  400f3a:	bf00      	nop
  400f3c:	e000ed04 	.word	0xe000ed04
  400f40:	00400e85 	.word	0x00400e85
  400f44:	004019ed 	.word	0x004019ed
  400f48:	00400ead 	.word	0x00400ead

00400f4c <vPortSetupTimerInterrupt>:
 */
__attribute__((weak)) void vPortSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG
		= (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  400f4c:	4a03      	ldr	r2, [pc, #12]	; (400f5c <vPortSetupTimerInterrupt+0x10>)
  400f4e:	4b04      	ldr	r3, [pc, #16]	; (400f60 <vPortSetupTimerInterrupt+0x14>)
  400f50:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT |
  400f52:	2207      	movs	r2, #7
  400f54:	3b04      	subs	r3, #4
  400f56:	601a      	str	r2, [r3, #0]
  400f58:	4770      	bx	lr
  400f5a:	bf00      	nop
  400f5c:	0001d4bb 	.word	0x0001d4bb
  400f60:	e000e014 	.word	0xe000e014

00400f64 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  400f64:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	* See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400f66:	4b0c      	ldr	r3, [pc, #48]	; (400f98 <xPortStartScheduler+0x34>)
  400f68:	681a      	ldr	r2, [r3, #0]
  400f6a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  400f6e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400f70:	681a      	ldr	r2, [r3, #0]
  400f72:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  400f76:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	* here already. */
	vPortSetupTimerInterrupt();
  400f78:	4b08      	ldr	r3, [pc, #32]	; (400f9c <xPortStartScheduler+0x38>)
  400f7a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  400f7c:	2400      	movs	r4, #0
  400f7e:	4b08      	ldr	r3, [pc, #32]	; (400fa0 <xPortStartScheduler+0x3c>)
  400f80:	601c      	str	r4, [r3, #0]

#if defined (__VFP_FP__) && !defined(__SOFTFP__)
	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  400f82:	4b08      	ldr	r3, [pc, #32]	; (400fa4 <xPortStartScheduler+0x40>)
  400f84:	4798      	blx	r3
#endif

	/* Lazy save always. */
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
  400f86:	4a08      	ldr	r2, [pc, #32]	; (400fa8 <xPortStartScheduler+0x44>)
  400f88:	6813      	ldr	r3, [r2, #0]
  400f8a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400f8e:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  400f90:	4b06      	ldr	r3, [pc, #24]	; (400fac <xPortStartScheduler+0x48>)
  400f92:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  400f94:	4620      	mov	r0, r4
  400f96:	bd10      	pop	{r4, pc}
  400f98:	e000ed20 	.word	0xe000ed20
  400f9c:	00400f4d 	.word	0x00400f4d
  400fa0:	20000014 	.word	0x20000014
  400fa4:	00400e21 	.word	0x00400e21
  400fa8:	e000ef34 	.word	0xe000ef34
  400fac:	00400e0d 	.word	0x00400e0d

00400fb0 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  400fb0:	4a13      	ldr	r2, [pc, #76]	; (401000 <prvInsertBlockIntoFreeList+0x50>)
  400fb2:	e000      	b.n	400fb6 <prvInsertBlockIntoFreeList+0x6>
  400fb4:	461a      	mov	r2, r3
  400fb6:	6813      	ldr	r3, [r2, #0]
  400fb8:	4283      	cmp	r3, r0
  400fba:	d3fb      	bcc.n	400fb4 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  400fbc:	b430      	push	{r4, r5}
  400fbe:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  400fc0:	6854      	ldr	r4, [r2, #4]
  400fc2:	1915      	adds	r5, r2, r4
  400fc4:	4285      	cmp	r5, r0
  400fc6:	d103      	bne.n	400fd0 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  400fc8:	6868      	ldr	r0, [r5, #4]
  400fca:	4404      	add	r4, r0
  400fcc:	6054      	str	r4, [r2, #4]
  400fce:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  400fd0:	6842      	ldr	r2, [r0, #4]
  400fd2:	1884      	adds	r4, r0, r2
  400fd4:	429c      	cmp	r4, r3
  400fd6:	d10c      	bne.n	400ff2 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  400fd8:	4b0a      	ldr	r3, [pc, #40]	; (401004 <prvInsertBlockIntoFreeList+0x54>)
  400fda:	681b      	ldr	r3, [r3, #0]
  400fdc:	429c      	cmp	r4, r3
  400fde:	d006      	beq.n	400fee <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  400fe0:	6863      	ldr	r3, [r4, #4]
  400fe2:	441a      	add	r2, r3
  400fe4:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  400fe6:	680b      	ldr	r3, [r1, #0]
  400fe8:	681b      	ldr	r3, [r3, #0]
  400fea:	6003      	str	r3, [r0, #0]
  400fec:	e002      	b.n	400ff4 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  400fee:	6004      	str	r4, [r0, #0]
  400ff0:	e000      	b.n	400ff4 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  400ff2:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  400ff4:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  400ff6:	bf18      	it	ne
  400ff8:	6008      	strne	r0, [r1, #0]
	}
}
  400ffa:	bc30      	pop	{r4, r5}
  400ffc:	4770      	bx	lr
  400ffe:	bf00      	nop
  401000:	20018934 	.word	0x20018934
  401004:	20018930 	.word	0x20018930

00401008 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401008:	b538      	push	{r3, r4, r5, lr}
  40100a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  40100c:	4b2c      	ldr	r3, [pc, #176]	; (4010c0 <pvPortMalloc+0xb8>)
  40100e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  401010:	4b2c      	ldr	r3, [pc, #176]	; (4010c4 <pvPortMalloc+0xbc>)
  401012:	681b      	ldr	r3, [r3, #0]
  401014:	b9ab      	cbnz	r3, 401042 <pvPortMalloc+0x3a>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  401016:	4a2c      	ldr	r2, [pc, #176]	; (4010c8 <pvPortMalloc+0xc0>)
  401018:	4b2c      	ldr	r3, [pc, #176]	; (4010cc <pvPortMalloc+0xc4>)
  40101a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  40101c:	2100      	movs	r1, #0
  40101e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  401020:	f503 32bf 	add.w	r2, r3, #97792	; 0x17e00
  401024:	f502 70f8 	add.w	r0, r2, #496	; 0x1f0
  401028:	4d26      	ldr	r5, [pc, #152]	; (4010c4 <pvPortMalloc+0xbc>)
  40102a:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  40102c:	f8c2 11f4 	str.w	r1, [r2, #500]	; 0x1f4
	pxEnd->pxNextFreeBlock = NULL;
  401030:	f8c2 11f0 	str.w	r1, [r2, #496]	; 0x1f0

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  401034:	4a26      	ldr	r2, [pc, #152]	; (4010d0 <pvPortMalloc+0xc8>)
  401036:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  401038:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  40103a:	4a26      	ldr	r2, [pc, #152]	; (4010d4 <pvPortMalloc+0xcc>)
  40103c:	6813      	ldr	r3, [r2, #0]
  40103e:	3b10      	subs	r3, #16
  401040:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  401042:	2c00      	cmp	r4, #0
  401044:	d036      	beq.n	4010b4 <pvPortMalloc+0xac>
		{
			xWantedSize += heapSTRUCT_SIZE;
  401046:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40104a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40104e:	bf1c      	itt	ne
  401050:	f022 0207 	bicne.w	r2, r2, #7
  401054:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  401056:	1e51      	subs	r1, r2, #1
  401058:	4b1f      	ldr	r3, [pc, #124]	; (4010d8 <pvPortMalloc+0xd0>)
  40105a:	4299      	cmp	r1, r3
  40105c:	d827      	bhi.n	4010ae <pvPortMalloc+0xa6>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  40105e:	491a      	ldr	r1, [pc, #104]	; (4010c8 <pvPortMalloc+0xc0>)
  401060:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401062:	e001      	b.n	401068 <pvPortMalloc+0x60>
  401064:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  401066:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401068:	6863      	ldr	r3, [r4, #4]
  40106a:	429a      	cmp	r2, r3
  40106c:	d902      	bls.n	401074 <pvPortMalloc+0x6c>
  40106e:	6823      	ldr	r3, [r4, #0]
  401070:	2b00      	cmp	r3, #0
  401072:	d1f7      	bne.n	401064 <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  401074:	4b13      	ldr	r3, [pc, #76]	; (4010c4 <pvPortMalloc+0xbc>)
  401076:	681b      	ldr	r3, [r3, #0]
  401078:	429c      	cmp	r4, r3
  40107a:	d018      	beq.n	4010ae <pvPortMalloc+0xa6>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  40107c:	680d      	ldr	r5, [r1, #0]
  40107e:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  401080:	6823      	ldr	r3, [r4, #0]
  401082:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  401084:	6863      	ldr	r3, [r4, #4]
  401086:	1a9b      	subs	r3, r3, r2
  401088:	2b20      	cmp	r3, #32
  40108a:	d904      	bls.n	401096 <pvPortMalloc+0x8e>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  40108c:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  40108e:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  401090:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  401092:	4b12      	ldr	r3, [pc, #72]	; (4010dc <pvPortMalloc+0xd4>)
  401094:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  401096:	4a0f      	ldr	r2, [pc, #60]	; (4010d4 <pvPortMalloc+0xcc>)
  401098:	6813      	ldr	r3, [r2, #0]
  40109a:	6861      	ldr	r1, [r4, #4]
  40109c:	1a5b      	subs	r3, r3, r1
  40109e:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  4010a0:	4b0f      	ldr	r3, [pc, #60]	; (4010e0 <pvPortMalloc+0xd8>)
  4010a2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4010a4:	b94d      	cbnz	r5, 4010ba <pvPortMalloc+0xb2>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  4010a6:	4b0f      	ldr	r3, [pc, #60]	; (4010e4 <pvPortMalloc+0xdc>)
  4010a8:	4798      	blx	r3
  4010aa:	2500      	movs	r5, #0
  4010ac:	e005      	b.n	4010ba <pvPortMalloc+0xb2>

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  4010ae:	4b0c      	ldr	r3, [pc, #48]	; (4010e0 <pvPortMalloc+0xd8>)
  4010b0:	4798      	blx	r3
  4010b2:	e7f8      	b.n	4010a6 <pvPortMalloc+0x9e>
  4010b4:	4b0a      	ldr	r3, [pc, #40]	; (4010e0 <pvPortMalloc+0xd8>)
  4010b6:	4798      	blx	r3
  4010b8:	e7f5      	b.n	4010a6 <pvPortMalloc+0x9e>
		}
	}
	#endif

	return pvReturn;
}
  4010ba:	4628      	mov	r0, r5
  4010bc:	bd38      	pop	{r3, r4, r5, pc}
  4010be:	bf00      	nop
  4010c0:	00401975 	.word	0x00401975
  4010c4:	20018930 	.word	0x20018930
  4010c8:	20018934 	.word	0x20018934
  4010cc:	20000930 	.word	0x20000930
  4010d0:	00017ff0 	.word	0x00017ff0
  4010d4:	20000018 	.word	0x20000018
  4010d8:	00017ffe 	.word	0x00017ffe
  4010dc:	00400fb1 	.word	0x00400fb1
  4010e0:	00401b19 	.word	0x00401b19
  4010e4:	00404189 	.word	0x00404189

004010e8 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  4010e8:	b180      	cbz	r0, 40110c <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4010ea:	b510      	push	{r4, lr}
  4010ec:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  4010ee:	4b08      	ldr	r3, [pc, #32]	; (401110 <vPortFree+0x28>)
  4010f0:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  4010f2:	4a08      	ldr	r2, [pc, #32]	; (401114 <vPortFree+0x2c>)
  4010f4:	6811      	ldr	r1, [r2, #0]
  4010f6:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4010fa:	440b      	add	r3, r1
  4010fc:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  4010fe:	f1a4 0010 	sub.w	r0, r4, #16
  401102:	4b05      	ldr	r3, [pc, #20]	; (401118 <vPortFree+0x30>)
  401104:	4798      	blx	r3
		}
		xTaskResumeAll();
  401106:	4b05      	ldr	r3, [pc, #20]	; (40111c <vPortFree+0x34>)
  401108:	4798      	blx	r3
  40110a:	bd10      	pop	{r4, pc}
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop
  401110:	00401975 	.word	0x00401975
  401114:	20000018 	.word	0x20000018
  401118:	00400fb1 	.word	0x00400fb1
  40111c:	00401b19 	.word	0x00401b19

00401120 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  401120:	b510      	push	{r4, lr}
  401122:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  401124:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401126:	b93b      	cbnz	r3, 401138 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401128:	6803      	ldr	r3, [r0, #0]
  40112a:	bb1b      	cbnz	r3, 401174 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40112c:	6840      	ldr	r0, [r0, #4]
  40112e:	4b13      	ldr	r3, [pc, #76]	; (40117c <prvCopyDataToQueue+0x5c>)
  401130:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401132:	2300      	movs	r3, #0
  401134:	6063      	str	r3, [r4, #4]
  401136:	e01d      	b.n	401174 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  401138:	b96a      	cbnz	r2, 401156 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40113a:	6880      	ldr	r0, [r0, #8]
  40113c:	461a      	mov	r2, r3
  40113e:	4b10      	ldr	r3, [pc, #64]	; (401180 <prvCopyDataToQueue+0x60>)
  401140:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401142:	68a2      	ldr	r2, [r4, #8]
  401144:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401146:	4413      	add	r3, r2
  401148:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40114a:	6862      	ldr	r2, [r4, #4]
  40114c:	4293      	cmp	r3, r2
  40114e:	d311      	bcc.n	401174 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401150:	6823      	ldr	r3, [r4, #0]
  401152:	60a3      	str	r3, [r4, #8]
  401154:	e00e      	b.n	401174 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401156:	68c0      	ldr	r0, [r0, #12]
  401158:	461a      	mov	r2, r3
  40115a:	4b09      	ldr	r3, [pc, #36]	; (401180 <prvCopyDataToQueue+0x60>)
  40115c:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  40115e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401160:	425b      	negs	r3, r3
  401162:	68e2      	ldr	r2, [r4, #12]
  401164:	441a      	add	r2, r3
  401166:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  401168:	6821      	ldr	r1, [r4, #0]
  40116a:	428a      	cmp	r2, r1
  40116c:	d202      	bcs.n	401174 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40116e:	6862      	ldr	r2, [r4, #4]
  401170:	4413      	add	r3, r2
  401172:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401174:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401176:	3301      	adds	r3, #1
  401178:	63a3      	str	r3, [r4, #56]	; 0x38
  40117a:	bd10      	pop	{r4, pc}
  40117c:	00402095 	.word	0x00402095
  401180:	004043fd 	.word	0x004043fd

00401184 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  401184:	b538      	push	{r3, r4, r5, lr}
  401186:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  401188:	6800      	ldr	r0, [r0, #0]
  40118a:	b158      	cbz	r0, 4011a4 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  40118c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  40118e:	68dc      	ldr	r4, [r3, #12]
  401190:	4414      	add	r4, r2
  401192:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  401194:	685d      	ldr	r5, [r3, #4]
  401196:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  401198:	bf28      	it	cs
  40119a:	60d8      	strcs	r0, [r3, #12]
  40119c:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  40119e:	68d9      	ldr	r1, [r3, #12]
  4011a0:	4b01      	ldr	r3, [pc, #4]	; (4011a8 <prvCopyDataFromQueue+0x24>)
  4011a2:	4798      	blx	r3
  4011a4:	bd38      	pop	{r3, r4, r5, pc}
  4011a6:	bf00      	nop
  4011a8:	004043fd 	.word	0x004043fd

004011ac <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4011ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011ae:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4011b0:	4b1e      	ldr	r3, [pc, #120]	; (40122c <prvUnlockQueue+0x80>)
  4011b2:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4011b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011b6:	2b00      	cmp	r3, #0
  4011b8:	dd13      	ble.n	4011e2 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4011ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4011bc:	b91b      	cbnz	r3, 4011c6 <prvUnlockQueue+0x1a>
  4011be:	e010      	b.n	4011e2 <prvUnlockQueue+0x36>
  4011c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4011c2:	b923      	cbnz	r3, 4011ce <prvUnlockQueue+0x22>
  4011c4:	e00d      	b.n	4011e2 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4011c6:	f104 0624 	add.w	r6, r4, #36	; 0x24
  4011ca:	4d19      	ldr	r5, [pc, #100]	; (401230 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4011cc:	4f19      	ldr	r7, [pc, #100]	; (401234 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4011ce:	4630      	mov	r0, r6
  4011d0:	47a8      	blx	r5
  4011d2:	b100      	cbz	r0, 4011d6 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4011d4:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  4011d6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011d8:	3b01      	subs	r3, #1
  4011da:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4011dc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011de:	2b00      	cmp	r3, #0
  4011e0:	dcee      	bgt.n	4011c0 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4011e2:	f04f 33ff 	mov.w	r3, #4294967295
  4011e6:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4011e8:	4b13      	ldr	r3, [pc, #76]	; (401238 <prvUnlockQueue+0x8c>)
  4011ea:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4011ec:	4b0f      	ldr	r3, [pc, #60]	; (40122c <prvUnlockQueue+0x80>)
  4011ee:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4011f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4011f2:	2b00      	cmp	r3, #0
  4011f4:	dd13      	ble.n	40121e <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4011f6:	6923      	ldr	r3, [r4, #16]
  4011f8:	b91b      	cbnz	r3, 401202 <prvUnlockQueue+0x56>
  4011fa:	e010      	b.n	40121e <prvUnlockQueue+0x72>
  4011fc:	6923      	ldr	r3, [r4, #16]
  4011fe:	b923      	cbnz	r3, 40120a <prvUnlockQueue+0x5e>
  401200:	e00d      	b.n	40121e <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401202:	f104 0610 	add.w	r6, r4, #16
  401206:	4d0a      	ldr	r5, [pc, #40]	; (401230 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  401208:	4f0a      	ldr	r7, [pc, #40]	; (401234 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40120a:	4630      	mov	r0, r6
  40120c:	47a8      	blx	r5
  40120e:	b100      	cbz	r0, 401212 <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  401210:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  401212:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401214:	3b01      	subs	r3, #1
  401216:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401218:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40121a:	2b00      	cmp	r3, #0
  40121c:	dcee      	bgt.n	4011fc <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40121e:	f04f 33ff 	mov.w	r3, #4294967295
  401222:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  401224:	4b04      	ldr	r3, [pc, #16]	; (401238 <prvUnlockQueue+0x8c>)
  401226:	4798      	blx	r3
  401228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40122a:	bf00      	nop
  40122c:	00400e95 	.word	0x00400e95
  401230:	00401e7d 	.word	0x00401e7d
  401234:	00401fc1 	.word	0x00401fc1
  401238:	00400eb5 	.word	0x00400eb5

0040123c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  40123c:	b538      	push	{r3, r4, r5, lr}
  40123e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
  401240:	4604      	mov	r4, r0
  401242:	b920      	cbnz	r0, 40124e <xQueueGenericReset+0x12>
  401244:	4817      	ldr	r0, [pc, #92]	; (4012a4 <xQueueGenericReset+0x68>)
  401246:	f44f 718f 	mov.w	r1, #286	; 0x11e
  40124a:	4b17      	ldr	r3, [pc, #92]	; (4012a8 <xQueueGenericReset+0x6c>)
  40124c:	4798      	blx	r3

	taskENTER_CRITICAL();
  40124e:	4b17      	ldr	r3, [pc, #92]	; (4012ac <xQueueGenericReset+0x70>)
  401250:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401252:	6822      	ldr	r2, [r4, #0]
  401254:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401256:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401258:	fb03 f301 	mul.w	r3, r3, r1
  40125c:	18d0      	adds	r0, r2, r3
  40125e:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  401260:	2000      	movs	r0, #0
  401262:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401264:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  401266:	1a5b      	subs	r3, r3, r1
  401268:	4413      	add	r3, r2
  40126a:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40126c:	f04f 33ff 	mov.w	r3, #4294967295
  401270:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401272:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  401274:	b955      	cbnz	r5, 40128c <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401276:	6923      	ldr	r3, [r4, #16]
  401278:	b17b      	cbz	r3, 40129a <xQueueGenericReset+0x5e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40127a:	f104 0010 	add.w	r0, r4, #16
  40127e:	4b0c      	ldr	r3, [pc, #48]	; (4012b0 <xQueueGenericReset+0x74>)
  401280:	4798      	blx	r3
  401282:	2801      	cmp	r0, #1
  401284:	d109      	bne.n	40129a <xQueueGenericReset+0x5e>
				{
					portYIELD_WITHIN_API();
  401286:	4b0b      	ldr	r3, [pc, #44]	; (4012b4 <xQueueGenericReset+0x78>)
  401288:	4798      	blx	r3
  40128a:	e006      	b.n	40129a <xQueueGenericReset+0x5e>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  40128c:	f104 0010 	add.w	r0, r4, #16
  401290:	4d09      	ldr	r5, [pc, #36]	; (4012b8 <xQueueGenericReset+0x7c>)
  401292:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401294:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401298:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  40129a:	4b08      	ldr	r3, [pc, #32]	; (4012bc <xQueueGenericReset+0x80>)
  40129c:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  40129e:	2001      	movs	r0, #1
  4012a0:	bd38      	pop	{r3, r4, r5, pc}
  4012a2:	bf00      	nop
  4012a4:	00407414 	.word	0x00407414
  4012a8:	00404269 	.word	0x00404269
  4012ac:	00400e95 	.word	0x00400e95
  4012b0:	00401e7d 	.word	0x00401e7d
  4012b4:	00400e75 	.word	0x00400e75
  4012b8:	00400d6d 	.word	0x00400d6d
  4012bc:	00400eb5 	.word	0x00400eb5

004012c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4012c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4012c2:	b1d0      	cbz	r0, 4012fa <xQueueGenericCreate+0x3a>
  4012c4:	460d      	mov	r5, r1
  4012c6:	4617      	mov	r7, r2
  4012c8:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4012ca:	2050      	movs	r0, #80	; 0x50
  4012cc:	4b0f      	ldr	r3, [pc, #60]	; (40130c <xQueueGenericCreate+0x4c>)
  4012ce:	4798      	blx	r3
		if( pxNewQueue != NULL )
  4012d0:	4604      	mov	r4, r0
  4012d2:	b190      	cbz	r0, 4012fa <xQueueGenericCreate+0x3a>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4012d4:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4012d8:	3001      	adds	r0, #1
  4012da:	4b0c      	ldr	r3, [pc, #48]	; (40130c <xQueueGenericCreate+0x4c>)
  4012dc:	4798      	blx	r3
  4012de:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  4012e0:	b140      	cbz	r0, 4012f4 <xQueueGenericCreate+0x34>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4012e2:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4012e4:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4012e6:	4620      	mov	r0, r4
  4012e8:	2101      	movs	r1, #1
  4012ea:	4b09      	ldr	r3, [pc, #36]	; (401310 <xQueueGenericCreate+0x50>)
  4012ec:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  4012ee:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
  4012f2:	e008      	b.n	401306 <xQueueGenericCreate+0x46>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4012f4:	4620      	mov	r0, r4
  4012f6:	4b07      	ldr	r3, [pc, #28]	; (401314 <xQueueGenericCreate+0x54>)
  4012f8:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  4012fa:	4807      	ldr	r0, [pc, #28]	; (401318 <xQueueGenericCreate+0x58>)
  4012fc:	f44f 71ba 	mov.w	r1, #372	; 0x174
  401300:	4b06      	ldr	r3, [pc, #24]	; (40131c <xQueueGenericCreate+0x5c>)
  401302:	4798      	blx	r3
  401304:	2400      	movs	r4, #0

	return xReturn;
}
  401306:	4620      	mov	r0, r4
  401308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40130a:	bf00      	nop
  40130c:	00401009 	.word	0x00401009
  401310:	0040123d 	.word	0x0040123d
  401314:	004010e9 	.word	0x004010e9
  401318:	00407414 	.word	0x00407414
  40131c:	00404269 	.word	0x00404269

00401320 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  401320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401324:	b085      	sub	sp, #20
  401326:	468b      	mov	fp, r1
  401328:	9201      	str	r2, [sp, #4]
  40132a:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  40132c:	4604      	mov	r4, r0
  40132e:	b920      	cbnz	r0, 40133a <xQueueGenericSend+0x1a>
  401330:	483a      	ldr	r0, [pc, #232]	; (40141c <xQueueGenericSend+0xfc>)
  401332:	f240 214b 	movw	r1, #587	; 0x24b
  401336:	4b3a      	ldr	r3, [pc, #232]	; (401420 <xQueueGenericSend+0x100>)
  401338:	4798      	blx	r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40133a:	f1bb 0f00 	cmp.w	fp, #0
  40133e:	d106      	bne.n	40134e <xQueueGenericSend+0x2e>
  401340:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401342:	b123      	cbz	r3, 40134e <xQueueGenericSend+0x2e>
  401344:	4835      	ldr	r0, [pc, #212]	; (40141c <xQueueGenericSend+0xfc>)
  401346:	f44f 7113 	mov.w	r1, #588	; 0x24c
  40134a:	4b35      	ldr	r3, [pc, #212]	; (401420 <xQueueGenericSend+0x100>)
  40134c:	4798      	blx	r3

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  40134e:	f04f 0900 	mov.w	r9, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401352:	4d34      	ldr	r5, [pc, #208]	; (401424 <xQueueGenericSend+0x104>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401354:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 40144c <xQueueGenericSend+0x12c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  401358:	4e33      	ldr	r6, [pc, #204]	; (401428 <xQueueGenericSend+0x108>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  40135a:	47a8      	blx	r5
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40135c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40135e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401360:	429a      	cmp	r2, r3
  401362:	d212      	bcs.n	40138a <xQueueGenericSend+0x6a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401364:	4620      	mov	r0, r4
  401366:	4659      	mov	r1, fp
  401368:	9a00      	ldr	r2, [sp, #0]
  40136a:	4b30      	ldr	r3, [pc, #192]	; (40142c <xQueueGenericSend+0x10c>)
  40136c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40136e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401370:	b13b      	cbz	r3, 401382 <xQueueGenericSend+0x62>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401372:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401376:	4b2e      	ldr	r3, [pc, #184]	; (401430 <xQueueGenericSend+0x110>)
  401378:	4798      	blx	r3
  40137a:	2801      	cmp	r0, #1
  40137c:	d101      	bne.n	401382 <xQueueGenericSend+0x62>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  40137e:	4b2d      	ldr	r3, [pc, #180]	; (401434 <xQueueGenericSend+0x114>)
  401380:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  401382:	4b29      	ldr	r3, [pc, #164]	; (401428 <xQueueGenericSend+0x108>)
  401384:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  401386:	2001      	movs	r0, #1
  401388:	e044      	b.n	401414 <xQueueGenericSend+0xf4>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40138a:	9b01      	ldr	r3, [sp, #4]
  40138c:	b91b      	cbnz	r3, 401396 <xQueueGenericSend+0x76>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40138e:	4b26      	ldr	r3, [pc, #152]	; (401428 <xQueueGenericSend+0x108>)
  401390:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  401392:	2000      	movs	r0, #0
  401394:	e03e      	b.n	401414 <xQueueGenericSend+0xf4>
				}
				else if( xEntryTimeSet == pdFALSE )
  401396:	f1b9 0f00 	cmp.w	r9, #0
  40139a:	d103      	bne.n	4013a4 <xQueueGenericSend+0x84>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40139c:	a802      	add	r0, sp, #8
  40139e:	47d0      	blx	sl
					xEntryTimeSet = pdTRUE;
  4013a0:	f04f 0901 	mov.w	r9, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  4013a4:	47b0      	blx	r6

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4013a6:	4b24      	ldr	r3, [pc, #144]	; (401438 <xQueueGenericSend+0x118>)
  4013a8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4013aa:	47a8      	blx	r5
  4013ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4013ae:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013b2:	bf04      	itt	eq
  4013b4:	2300      	moveq	r3, #0
  4013b6:	6463      	streq	r3, [r4, #68]	; 0x44
  4013b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4013ba:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013be:	bf04      	itt	eq
  4013c0:	2300      	moveq	r3, #0
  4013c2:	64a3      	streq	r3, [r4, #72]	; 0x48
  4013c4:	47b0      	blx	r6

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4013c6:	a802      	add	r0, sp, #8
  4013c8:	a901      	add	r1, sp, #4
  4013ca:	4b1c      	ldr	r3, [pc, #112]	; (40143c <xQueueGenericSend+0x11c>)
  4013cc:	4798      	blx	r3
  4013ce:	b9d8      	cbnz	r0, 401408 <xQueueGenericSend+0xe8>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4013d0:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  4013d2:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
  4013d6:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4013d8:	47b0      	blx	r6
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4013da:	45b8      	cmp	r8, r7
  4013dc:	d10e      	bne.n	4013fc <xQueueGenericSend+0xdc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4013de:	f104 0010 	add.w	r0, r4, #16
  4013e2:	9901      	ldr	r1, [sp, #4]
  4013e4:	4b16      	ldr	r3, [pc, #88]	; (401440 <xQueueGenericSend+0x120>)
  4013e6:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4013e8:	4620      	mov	r0, r4
  4013ea:	4b16      	ldr	r3, [pc, #88]	; (401444 <xQueueGenericSend+0x124>)
  4013ec:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4013ee:	4b16      	ldr	r3, [pc, #88]	; (401448 <xQueueGenericSend+0x128>)
  4013f0:	4798      	blx	r3
  4013f2:	2800      	cmp	r0, #0
  4013f4:	d1b1      	bne.n	40135a <xQueueGenericSend+0x3a>
				{
					portYIELD_WITHIN_API();
  4013f6:	4b0f      	ldr	r3, [pc, #60]	; (401434 <xQueueGenericSend+0x114>)
  4013f8:	4798      	blx	r3
  4013fa:	e7ae      	b.n	40135a <xQueueGenericSend+0x3a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4013fc:	4620      	mov	r0, r4
  4013fe:	4b11      	ldr	r3, [pc, #68]	; (401444 <xQueueGenericSend+0x124>)
  401400:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401402:	4b11      	ldr	r3, [pc, #68]	; (401448 <xQueueGenericSend+0x128>)
  401404:	4798      	blx	r3
  401406:	e7a8      	b.n	40135a <xQueueGenericSend+0x3a>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  401408:	4620      	mov	r0, r4
  40140a:	4b0e      	ldr	r3, [pc, #56]	; (401444 <xQueueGenericSend+0x124>)
  40140c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40140e:	4b0e      	ldr	r3, [pc, #56]	; (401448 <xQueueGenericSend+0x128>)
  401410:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  401412:	2000      	movs	r0, #0
		}
	}
}
  401414:	b005      	add	sp, #20
  401416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40141a:	bf00      	nop
  40141c:	00407414 	.word	0x00407414
  401420:	00404269 	.word	0x00404269
  401424:	00400e95 	.word	0x00400e95
  401428:	00400eb5 	.word	0x00400eb5
  40142c:	00401121 	.word	0x00401121
  401430:	00401e7d 	.word	0x00401e7d
  401434:	00400e75 	.word	0x00400e75
  401438:	00401975 	.word	0x00401975
  40143c:	00401f35 	.word	0x00401f35
  401440:	00401d91 	.word	0x00401d91
  401444:	004011ad 	.word	0x004011ad
  401448:	00401b19 	.word	0x00401b19
  40144c:	00401f05 	.word	0x00401f05

00401450 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  401450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401454:	460d      	mov	r5, r1
  401456:	4617      	mov	r7, r2
  401458:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  40145a:	4604      	mov	r4, r0
  40145c:	b920      	cbnz	r0, 401468 <xQueueGenericSendFromISR+0x18>
  40145e:	481d      	ldr	r0, [pc, #116]	; (4014d4 <xQueueGenericSendFromISR+0x84>)
  401460:	f240 3192 	movw	r1, #914	; 0x392
  401464:	4b1c      	ldr	r3, [pc, #112]	; (4014d8 <xQueueGenericSendFromISR+0x88>)
  401466:	4798      	blx	r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401468:	b935      	cbnz	r5, 401478 <xQueueGenericSendFromISR+0x28>
  40146a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40146c:	b123      	cbz	r3, 401478 <xQueueGenericSendFromISR+0x28>
  40146e:	4819      	ldr	r0, [pc, #100]	; (4014d4 <xQueueGenericSendFromISR+0x84>)
  401470:	f240 3193 	movw	r1, #915	; 0x393
  401474:	4b18      	ldr	r3, [pc, #96]	; (4014d8 <xQueueGenericSendFromISR+0x88>)
  401476:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  401478:	4b18      	ldr	r3, [pc, #96]	; (4014dc <xQueueGenericSendFromISR+0x8c>)
  40147a:	4798      	blx	r3
  40147c:	4606      	mov	r6, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40147e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401480:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401482:	429a      	cmp	r2, r3
  401484:	d218      	bcs.n	4014b8 <xQueueGenericSendFromISR+0x68>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401486:	4620      	mov	r0, r4
  401488:	4629      	mov	r1, r5
  40148a:	4642      	mov	r2, r8
  40148c:	4b14      	ldr	r3, [pc, #80]	; (4014e0 <xQueueGenericSendFromISR+0x90>)
  40148e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  401490:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401492:	f1b3 3fff 	cmp.w	r3, #4294967295
  401496:	d10a      	bne.n	4014ae <xQueueGenericSendFromISR+0x5e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401498:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40149a:	b17b      	cbz	r3, 4014bc <xQueueGenericSendFromISR+0x6c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40149c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4014a0:	4b10      	ldr	r3, [pc, #64]	; (4014e4 <xQueueGenericSendFromISR+0x94>)
  4014a2:	4798      	blx	r3
  4014a4:	b160      	cbz	r0, 4014c0 <xQueueGenericSendFromISR+0x70>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  4014a6:	b16f      	cbz	r7, 4014c4 <xQueueGenericSendFromISR+0x74>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  4014a8:	2401      	movs	r4, #1
  4014aa:	603c      	str	r4, [r7, #0]
  4014ac:	e00b      	b.n	4014c6 <xQueueGenericSendFromISR+0x76>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4014ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014b0:	3301      	adds	r3, #1
  4014b2:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  4014b4:	2401      	movs	r4, #1
  4014b6:	e006      	b.n	4014c6 <xQueueGenericSendFromISR+0x76>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  4014b8:	2400      	movs	r4, #0
  4014ba:	e004      	b.n	4014c6 <xQueueGenericSendFromISR+0x76>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  4014bc:	2401      	movs	r4, #1
  4014be:	e002      	b.n	4014c6 <xQueueGenericSendFromISR+0x76>
  4014c0:	2401      	movs	r4, #1
  4014c2:	e000      	b.n	4014c6 <xQueueGenericSendFromISR+0x76>
  4014c4:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4014c6:	4630      	mov	r0, r6
  4014c8:	4b07      	ldr	r3, [pc, #28]	; (4014e8 <xQueueGenericSendFromISR+0x98>)
  4014ca:	4798      	blx	r3

	return xReturn;
}
  4014cc:	4620      	mov	r0, r4
  4014ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014d2:	bf00      	nop
  4014d4:	00407414 	.word	0x00407414
  4014d8:	00404269 	.word	0x00404269
  4014dc:	00400e85 	.word	0x00400e85
  4014e0:	00401121 	.word	0x00401121
  4014e4:	00401e7d 	.word	0x00401e7d
  4014e8:	00400ead 	.word	0x00400ead

004014ec <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  4014ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4014f0:	b085      	sub	sp, #20
  4014f2:	4689      	mov	r9, r1
  4014f4:	9201      	str	r2, [sp, #4]
  4014f6:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  4014f8:	4604      	mov	r4, r0
  4014fa:	b920      	cbnz	r0, 401506 <xQueueGenericReceive+0x1a>
  4014fc:	4845      	ldr	r0, [pc, #276]	; (401614 <xQueueGenericReceive+0x128>)
  4014fe:	f240 31ce 	movw	r1, #974	; 0x3ce
  401502:	4b45      	ldr	r3, [pc, #276]	; (401618 <xQueueGenericReceive+0x12c>)
  401504:	4798      	blx	r3
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401506:	f1b9 0f00 	cmp.w	r9, #0
  40150a:	d106      	bne.n	40151a <xQueueGenericReceive+0x2e>
  40150c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40150e:	b123      	cbz	r3, 40151a <xQueueGenericReceive+0x2e>
  401510:	4840      	ldr	r0, [pc, #256]	; (401614 <xQueueGenericReceive+0x128>)
  401512:	f240 31cf 	movw	r1, #975	; 0x3cf
  401516:	4b40      	ldr	r3, [pc, #256]	; (401618 <xQueueGenericReceive+0x12c>)
  401518:	4798      	blx	r3
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  40151a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40151c:	4d3f      	ldr	r5, [pc, #252]	; (40161c <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40151e:	f8df 812c 	ldr.w	r8, [pc, #300]	; 40164c <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  401522:	4e3f      	ldr	r6, [pc, #252]	; (401620 <xQueueGenericReceive+0x134>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  401524:	47a8      	blx	r5
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  401526:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401528:	b343      	cbz	r3, 40157c <xQueueGenericReceive+0x90>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  40152a:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40152c:	4620      	mov	r0, r4
  40152e:	4649      	mov	r1, r9
  401530:	4b3c      	ldr	r3, [pc, #240]	; (401624 <xQueueGenericReceive+0x138>)
  401532:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  401534:	f1ba 0f00 	cmp.w	sl, #0
  401538:	d112      	bne.n	401560 <xQueueGenericReceive+0x74>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  40153a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40153c:	3b01      	subs	r3, #1
  40153e:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401540:	6823      	ldr	r3, [r4, #0]
  401542:	b913      	cbnz	r3, 40154a <xQueueGenericReceive+0x5e>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  401544:	4b38      	ldr	r3, [pc, #224]	; (401628 <xQueueGenericReceive+0x13c>)
  401546:	4798      	blx	r3
  401548:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40154a:	6923      	ldr	r3, [r4, #16]
  40154c:	b193      	cbz	r3, 401574 <xQueueGenericReceive+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40154e:	f104 0010 	add.w	r0, r4, #16
  401552:	4b36      	ldr	r3, [pc, #216]	; (40162c <xQueueGenericReceive+0x140>)
  401554:	4798      	blx	r3
  401556:	2801      	cmp	r0, #1
  401558:	d10c      	bne.n	401574 <xQueueGenericReceive+0x88>
						{
							portYIELD_WITHIN_API();
  40155a:	4b35      	ldr	r3, [pc, #212]	; (401630 <xQueueGenericReceive+0x144>)
  40155c:	4798      	blx	r3
  40155e:	e009      	b.n	401574 <xQueueGenericReceive+0x88>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  401560:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401562:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401564:	b133      	cbz	r3, 401574 <xQueueGenericReceive+0x88>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401566:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40156a:	4b30      	ldr	r3, [pc, #192]	; (40162c <xQueueGenericReceive+0x140>)
  40156c:	4798      	blx	r3
  40156e:	b108      	cbz	r0, 401574 <xQueueGenericReceive+0x88>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  401570:	4b2f      	ldr	r3, [pc, #188]	; (401630 <xQueueGenericReceive+0x144>)
  401572:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  401574:	4b2a      	ldr	r3, [pc, #168]	; (401620 <xQueueGenericReceive+0x134>)
  401576:	4798      	blx	r3
				return pdPASS;
  401578:	2001      	movs	r0, #1
  40157a:	e048      	b.n	40160e <xQueueGenericReceive+0x122>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40157c:	9b01      	ldr	r3, [sp, #4]
  40157e:	b91b      	cbnz	r3, 401588 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401580:	4b27      	ldr	r3, [pc, #156]	; (401620 <xQueueGenericReceive+0x134>)
  401582:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  401584:	2000      	movs	r0, #0
  401586:	e042      	b.n	40160e <xQueueGenericReceive+0x122>
				}
				else if( xEntryTimeSet == pdFALSE )
  401588:	b917      	cbnz	r7, 401590 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40158a:	a802      	add	r0, sp, #8
  40158c:	47c0      	blx	r8
					xEntryTimeSet = pdTRUE;
  40158e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  401590:	47b0      	blx	r6

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  401592:	4b28      	ldr	r3, [pc, #160]	; (401634 <xQueueGenericReceive+0x148>)
  401594:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401596:	47a8      	blx	r5
  401598:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40159a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40159e:	bf04      	itt	eq
  4015a0:	2300      	moveq	r3, #0
  4015a2:	6463      	streq	r3, [r4, #68]	; 0x44
  4015a4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015a6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4015aa:	bf04      	itt	eq
  4015ac:	2300      	moveq	r3, #0
  4015ae:	64a3      	streq	r3, [r4, #72]	; 0x48
  4015b0:	47b0      	blx	r6

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4015b2:	a802      	add	r0, sp, #8
  4015b4:	a901      	add	r1, sp, #4
  4015b6:	4b20      	ldr	r3, [pc, #128]	; (401638 <xQueueGenericReceive+0x14c>)
  4015b8:	4798      	blx	r3
  4015ba:	bb10      	cbnz	r0, 401602 <xQueueGenericReceive+0x116>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4015bc:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4015be:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4015c2:	47b0      	blx	r6
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4015c4:	f1bb 0f00 	cmp.w	fp, #0
  4015c8:	d115      	bne.n	4015f6 <xQueueGenericReceive+0x10a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4015ca:	6823      	ldr	r3, [r4, #0]
  4015cc:	b923      	cbnz	r3, 4015d8 <xQueueGenericReceive+0xec>
					{
						portENTER_CRITICAL();
  4015ce:	47a8      	blx	r5
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4015d0:	6860      	ldr	r0, [r4, #4]
  4015d2:	4b1a      	ldr	r3, [pc, #104]	; (40163c <xQueueGenericReceive+0x150>)
  4015d4:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  4015d6:	47b0      	blx	r6
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4015d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4015dc:	9901      	ldr	r1, [sp, #4]
  4015de:	4b18      	ldr	r3, [pc, #96]	; (401640 <xQueueGenericReceive+0x154>)
  4015e0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4015e2:	4620      	mov	r0, r4
  4015e4:	4b17      	ldr	r3, [pc, #92]	; (401644 <xQueueGenericReceive+0x158>)
  4015e6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4015e8:	4b17      	ldr	r3, [pc, #92]	; (401648 <xQueueGenericReceive+0x15c>)
  4015ea:	4798      	blx	r3
  4015ec:	2800      	cmp	r0, #0
  4015ee:	d199      	bne.n	401524 <xQueueGenericReceive+0x38>
				{
					portYIELD_WITHIN_API();
  4015f0:	4b0f      	ldr	r3, [pc, #60]	; (401630 <xQueueGenericReceive+0x144>)
  4015f2:	4798      	blx	r3
  4015f4:	e796      	b.n	401524 <xQueueGenericReceive+0x38>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4015f6:	4620      	mov	r0, r4
  4015f8:	4b12      	ldr	r3, [pc, #72]	; (401644 <xQueueGenericReceive+0x158>)
  4015fa:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4015fc:	4b12      	ldr	r3, [pc, #72]	; (401648 <xQueueGenericReceive+0x15c>)
  4015fe:	4798      	blx	r3
  401600:	e790      	b.n	401524 <xQueueGenericReceive+0x38>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  401602:	4620      	mov	r0, r4
  401604:	4b0f      	ldr	r3, [pc, #60]	; (401644 <xQueueGenericReceive+0x158>)
  401606:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401608:	4b0f      	ldr	r3, [pc, #60]	; (401648 <xQueueGenericReceive+0x15c>)
  40160a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  40160c:	2000      	movs	r0, #0
		}
	}
}
  40160e:	b005      	add	sp, #20
  401610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401614:	00407414 	.word	0x00407414
  401618:	00404269 	.word	0x00404269
  40161c:	00400e95 	.word	0x00400e95
  401620:	00400eb5 	.word	0x00400eb5
  401624:	00401185 	.word	0x00401185
  401628:	00401fcd 	.word	0x00401fcd
  40162c:	00401e7d 	.word	0x00401e7d
  401630:	00400e75 	.word	0x00400e75
  401634:	00401975 	.word	0x00401975
  401638:	00401f35 	.word	0x00401f35
  40163c:	00401ff9 	.word	0x00401ff9
  401640:	00401d91 	.word	0x00401d91
  401644:	004011ad 	.word	0x004011ad
  401648:	00401b19 	.word	0x00401b19
  40164c:	00401f05 	.word	0x00401f05

00401650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  401650:	b538      	push	{r3, r4, r5, lr}
  401652:	4604      	mov	r4, r0
  401654:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  401656:	4b0d      	ldr	r3, [pc, #52]	; (40168c <vQueueWaitForMessageRestricted+0x3c>)
  401658:	4798      	blx	r3
  40165a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40165c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401660:	bf04      	itt	eq
  401662:	2300      	moveq	r3, #0
  401664:	6463      	streq	r3, [r4, #68]	; 0x44
  401666:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401668:	f1b3 3fff 	cmp.w	r3, #4294967295
  40166c:	bf04      	itt	eq
  40166e:	2300      	moveq	r3, #0
  401670:	64a3      	streq	r3, [r4, #72]	; 0x48
  401672:	4b07      	ldr	r3, [pc, #28]	; (401690 <vQueueWaitForMessageRestricted+0x40>)
  401674:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  401676:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401678:	b923      	cbnz	r3, 401684 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40167a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40167e:	4629      	mov	r1, r5
  401680:	4b04      	ldr	r3, [pc, #16]	; (401694 <vQueueWaitForMessageRestricted+0x44>)
  401682:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  401684:	4620      	mov	r0, r4
  401686:	4b04      	ldr	r3, [pc, #16]	; (401698 <vQueueWaitForMessageRestricted+0x48>)
  401688:	4798      	blx	r3
  40168a:	bd38      	pop	{r3, r4, r5, pc}
  40168c:	00400e95 	.word	0x00400e95
  401690:	00400eb5 	.word	0x00400eb5
  401694:	00401e15 	.word	0x00401e15
  401698:	004011ad 	.word	0x004011ad

0040169c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  40169c:	b510      	push	{r4, lr}
  40169e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4016a0:	4b0e      	ldr	r3, [pc, #56]	; (4016dc <prvAddCurrentTaskToDelayedList+0x40>)
  4016a2:	681b      	ldr	r3, [r3, #0]
  4016a4:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  4016a6:	4b0e      	ldr	r3, [pc, #56]	; (4016e0 <prvAddCurrentTaskToDelayedList+0x44>)
  4016a8:	681b      	ldr	r3, [r3, #0]
  4016aa:	4298      	cmp	r0, r3
  4016ac:	d207      	bcs.n	4016be <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4016ae:	4b0d      	ldr	r3, [pc, #52]	; (4016e4 <prvAddCurrentTaskToDelayedList+0x48>)
  4016b0:	6818      	ldr	r0, [r3, #0]
  4016b2:	4b0a      	ldr	r3, [pc, #40]	; (4016dc <prvAddCurrentTaskToDelayedList+0x40>)
  4016b4:	6819      	ldr	r1, [r3, #0]
  4016b6:	3104      	adds	r1, #4
  4016b8:	4b0b      	ldr	r3, [pc, #44]	; (4016e8 <prvAddCurrentTaskToDelayedList+0x4c>)
  4016ba:	4798      	blx	r3
  4016bc:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4016be:	4b0b      	ldr	r3, [pc, #44]	; (4016ec <prvAddCurrentTaskToDelayedList+0x50>)
  4016c0:	6818      	ldr	r0, [r3, #0]
  4016c2:	4b06      	ldr	r3, [pc, #24]	; (4016dc <prvAddCurrentTaskToDelayedList+0x40>)
  4016c4:	6819      	ldr	r1, [r3, #0]
  4016c6:	3104      	adds	r1, #4
  4016c8:	4b07      	ldr	r3, [pc, #28]	; (4016e8 <prvAddCurrentTaskToDelayedList+0x4c>)
  4016ca:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  4016cc:	4b08      	ldr	r3, [pc, #32]	; (4016f0 <prvAddCurrentTaskToDelayedList+0x54>)
  4016ce:	681b      	ldr	r3, [r3, #0]
  4016d0:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  4016d2:	bf3c      	itt	cc
  4016d4:	4b06      	ldrcc	r3, [pc, #24]	; (4016f0 <prvAddCurrentTaskToDelayedList+0x54>)
  4016d6:	601c      	strcc	r4, [r3, #0]
  4016d8:	bd10      	pop	{r4, pc}
  4016da:	bf00      	nop
  4016dc:	20018ab8 	.word	0x20018ab8
  4016e0:	20018944 	.word	0x20018944
  4016e4:	20018a74 	.word	0x20018a74
  4016e8:	00400da9 	.word	0x00400da9
  4016ec:	20018a8c 	.word	0x20018a8c
  4016f0:	2000001c 	.word	0x2000001c

004016f4 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  4016f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016f8:	b083      	sub	sp, #12
  4016fa:	4688      	mov	r8, r1
  4016fc:	4615      	mov	r5, r2
  4016fe:	9301      	str	r3, [sp, #4]
  401700:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401702:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  401706:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  401708:	9000      	str	r0, [sp, #0]
  40170a:	b920      	cbnz	r0, 401716 <xTaskGenericCreate+0x22>
  40170c:	485f      	ldr	r0, [pc, #380]	; (40188c <xTaskGenericCreate+0x198>)
  40170e:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
  401712:	4b5f      	ldr	r3, [pc, #380]	; (401890 <xTaskGenericCreate+0x19c>)
  401714:	4798      	blx	r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  401716:	2f0e      	cmp	r7, #14
  401718:	d904      	bls.n	401724 <xTaskGenericCreate+0x30>
  40171a:	485c      	ldr	r0, [pc, #368]	; (40188c <xTaskGenericCreate+0x198>)
  40171c:	f240 11ef 	movw	r1, #495	; 0x1ef
  401720:	4b5b      	ldr	r3, [pc, #364]	; (401890 <xTaskGenericCreate+0x19c>)
  401722:	4798      	blx	r3
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  401724:	2050      	movs	r0, #80	; 0x50
  401726:	4b5b      	ldr	r3, [pc, #364]	; (401894 <xTaskGenericCreate+0x1a0>)
  401728:	4798      	blx	r3

	if( pxNewTCB != NULL )
  40172a:	4604      	mov	r4, r0
  40172c:	2800      	cmp	r0, #0
  40172e:	f000 80a7 	beq.w	401880 <xTaskGenericCreate+0x18c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401732:	2e00      	cmp	r6, #0
  401734:	f040 80a1 	bne.w	40187a <xTaskGenericCreate+0x186>
  401738:	00a8      	lsls	r0, r5, #2
  40173a:	4b56      	ldr	r3, [pc, #344]	; (401894 <xTaskGenericCreate+0x1a0>)
  40173c:	4798      	blx	r3
  40173e:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  401740:	b918      	cbnz	r0, 40174a <xTaskGenericCreate+0x56>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  401742:	4620      	mov	r0, r4
  401744:	4b54      	ldr	r3, [pc, #336]	; (401898 <xTaskGenericCreate+0x1a4>)
  401746:	4798      	blx	r3
  401748:	e09a      	b.n	401880 <xTaskGenericCreate+0x18c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  40174a:	21a5      	movs	r1, #165	; 0xa5
  40174c:	00aa      	lsls	r2, r5, #2
  40174e:	4b53      	ldr	r3, [pc, #332]	; (40189c <xTaskGenericCreate+0x1a8>)
  401750:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  401752:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  401756:	3d01      	subs	r5, #1
  401758:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40175a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  40175e:	f025 0507 	bic.w	r5, r5, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  401762:	f104 0034 	add.w	r0, r4, #52	; 0x34
  401766:	4641      	mov	r1, r8
  401768:	220a      	movs	r2, #10
  40176a:	4b4d      	ldr	r3, [pc, #308]	; (4018a0 <xTaskGenericCreate+0x1ac>)
  40176c:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  40176e:	f04f 0a00 	mov.w	sl, #0
  401772:	f884 a03d 	strb.w	sl, [r4, #61]	; 0x3d
  401776:	463e      	mov	r6, r7
  401778:	2f0e      	cmp	r7, #14
  40177a:	bf28      	it	cs
  40177c:	260e      	movcs	r6, #14
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  40177e:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  401780:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401782:	f104 0804 	add.w	r8, r4, #4
  401786:	4640      	mov	r0, r8
  401788:	f8df b164 	ldr.w	fp, [pc, #356]	; 4018f0 <xTaskGenericCreate+0x1fc>
  40178c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40178e:	f104 0018 	add.w	r0, r4, #24
  401792:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401794:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  401796:	f1c6 060f 	rsb	r6, r6, #15
  40179a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40179c:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
  40179e:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4017a2:	4628      	mov	r0, r5
  4017a4:	9900      	ldr	r1, [sp, #0]
  4017a6:	9a01      	ldr	r2, [sp, #4]
  4017a8:	4b3e      	ldr	r3, [pc, #248]	; (4018a4 <xTaskGenericCreate+0x1b0>)
  4017aa:	4798      	blx	r3
  4017ac:	6020      	str	r0, [r4, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
  4017ae:	f1b9 0f00 	cmp.w	r9, #0
  4017b2:	d001      	beq.n	4017b8 <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  4017b4:	f8c9 4000 	str.w	r4, [r9]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  4017b8:	4b3b      	ldr	r3, [pc, #236]	; (4018a8 <xTaskGenericCreate+0x1b4>)
  4017ba:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4017bc:	4a3b      	ldr	r2, [pc, #236]	; (4018ac <xTaskGenericCreate+0x1b8>)
  4017be:	6813      	ldr	r3, [r2, #0]
  4017c0:	3301      	adds	r3, #1
  4017c2:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4017c4:	4b3a      	ldr	r3, [pc, #232]	; (4018b0 <xTaskGenericCreate+0x1bc>)
  4017c6:	681b      	ldr	r3, [r3, #0]
  4017c8:	bb0b      	cbnz	r3, 40180e <xTaskGenericCreate+0x11a>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4017ca:	4b39      	ldr	r3, [pc, #228]	; (4018b0 <xTaskGenericCreate+0x1bc>)
  4017cc:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  4017ce:	6813      	ldr	r3, [r2, #0]
  4017d0:	2b01      	cmp	r3, #1
  4017d2:	d126      	bne.n	401822 <xTaskGenericCreate+0x12e>
  4017d4:	4d37      	ldr	r5, [pc, #220]	; (4018b4 <xTaskGenericCreate+0x1c0>)
  4017d6:	f505 7996 	add.w	r9, r5, #300	; 0x12c
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  4017da:	4e37      	ldr	r6, [pc, #220]	; (4018b8 <xTaskGenericCreate+0x1c4>)
  4017dc:	4628      	mov	r0, r5
  4017de:	47b0      	blx	r6
  4017e0:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  4017e2:	454d      	cmp	r5, r9
  4017e4:	d1fa      	bne.n	4017dc <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  4017e6:	f8df 910c 	ldr.w	r9, [pc, #268]	; 4018f4 <xTaskGenericCreate+0x200>
  4017ea:	4648      	mov	r0, r9
  4017ec:	4d32      	ldr	r5, [pc, #200]	; (4018b8 <xTaskGenericCreate+0x1c4>)
  4017ee:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  4017f0:	4e32      	ldr	r6, [pc, #200]	; (4018bc <xTaskGenericCreate+0x1c8>)
  4017f2:	4630      	mov	r0, r6
  4017f4:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  4017f6:	4832      	ldr	r0, [pc, #200]	; (4018c0 <xTaskGenericCreate+0x1cc>)
  4017f8:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  4017fa:	4832      	ldr	r0, [pc, #200]	; (4018c4 <xTaskGenericCreate+0x1d0>)
  4017fc:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  4017fe:	4832      	ldr	r0, [pc, #200]	; (4018c8 <xTaskGenericCreate+0x1d4>)
  401800:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401802:	4b32      	ldr	r3, [pc, #200]	; (4018cc <xTaskGenericCreate+0x1d8>)
  401804:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401808:	4b31      	ldr	r3, [pc, #196]	; (4018d0 <xTaskGenericCreate+0x1dc>)
  40180a:	601e      	str	r6, [r3, #0]
  40180c:	e009      	b.n	401822 <xTaskGenericCreate+0x12e>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  40180e:	4b31      	ldr	r3, [pc, #196]	; (4018d4 <xTaskGenericCreate+0x1e0>)
  401810:	681b      	ldr	r3, [r3, #0]
  401812:	b933      	cbnz	r3, 401822 <xTaskGenericCreate+0x12e>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401814:	4b26      	ldr	r3, [pc, #152]	; (4018b0 <xTaskGenericCreate+0x1bc>)
  401816:	681b      	ldr	r3, [r3, #0]
  401818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40181a:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  40181c:	bf24      	itt	cs
  40181e:	4b24      	ldrcs	r3, [pc, #144]	; (4018b0 <xTaskGenericCreate+0x1bc>)
  401820:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  401822:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401824:	4b2c      	ldr	r3, [pc, #176]	; (4018d8 <xTaskGenericCreate+0x1e4>)
  401826:	681b      	ldr	r3, [r3, #0]
  401828:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40182a:	bf84      	itt	hi
  40182c:	4b2a      	ldrhi	r3, [pc, #168]	; (4018d8 <xTaskGenericCreate+0x1e4>)
  40182e:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401830:	4a2a      	ldr	r2, [pc, #168]	; (4018dc <xTaskGenericCreate+0x1e8>)
  401832:	6813      	ldr	r3, [r2, #0]
  401834:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  401836:	3301      	adds	r3, #1
  401838:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  40183a:	4929      	ldr	r1, [pc, #164]	; (4018e0 <xTaskGenericCreate+0x1ec>)
  40183c:	680a      	ldr	r2, [r1, #0]
  40183e:	2301      	movs	r3, #1
  401840:	4083      	lsls	r3, r0
  401842:	4313      	orrs	r3, r2
  401844:	600b      	str	r3, [r1, #0]
  401846:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40184a:	4b1a      	ldr	r3, [pc, #104]	; (4018b4 <xTaskGenericCreate+0x1c0>)
  40184c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401850:	4641      	mov	r1, r8
  401852:	4b24      	ldr	r3, [pc, #144]	; (4018e4 <xTaskGenericCreate+0x1f0>)
  401854:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  401856:	4b24      	ldr	r3, [pc, #144]	; (4018e8 <xTaskGenericCreate+0x1f4>)
  401858:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  40185a:	4b1e      	ldr	r3, [pc, #120]	; (4018d4 <xTaskGenericCreate+0x1e0>)
  40185c:	681b      	ldr	r3, [r3, #0]
  40185e:	b143      	cbz	r3, 401872 <xTaskGenericCreate+0x17e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  401860:	4b13      	ldr	r3, [pc, #76]	; (4018b0 <xTaskGenericCreate+0x1bc>)
  401862:	681b      	ldr	r3, [r3, #0]
  401864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401866:	429f      	cmp	r7, r3
  401868:	d905      	bls.n	401876 <xTaskGenericCreate+0x182>
			{
				portYIELD_WITHIN_API();
  40186a:	4b20      	ldr	r3, [pc, #128]	; (4018ec <xTaskGenericCreate+0x1f8>)
  40186c:	4798      	blx	r3
  40186e:	2001      	movs	r0, #1
  401870:	e008      	b.n	401884 <xTaskGenericCreate+0x190>
  401872:	2001      	movs	r0, #1
  401874:	e006      	b.n	401884 <xTaskGenericCreate+0x190>
  401876:	2001      	movs	r0, #1
  401878:	e004      	b.n	401884 <xTaskGenericCreate+0x190>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  40187a:	6306      	str	r6, [r0, #48]	; 0x30
  40187c:	4630      	mov	r0, r6
  40187e:	e764      	b.n	40174a <xTaskGenericCreate+0x56>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401880:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  401884:	b003      	add	sp, #12
  401886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40188a:	bf00      	nop
  40188c:	004074ac 	.word	0x004074ac
  401890:	00404269 	.word	0x00404269
  401894:	00401009 	.word	0x00401009
  401898:	004010e9 	.word	0x004010e9
  40189c:	00404531 	.word	0x00404531
  4018a0:	0040479d 	.word	0x0040479d
  4018a4:	00400e35 	.word	0x00400e35
  4018a8:	00400e95 	.word	0x00400e95
  4018ac:	20018a90 	.word	0x20018a90
  4018b0:	20018ab8 	.word	0x20018ab8
  4018b4:	20018948 	.word	0x20018948
  4018b8:	00400d6d 	.word	0x00400d6d
  4018bc:	20018ae4 	.word	0x20018ae4
  4018c0:	20018a94 	.word	0x20018a94
  4018c4:	20018a78 	.word	0x20018a78
  4018c8:	20018abc 	.word	0x20018abc
  4018cc:	20018a8c 	.word	0x20018a8c
  4018d0:	20018a74 	.word	0x20018a74
  4018d4:	20018aa8 	.word	0x20018aa8
  4018d8:	20018b04 	.word	0x20018b04
  4018dc:	20018ab4 	.word	0x20018ab4
  4018e0:	2001893c 	.word	0x2001893c
  4018e4:	00400d8d 	.word	0x00400d8d
  4018e8:	00400eb5 	.word	0x00400eb5
  4018ec:	00400e75 	.word	0x00400e75
  4018f0:	00400d85 	.word	0x00400d85
  4018f4:	20018ad0 	.word	0x20018ad0

004018f8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4018f8:	b510      	push	{r4, lr}
  4018fa:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4018fc:	2300      	movs	r3, #0
  4018fe:	9300      	str	r3, [sp, #0]
  401900:	9301      	str	r3, [sp, #4]
  401902:	9302      	str	r3, [sp, #8]
  401904:	9303      	str	r3, [sp, #12]
  401906:	4810      	ldr	r0, [pc, #64]	; (401948 <vTaskStartScheduler+0x50>)
  401908:	4910      	ldr	r1, [pc, #64]	; (40194c <vTaskStartScheduler+0x54>)
  40190a:	2282      	movs	r2, #130	; 0x82
  40190c:	4c10      	ldr	r4, [pc, #64]	; (401950 <vTaskStartScheduler+0x58>)
  40190e:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  401910:	2801      	cmp	r0, #1
  401912:	d110      	bne.n	401936 <vTaskStartScheduler+0x3e>
		{
			xReturn = xTimerCreateTimerTask();
  401914:	4b0f      	ldr	r3, [pc, #60]	; (401954 <vTaskStartScheduler+0x5c>)
  401916:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  401918:	2801      	cmp	r0, #1
  40191a:	d10c      	bne.n	401936 <vTaskStartScheduler+0x3e>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  40191c:	4b0e      	ldr	r3, [pc, #56]	; (401958 <vTaskStartScheduler+0x60>)
  40191e:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  401920:	2201      	movs	r2, #1
  401922:	4b0e      	ldr	r3, [pc, #56]	; (40195c <vTaskStartScheduler+0x64>)
  401924:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  401926:	2200      	movs	r2, #0
  401928:	4b0d      	ldr	r3, [pc, #52]	; (401960 <vTaskStartScheduler+0x68>)
  40192a:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
  40192c:	4b0d      	ldr	r3, [pc, #52]	; (401964 <vTaskStartScheduler+0x6c>)
  40192e:	4798      	blx	r3

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  401930:	4b0d      	ldr	r3, [pc, #52]	; (401968 <vTaskStartScheduler+0x70>)
  401932:	4798      	blx	r3
  401934:	e005      	b.n	401942 <vTaskStartScheduler+0x4a>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  401936:	b920      	cbnz	r0, 401942 <vTaskStartScheduler+0x4a>
  401938:	480c      	ldr	r0, [pc, #48]	; (40196c <vTaskStartScheduler+0x74>)
  40193a:	f240 5116 	movw	r1, #1302	; 0x516
  40193e:	4b0c      	ldr	r3, [pc, #48]	; (401970 <vTaskStartScheduler+0x78>)
  401940:	4798      	blx	r3
}
  401942:	b004      	add	sp, #16
  401944:	bd10      	pop	{r4, pc}
  401946:	bf00      	nop
  401948:	00401c25 	.word	0x00401c25
  40194c:	004074ec 	.word	0x004074ec
  401950:	004016f5 	.word	0x004016f5
  401954:	004021ad 	.word	0x004021ad
  401958:	00400e85 	.word	0x00400e85
  40195c:	20018aa8 	.word	0x20018aa8
  401960:	20018944 	.word	0x20018944
  401964:	004042bd 	.word	0x004042bd
  401968:	00400f65 	.word	0x00400f65
  40196c:	004074ac 	.word	0x004074ac
  401970:	00404269 	.word	0x00404269

00401974 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  401974:	4a02      	ldr	r2, [pc, #8]	; (401980 <vTaskSuspendAll+0xc>)
  401976:	6813      	ldr	r3, [r2, #0]
  401978:	3301      	adds	r3, #1
  40197a:	6013      	str	r3, [r2, #0]
  40197c:	4770      	bx	lr
  40197e:	bf00      	nop
  401980:	20018af8 	.word	0x20018af8

00401984 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  401984:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  401986:	4b04      	ldr	r3, [pc, #16]	; (401998 <xTaskGetTickCount+0x14>)
  401988:	4798      	blx	r3
	{
		xTicks = xTickCount;
  40198a:	4b04      	ldr	r3, [pc, #16]	; (40199c <xTaskGetTickCount+0x18>)
  40198c:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  40198e:	4b04      	ldr	r3, [pc, #16]	; (4019a0 <xTaskGetTickCount+0x1c>)
  401990:	4798      	blx	r3

	return xTicks;
}
  401992:	4620      	mov	r0, r4
  401994:	bd10      	pop	{r4, pc}
  401996:	bf00      	nop
  401998:	00400e95 	.word	0x00400e95
  40199c:	20018944 	.word	0x20018944
  4019a0:	00400eb5 	.word	0x00400eb5

004019a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
  4019a4:	b510      	push	{r4, lr}
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4019a6:	4b04      	ldr	r3, [pc, #16]	; (4019b8 <xTaskGetTickCountFromISR+0x14>)
  4019a8:	4798      	blx	r3
	xReturn = xTickCount;
  4019aa:	4b04      	ldr	r3, [pc, #16]	; (4019bc <xTaskGetTickCountFromISR+0x18>)
  4019ac:	681c      	ldr	r4, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4019ae:	4b04      	ldr	r3, [pc, #16]	; (4019c0 <xTaskGetTickCountFromISR+0x1c>)
  4019b0:	4798      	blx	r3

	return xReturn;
}
  4019b2:	4620      	mov	r0, r4
  4019b4:	bd10      	pop	{r4, pc}
  4019b6:	bf00      	nop
  4019b8:	00400e85 	.word	0x00400e85
  4019bc:	20018944 	.word	0x20018944
  4019c0:	00400ead 	.word	0x00400ead

004019c4 <pcTaskGetTaskName>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_pcTaskGetTaskName == 1 )

	signed char *pcTaskGetTaskName( xTaskHandle xTaskToQuery )
	{
  4019c4:	b510      	push	{r4, lr}
	tskTCB *pxTCB;

		/* If null is passed in here then the name of the calling task is being queried. */
		pxTCB = prvGetTCBFromHandle( xTaskToQuery );
  4019c6:	4604      	mov	r4, r0
  4019c8:	b938      	cbnz	r0, 4019da <pcTaskGetTaskName+0x16>
  4019ca:	4b05      	ldr	r3, [pc, #20]	; (4019e0 <pcTaskGetTaskName+0x1c>)
  4019cc:	681c      	ldr	r4, [r3, #0]
		configASSERT( pxTCB );
  4019ce:	b924      	cbnz	r4, 4019da <pcTaskGetTaskName+0x16>
  4019d0:	4804      	ldr	r0, [pc, #16]	; (4019e4 <pcTaskGetTaskName+0x20>)
  4019d2:	f240 51cc 	movw	r1, #1484	; 0x5cc
  4019d6:	4b04      	ldr	r3, [pc, #16]	; (4019e8 <pcTaskGetTaskName+0x24>)
  4019d8:	4798      	blx	r3
		return &( pxTCB->pcTaskName[ 0 ] );
	}
  4019da:	f104 0034 	add.w	r0, r4, #52	; 0x34
  4019de:	bd10      	pop	{r4, pc}
  4019e0:	20018ab8 	.word	0x20018ab8
  4019e4:	004074ac 	.word	0x004074ac
  4019e8:	00404269 	.word	0x00404269

004019ec <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4019ec:	4b3d      	ldr	r3, [pc, #244]	; (401ae4 <vTaskIncrementTick+0xf8>)
  4019ee:	681b      	ldr	r3, [r3, #0]
  4019f0:	2b00      	cmp	r3, #0
  4019f2:	d16f      	bne.n	401ad4 <vTaskIncrementTick+0xe8>
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4019f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
	{
		++xTickCount;
  4019f8:	4b3b      	ldr	r3, [pc, #236]	; (401ae8 <vTaskIncrementTick+0xfc>)
  4019fa:	681a      	ldr	r2, [r3, #0]
  4019fc:	3201      	adds	r2, #1
  4019fe:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  401a00:	681b      	ldr	r3, [r3, #0]
  401a02:	bb0b      	cbnz	r3, 401a48 <vTaskIncrementTick+0x5c>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  401a04:	4b39      	ldr	r3, [pc, #228]	; (401aec <vTaskIncrementTick+0x100>)
  401a06:	681b      	ldr	r3, [r3, #0]
  401a08:	681b      	ldr	r3, [r3, #0]
  401a0a:	b123      	cbz	r3, 401a16 <vTaskIncrementTick+0x2a>
  401a0c:	4838      	ldr	r0, [pc, #224]	; (401af0 <vTaskIncrementTick+0x104>)
  401a0e:	f240 618f 	movw	r1, #1679	; 0x68f
  401a12:	4b38      	ldr	r3, [pc, #224]	; (401af4 <vTaskIncrementTick+0x108>)
  401a14:	4798      	blx	r3

			pxTemp = pxDelayedTaskList;
  401a16:	4b35      	ldr	r3, [pc, #212]	; (401aec <vTaskIncrementTick+0x100>)
  401a18:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  401a1a:	4a37      	ldr	r2, [pc, #220]	; (401af8 <vTaskIncrementTick+0x10c>)
  401a1c:	6810      	ldr	r0, [r2, #0]
  401a1e:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  401a20:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  401a22:	4936      	ldr	r1, [pc, #216]	; (401afc <vTaskIncrementTick+0x110>)
  401a24:	680a      	ldr	r2, [r1, #0]
  401a26:	3201      	adds	r2, #1
  401a28:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401a2a:	681b      	ldr	r3, [r3, #0]
  401a2c:	681b      	ldr	r3, [r3, #0]
  401a2e:	b923      	cbnz	r3, 401a3a <vTaskIncrementTick+0x4e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  401a30:	f04f 32ff 	mov.w	r2, #4294967295
  401a34:	4b32      	ldr	r3, [pc, #200]	; (401b00 <vTaskIncrementTick+0x114>)
  401a36:	601a      	str	r2, [r3, #0]
  401a38:	e006      	b.n	401a48 <vTaskIncrementTick+0x5c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401a3a:	4b2c      	ldr	r3, [pc, #176]	; (401aec <vTaskIncrementTick+0x100>)
  401a3c:	681b      	ldr	r3, [r3, #0]
  401a3e:	68db      	ldr	r3, [r3, #12]
  401a40:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401a42:	685a      	ldr	r2, [r3, #4]
  401a44:	4b2e      	ldr	r3, [pc, #184]	; (401b00 <vTaskIncrementTick+0x114>)
  401a46:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  401a48:	4b27      	ldr	r3, [pc, #156]	; (401ae8 <vTaskIncrementTick+0xfc>)
  401a4a:	681a      	ldr	r2, [r3, #0]
  401a4c:	4b2c      	ldr	r3, [pc, #176]	; (401b00 <vTaskIncrementTick+0x114>)
  401a4e:	681b      	ldr	r3, [r3, #0]
  401a50:	429a      	cmp	r2, r3
  401a52:	d344      	bcc.n	401ade <vTaskIncrementTick+0xf2>
  401a54:	4b25      	ldr	r3, [pc, #148]	; (401aec <vTaskIncrementTick+0x100>)
  401a56:	681b      	ldr	r3, [r3, #0]
  401a58:	681b      	ldr	r3, [r3, #0]
  401a5a:	b16b      	cbz	r3, 401a78 <vTaskIncrementTick+0x8c>
  401a5c:	4b23      	ldr	r3, [pc, #140]	; (401aec <vTaskIncrementTick+0x100>)
  401a5e:	681b      	ldr	r3, [r3, #0]
  401a60:	68db      	ldr	r3, [r3, #12]
  401a62:	68dc      	ldr	r4, [r3, #12]
  401a64:	6863      	ldr	r3, [r4, #4]
  401a66:	4a20      	ldr	r2, [pc, #128]	; (401ae8 <vTaskIncrementTick+0xfc>)
  401a68:	6812      	ldr	r2, [r2, #0]
  401a6a:	4293      	cmp	r3, r2
  401a6c:	d813      	bhi.n	401a96 <vTaskIncrementTick+0xaa>
  401a6e:	4f25      	ldr	r7, [pc, #148]	; (401b04 <vTaskIncrementTick+0x118>)
  401a70:	4e25      	ldr	r6, [pc, #148]	; (401b08 <vTaskIncrementTick+0x11c>)
  401a72:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 401b14 <vTaskIncrementTick+0x128>
  401a76:	e012      	b.n	401a9e <vTaskIncrementTick+0xb2>
  401a78:	f04f 32ff 	mov.w	r2, #4294967295
  401a7c:	4b20      	ldr	r3, [pc, #128]	; (401b00 <vTaskIncrementTick+0x114>)
  401a7e:	601a      	str	r2, [r3, #0]
  401a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a84:	4b19      	ldr	r3, [pc, #100]	; (401aec <vTaskIncrementTick+0x100>)
  401a86:	681b      	ldr	r3, [r3, #0]
  401a88:	68db      	ldr	r3, [r3, #12]
  401a8a:	68dc      	ldr	r4, [r3, #12]
  401a8c:	6863      	ldr	r3, [r4, #4]
  401a8e:	4a16      	ldr	r2, [pc, #88]	; (401ae8 <vTaskIncrementTick+0xfc>)
  401a90:	6812      	ldr	r2, [r2, #0]
  401a92:	4293      	cmp	r3, r2
  401a94:	d903      	bls.n	401a9e <vTaskIncrementTick+0xb2>
  401a96:	4a1a      	ldr	r2, [pc, #104]	; (401b00 <vTaskIncrementTick+0x114>)
  401a98:	6013      	str	r3, [r2, #0]
  401a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a9e:	1d25      	adds	r5, r4, #4
  401aa0:	4628      	mov	r0, r5
  401aa2:	47b8      	blx	r7
  401aa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401aa6:	b113      	cbz	r3, 401aae <vTaskIncrementTick+0xc2>
  401aa8:	f104 0018 	add.w	r0, r4, #24
  401aac:	47b8      	blx	r7
  401aae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ab0:	6832      	ldr	r2, [r6, #0]
  401ab2:	2301      	movs	r3, #1
  401ab4:	4083      	lsls	r3, r0
  401ab6:	4313      	orrs	r3, r2
  401ab8:	6033      	str	r3, [r6, #0]
  401aba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401abe:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  401ac2:	4629      	mov	r1, r5
  401ac4:	4b11      	ldr	r3, [pc, #68]	; (401b0c <vTaskIncrementTick+0x120>)
  401ac6:	4798      	blx	r3
  401ac8:	4b08      	ldr	r3, [pc, #32]	; (401aec <vTaskIncrementTick+0x100>)
  401aca:	681b      	ldr	r3, [r3, #0]
  401acc:	681b      	ldr	r3, [r3, #0]
  401ace:	2b00      	cmp	r3, #0
  401ad0:	d1d8      	bne.n	401a84 <vTaskIncrementTick+0x98>
  401ad2:	e7d1      	b.n	401a78 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
  401ad4:	4a0e      	ldr	r2, [pc, #56]	; (401b10 <vTaskIncrementTick+0x124>)
  401ad6:	6813      	ldr	r3, [r2, #0]
  401ad8:	3301      	adds	r3, #1
  401ada:	6013      	str	r3, [r2, #0]
  401adc:	4770      	bx	lr
  401ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ae2:	bf00      	nop
  401ae4:	20018af8 	.word	0x20018af8
  401ae8:	20018944 	.word	0x20018944
  401aec:	20018a8c 	.word	0x20018a8c
  401af0:	004074ac 	.word	0x004074ac
  401af4:	00404269 	.word	0x00404269
  401af8:	20018a74 	.word	0x20018a74
  401afc:	20018b00 	.word	0x20018b00
  401b00:	2000001c 	.word	0x2000001c
  401b04:	00400de5 	.word	0x00400de5
  401b08:	2001893c 	.word	0x2001893c
  401b0c:	00400d8d 	.word	0x00400d8d
  401b10:	20018afc 	.word	0x20018afc
  401b14:	20018948 	.word	0x20018948

00401b18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  401b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  401b1c:	4b31      	ldr	r3, [pc, #196]	; (401be4 <xTaskResumeAll+0xcc>)
  401b1e:	681b      	ldr	r3, [r3, #0]
  401b20:	b923      	cbnz	r3, 401b2c <xTaskResumeAll+0x14>
  401b22:	4831      	ldr	r0, [pc, #196]	; (401be8 <xTaskResumeAll+0xd0>)
  401b24:	f44f 61aa 	mov.w	r1, #1360	; 0x550
  401b28:	4b30      	ldr	r3, [pc, #192]	; (401bec <xTaskResumeAll+0xd4>)
  401b2a:	4798      	blx	r3
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  401b2c:	4b30      	ldr	r3, [pc, #192]	; (401bf0 <xTaskResumeAll+0xd8>)
  401b2e:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  401b30:	4b2c      	ldr	r3, [pc, #176]	; (401be4 <xTaskResumeAll+0xcc>)
  401b32:	681a      	ldr	r2, [r3, #0]
  401b34:	3a01      	subs	r2, #1
  401b36:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401b38:	681b      	ldr	r3, [r3, #0]
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d14a      	bne.n	401bd4 <xTaskResumeAll+0xbc>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  401b3e:	4b2d      	ldr	r3, [pc, #180]	; (401bf4 <xTaskResumeAll+0xdc>)
  401b40:	681b      	ldr	r3, [r3, #0]
  401b42:	bb0b      	cbnz	r3, 401b88 <xTaskResumeAll+0x70>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401b44:	2400      	movs	r4, #0
  401b46:	e048      	b.n	401bda <xTaskResumeAll+0xc2>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  401b48:	68f3      	ldr	r3, [r6, #12]
  401b4a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  401b4c:	f104 0018 	add.w	r0, r4, #24
  401b50:	47c8      	blx	r9
					uxListRemove( &( pxTCB->xGenericListItem ) );
  401b52:	1d25      	adds	r5, r4, #4
  401b54:	4628      	mov	r0, r5
  401b56:	47c8      	blx	r9
					prvAddTaskToReadyQueue( pxTCB );
  401b58:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401b5a:	f8d8 2000 	ldr.w	r2, [r8]
  401b5e:	2301      	movs	r3, #1
  401b60:	4083      	lsls	r3, r0
  401b62:	4313      	orrs	r3, r2
  401b64:	f8c8 3000 	str.w	r3, [r8]
  401b68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b6c:	4b22      	ldr	r3, [pc, #136]	; (401bf8 <xTaskResumeAll+0xe0>)
  401b6e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401b72:	4629      	mov	r1, r5
  401b74:	4b21      	ldr	r3, [pc, #132]	; (401bfc <xTaskResumeAll+0xe4>)
  401b76:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401b78:	4b21      	ldr	r3, [pc, #132]	; (401c00 <xTaskResumeAll+0xe8>)
  401b7a:	681b      	ldr	r3, [r3, #0]
  401b7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  401b80:	429a      	cmp	r2, r3
  401b82:	bf28      	it	cs
  401b84:	2701      	movcs	r7, #1
  401b86:	e005      	b.n	401b94 <xTaskResumeAll+0x7c>
  401b88:	2700      	movs	r7, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401b8a:	4e1e      	ldr	r6, [pc, #120]	; (401c04 <xTaskResumeAll+0xec>)
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  401b8c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401c1c <xTaskResumeAll+0x104>
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  401b90:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401c20 <xTaskResumeAll+0x108>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401b94:	6833      	ldr	r3, [r6, #0]
  401b96:	2b00      	cmp	r3, #0
  401b98:	d1d6      	bne.n	401b48 <xTaskResumeAll+0x30>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  401b9a:	4b1b      	ldr	r3, [pc, #108]	; (401c08 <xTaskResumeAll+0xf0>)
  401b9c:	681b      	ldr	r3, [r3, #0]
  401b9e:	b163      	cbz	r3, 401bba <xTaskResumeAll+0xa2>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  401ba0:	4b19      	ldr	r3, [pc, #100]	; (401c08 <xTaskResumeAll+0xf0>)
  401ba2:	681b      	ldr	r3, [r3, #0]
  401ba4:	b17b      	cbz	r3, 401bc6 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  401ba6:	4d19      	ldr	r5, [pc, #100]	; (401c0c <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
  401ba8:	4c17      	ldr	r4, [pc, #92]	; (401c08 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  401baa:	47a8      	blx	r5
						--uxMissedTicks;
  401bac:	6823      	ldr	r3, [r4, #0]
  401bae:	3b01      	subs	r3, #1
  401bb0:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  401bb2:	6823      	ldr	r3, [r4, #0]
  401bb4:	2b00      	cmp	r3, #0
  401bb6:	d1f8      	bne.n	401baa <xTaskResumeAll+0x92>
  401bb8:	e005      	b.n	401bc6 <xTaskResumeAll+0xae>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  401bba:	2f01      	cmp	r7, #1
  401bbc:	d003      	beq.n	401bc6 <xTaskResumeAll+0xae>
  401bbe:	4b14      	ldr	r3, [pc, #80]	; (401c10 <xTaskResumeAll+0xf8>)
  401bc0:	681b      	ldr	r3, [r3, #0]
  401bc2:	2b01      	cmp	r3, #1
  401bc4:	d108      	bne.n	401bd8 <xTaskResumeAll+0xc0>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  401bc6:	2200      	movs	r2, #0
  401bc8:	4b11      	ldr	r3, [pc, #68]	; (401c10 <xTaskResumeAll+0xf8>)
  401bca:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  401bcc:	4b11      	ldr	r3, [pc, #68]	; (401c14 <xTaskResumeAll+0xfc>)
  401bce:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  401bd0:	2401      	movs	r4, #1
  401bd2:	e002      	b.n	401bda <xTaskResumeAll+0xc2>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401bd4:	2400      	movs	r4, #0
  401bd6:	e000      	b.n	401bda <xTaskResumeAll+0xc2>
  401bd8:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  401bda:	4b0f      	ldr	r3, [pc, #60]	; (401c18 <xTaskResumeAll+0x100>)
  401bdc:	4798      	blx	r3

	return xAlreadyYielded;
}
  401bde:	4620      	mov	r0, r4
  401be0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401be4:	20018af8 	.word	0x20018af8
  401be8:	004074ac 	.word	0x004074ac
  401bec:	00404269 	.word	0x00404269
  401bf0:	00400e95 	.word	0x00400e95
  401bf4:	20018a90 	.word	0x20018a90
  401bf8:	20018948 	.word	0x20018948
  401bfc:	00400d8d 	.word	0x00400d8d
  401c00:	20018ab8 	.word	0x20018ab8
  401c04:	20018a94 	.word	0x20018a94
  401c08:	20018afc 	.word	0x20018afc
  401c0c:	004019ed 	.word	0x004019ed
  401c10:	20018ab0 	.word	0x20018ab0
  401c14:	00400e75 	.word	0x00400e75
  401c18:	00400eb5 	.word	0x00400eb5
  401c1c:	00400de5 	.word	0x00400de5
  401c20:	2001893c 	.word	0x2001893c

00401c24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401c24:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401c26:	4d15      	ldr	r5, [pc, #84]	; (401c7c <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401c28:	4e15      	ldr	r6, [pc, #84]	; (401c80 <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  401c2a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 401ca0 <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
  401c2e:	4f15      	ldr	r7, [pc, #84]	; (401c84 <prvIdleTask+0x60>)
  401c30:	e019      	b.n	401c66 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  401c32:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401c34:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  401c36:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  401c38:	b1ac      	cbz	r4, 401c66 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  401c3a:	4b13      	ldr	r3, [pc, #76]	; (401c88 <prvIdleTask+0x64>)
  401c3c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  401c3e:	68f3      	ldr	r3, [r6, #12]
  401c40:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  401c42:	1d20      	adds	r0, r4, #4
  401c44:	4b11      	ldr	r3, [pc, #68]	; (401c8c <prvIdleTask+0x68>)
  401c46:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401c48:	4a11      	ldr	r2, [pc, #68]	; (401c90 <prvIdleTask+0x6c>)
  401c4a:	6813      	ldr	r3, [r2, #0]
  401c4c:	3b01      	subs	r3, #1
  401c4e:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401c50:	682b      	ldr	r3, [r5, #0]
  401c52:	3b01      	subs	r3, #1
  401c54:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  401c56:	4b0f      	ldr	r3, [pc, #60]	; (401c94 <prvIdleTask+0x70>)
  401c58:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  401c5a:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401c5c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 401ca4 <prvIdleTask+0x80>
  401c60:	47c8      	blx	r9
		vPortFree( pxTCB );
  401c62:	4620      	mov	r0, r4
  401c64:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401c66:	682b      	ldr	r3, [r5, #0]
  401c68:	2b00      	cmp	r3, #0
  401c6a:	d1e2      	bne.n	401c32 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  401c6c:	4b0a      	ldr	r3, [pc, #40]	; (401c98 <prvIdleTask+0x74>)
  401c6e:	681b      	ldr	r3, [r3, #0]
  401c70:	2b01      	cmp	r3, #1
  401c72:	d9f8      	bls.n	401c66 <prvIdleTask+0x42>
			{
				taskYIELD();
  401c74:	4b09      	ldr	r3, [pc, #36]	; (401c9c <prvIdleTask+0x78>)
  401c76:	4798      	blx	r3
  401c78:	e7d7      	b.n	401c2a <prvIdleTask+0x6>
  401c7a:	bf00      	nop
  401c7c:	20018940 	.word	0x20018940
  401c80:	20018a78 	.word	0x20018a78
  401c84:	00401b19 	.word	0x00401b19
  401c88:	00400e95 	.word	0x00400e95
  401c8c:	00400de5 	.word	0x00400de5
  401c90:	20018a90 	.word	0x20018a90
  401c94:	00400eb5 	.word	0x00400eb5
  401c98:	20018948 	.word	0x20018948
  401c9c:	00400e75 	.word	0x00400e75
  401ca0:	00401975 	.word	0x00401975
  401ca4:	004010e9 	.word	0x004010e9

00401ca8 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  401ca8:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  401caa:	4b2d      	ldr	r3, [pc, #180]	; (401d60 <vTaskSwitchContext+0xb8>)
  401cac:	681b      	ldr	r3, [r3, #0]
  401cae:	b11b      	cbz	r3, 401cb8 <vTaskSwitchContext+0x10>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  401cb0:	2201      	movs	r2, #1
  401cb2:	4b2c      	ldr	r3, [pc, #176]	; (401d64 <vTaskSwitchContext+0xbc>)
  401cb4:	601a      	str	r2, [r3, #0]
  401cb6:	bd38      	pop	{r3, r4, r5, pc}
			unsigned long ulTempCounter;

				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTempCounter );
				#else
					ulTempCounter = portGET_RUN_TIME_COUNTER_VALUE();
  401cb8:	4b2b      	ldr	r3, [pc, #172]	; (401d68 <vTaskSwitchContext+0xc0>)
  401cba:	4798      	blx	r3
				/* Add the amount of time the task has been running to the accumulated
				time so far.  The time the task started running was stored in
				ulTaskSwitchedInTime.  Note that there is no overflow protection here
				so count values are only valid until the timer overflows.  Generally
				this will be about 1 hour assuming a 1uS timer increment. */
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
  401cbc:	4a2b      	ldr	r2, [pc, #172]	; (401d6c <vTaskSwitchContext+0xc4>)
  401cbe:	6814      	ldr	r4, [r2, #0]
  401cc0:	492b      	ldr	r1, [pc, #172]	; (401d70 <vTaskSwitchContext+0xc8>)
  401cc2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401cc4:	680d      	ldr	r5, [r1, #0]
  401cc6:	1b5b      	subs	r3, r3, r5
  401cc8:	4403      	add	r3, r0
  401cca:	64e3      	str	r3, [r4, #76]	; 0x4c
				ulTaskSwitchedInTime = ulTempCounter;
  401ccc:	6008      	str	r0, [r1, #0]
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  401cce:	6811      	ldr	r1, [r2, #0]
  401cd0:	6813      	ldr	r3, [r2, #0]
  401cd2:	680a      	ldr	r2, [r1, #0]
  401cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cd6:	429a      	cmp	r2, r3
  401cd8:	d805      	bhi.n	401ce6 <vTaskSwitchContext+0x3e>
  401cda:	4b24      	ldr	r3, [pc, #144]	; (401d6c <vTaskSwitchContext+0xc4>)
  401cdc:	6818      	ldr	r0, [r3, #0]
  401cde:	6819      	ldr	r1, [r3, #0]
  401ce0:	3134      	adds	r1, #52	; 0x34
  401ce2:	4b24      	ldr	r3, [pc, #144]	; (401d74 <vTaskSwitchContext+0xcc>)
  401ce4:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  401ce6:	4b21      	ldr	r3, [pc, #132]	; (401d6c <vTaskSwitchContext+0xc4>)
  401ce8:	681b      	ldr	r3, [r3, #0]
  401cea:	6b18      	ldr	r0, [r3, #48]	; 0x30
  401cec:	4922      	ldr	r1, [pc, #136]	; (401d78 <vTaskSwitchContext+0xd0>)
  401cee:	2214      	movs	r2, #20
  401cf0:	4b22      	ldr	r3, [pc, #136]	; (401d7c <vTaskSwitchContext+0xd4>)
  401cf2:	4798      	blx	r3
  401cf4:	b128      	cbz	r0, 401d02 <vTaskSwitchContext+0x5a>
  401cf6:	4b1d      	ldr	r3, [pc, #116]	; (401d6c <vTaskSwitchContext+0xc4>)
  401cf8:	6818      	ldr	r0, [r3, #0]
  401cfa:	6819      	ldr	r1, [r3, #0]
  401cfc:	3134      	adds	r1, #52	; 0x34
  401cfe:	4b1d      	ldr	r3, [pc, #116]	; (401d74 <vTaskSwitchContext+0xcc>)
  401d00:	4798      	blx	r3

		taskSELECT_HIGHEST_PRIORITY_TASK();
  401d02:	4b1f      	ldr	r3, [pc, #124]	; (401d80 <vTaskSwitchContext+0xd8>)
  401d04:	681c      	ldr	r4, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline unsigned char ucPortCountLeadingZeros( unsigned long ulBitmap )
	{
	unsigned char ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  401d06:	fab4 f484 	clz	r4, r4
  401d0a:	b2e4      	uxtb	r4, r4
  401d0c:	f1c4 041f 	rsb	r4, r4, #31
  401d10:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  401d14:	009b      	lsls	r3, r3, #2
  401d16:	4a1b      	ldr	r2, [pc, #108]	; (401d84 <vTaskSwitchContext+0xdc>)
  401d18:	58d3      	ldr	r3, [r2, r3]
  401d1a:	b923      	cbnz	r3, 401d26 <vTaskSwitchContext+0x7e>
  401d1c:	481a      	ldr	r0, [pc, #104]	; (401d88 <vTaskSwitchContext+0xe0>)
  401d1e:	f240 7141 	movw	r1, #1857	; 0x741
  401d22:	4b1a      	ldr	r3, [pc, #104]	; (401d8c <vTaskSwitchContext+0xe4>)
  401d24:	4798      	blx	r3
  401d26:	4b17      	ldr	r3, [pc, #92]	; (401d84 <vTaskSwitchContext+0xdc>)
  401d28:	00a2      	lsls	r2, r4, #2
  401d2a:	1911      	adds	r1, r2, r4
  401d2c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401d30:	6848      	ldr	r0, [r1, #4]
  401d32:	6840      	ldr	r0, [r0, #4]
  401d34:	6048      	str	r0, [r1, #4]
  401d36:	460b      	mov	r3, r1
  401d38:	3308      	adds	r3, #8
  401d3a:	4298      	cmp	r0, r3
  401d3c:	d106      	bne.n	401d4c <vTaskSwitchContext+0xa4>
  401d3e:	6841      	ldr	r1, [r0, #4]
  401d40:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  401d44:	4a0f      	ldr	r2, [pc, #60]	; (401d84 <vTaskSwitchContext+0xdc>)
  401d46:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401d4a:	6059      	str	r1, [r3, #4]
  401d4c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401d50:	4b0c      	ldr	r3, [pc, #48]	; (401d84 <vTaskSwitchContext+0xdc>)
  401d52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  401d56:	6863      	ldr	r3, [r4, #4]
  401d58:	68da      	ldr	r2, [r3, #12]
  401d5a:	4b04      	ldr	r3, [pc, #16]	; (401d6c <vTaskSwitchContext+0xc4>)
  401d5c:	601a      	str	r2, [r3, #0]
  401d5e:	bd38      	pop	{r3, r4, r5, pc}
  401d60:	20018af8 	.word	0x20018af8
  401d64:	20018ab0 	.word	0x20018ab0
  401d68:	004042cd 	.word	0x004042cd
  401d6c:	20018ab8 	.word	0x20018ab8
  401d70:	20018aac 	.word	0x20018aac
  401d74:	004041f9 	.word	0x004041f9
  401d78:	00407454 	.word	0x00407454
  401d7c:	00404399 	.word	0x00404399
  401d80:	2001893c 	.word	0x2001893c
  401d84:	20018948 	.word	0x20018948
  401d88:	004074ac 	.word	0x004074ac
  401d8c:	00404269 	.word	0x00404269

00401d90 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  401d90:	b570      	push	{r4, r5, r6, lr}
  401d92:	460d      	mov	r5, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
  401d94:	4606      	mov	r6, r0
  401d96:	b920      	cbnz	r0, 401da2 <vTaskPlaceOnEventList+0x12>
  401d98:	4814      	ldr	r0, [pc, #80]	; (401dec <vTaskPlaceOnEventList+0x5c>)
  401d9a:	f240 714c 	movw	r1, #1868	; 0x74c
  401d9e:	4b14      	ldr	r3, [pc, #80]	; (401df0 <vTaskPlaceOnEventList+0x60>)
  401da0:	4798      	blx	r3
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401da2:	4c14      	ldr	r4, [pc, #80]	; (401df4 <vTaskPlaceOnEventList+0x64>)
  401da4:	6821      	ldr	r1, [r4, #0]
  401da6:	4630      	mov	r0, r6
  401da8:	3118      	adds	r1, #24
  401daa:	4b13      	ldr	r3, [pc, #76]	; (401df8 <vTaskPlaceOnEventList+0x68>)
  401dac:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401dae:	6820      	ldr	r0, [r4, #0]
  401db0:	3004      	adds	r0, #4
  401db2:	4b12      	ldr	r3, [pc, #72]	; (401dfc <vTaskPlaceOnEventList+0x6c>)
  401db4:	4798      	blx	r3
  401db6:	b940      	cbnz	r0, 401dca <vTaskPlaceOnEventList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401db8:	6823      	ldr	r3, [r4, #0]
  401dba:	4911      	ldr	r1, [pc, #68]	; (401e00 <vTaskPlaceOnEventList+0x70>)
  401dbc:	680a      	ldr	r2, [r1, #0]
  401dbe:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401dc0:	2301      	movs	r3, #1
  401dc2:	4083      	lsls	r3, r0
  401dc4:	ea22 0303 	bic.w	r3, r2, r3
  401dc8:	600b      	str	r3, [r1, #0]
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  401dca:	f1b5 3fff 	cmp.w	r5, #4294967295
  401dce:	d106      	bne.n	401dde <vTaskPlaceOnEventList+0x4e>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401dd0:	4b08      	ldr	r3, [pc, #32]	; (401df4 <vTaskPlaceOnEventList+0x64>)
  401dd2:	6819      	ldr	r1, [r3, #0]
  401dd4:	480b      	ldr	r0, [pc, #44]	; (401e04 <vTaskPlaceOnEventList+0x74>)
  401dd6:	3104      	adds	r1, #4
  401dd8:	4b0b      	ldr	r3, [pc, #44]	; (401e08 <vTaskPlaceOnEventList+0x78>)
  401dda:	4798      	blx	r3
  401ddc:	bd70      	pop	{r4, r5, r6, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  401dde:	4b0b      	ldr	r3, [pc, #44]	; (401e0c <vTaskPlaceOnEventList+0x7c>)
  401de0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401de2:	4428      	add	r0, r5
  401de4:	4b0a      	ldr	r3, [pc, #40]	; (401e10 <vTaskPlaceOnEventList+0x80>)
  401de6:	4798      	blx	r3
  401de8:	bd70      	pop	{r4, r5, r6, pc}
  401dea:	bf00      	nop
  401dec:	004074ac 	.word	0x004074ac
  401df0:	00404269 	.word	0x00404269
  401df4:	20018ab8 	.word	0x20018ab8
  401df8:	00400da9 	.word	0x00400da9
  401dfc:	00400de5 	.word	0x00400de5
  401e00:	2001893c 	.word	0x2001893c
  401e04:	20018abc 	.word	0x20018abc
  401e08:	00400d8d 	.word	0x00400d8d
  401e0c:	20018944 	.word	0x20018944
  401e10:	0040169d 	.word	0x0040169d

00401e14 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  401e14:	b570      	push	{r4, r5, r6, lr}
  401e16:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  401e18:	4606      	mov	r6, r0
  401e1a:	b920      	cbnz	r0, 401e26 <vTaskPlaceOnEventListRestricted+0x12>
  401e1c:	480f      	ldr	r0, [pc, #60]	; (401e5c <vTaskPlaceOnEventListRestricted+0x48>)
  401e1e:	f240 7182 	movw	r1, #1922	; 0x782
  401e22:	4b0f      	ldr	r3, [pc, #60]	; (401e60 <vTaskPlaceOnEventListRestricted+0x4c>)
  401e24:	4798      	blx	r3

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401e26:	4c0f      	ldr	r4, [pc, #60]	; (401e64 <vTaskPlaceOnEventListRestricted+0x50>)
  401e28:	6821      	ldr	r1, [r4, #0]
  401e2a:	4630      	mov	r0, r6
  401e2c:	3118      	adds	r1, #24
  401e2e:	4b0e      	ldr	r3, [pc, #56]	; (401e68 <vTaskPlaceOnEventListRestricted+0x54>)
  401e30:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401e32:	6820      	ldr	r0, [r4, #0]
  401e34:	3004      	adds	r0, #4
  401e36:	4b0d      	ldr	r3, [pc, #52]	; (401e6c <vTaskPlaceOnEventListRestricted+0x58>)
  401e38:	4798      	blx	r3
  401e3a:	b940      	cbnz	r0, 401e4e <vTaskPlaceOnEventListRestricted+0x3a>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401e3c:	6823      	ldr	r3, [r4, #0]
  401e3e:	490c      	ldr	r1, [pc, #48]	; (401e70 <vTaskPlaceOnEventListRestricted+0x5c>)
  401e40:	680a      	ldr	r2, [r1, #0]
  401e42:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401e44:	2301      	movs	r3, #1
  401e46:	4083      	lsls	r3, r0
  401e48:	ea22 0303 	bic.w	r3, r2, r3
  401e4c:	600b      	str	r3, [r1, #0]
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  401e4e:	4b09      	ldr	r3, [pc, #36]	; (401e74 <vTaskPlaceOnEventListRestricted+0x60>)
  401e50:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  401e52:	4428      	add	r0, r5
  401e54:	4b08      	ldr	r3, [pc, #32]	; (401e78 <vTaskPlaceOnEventListRestricted+0x64>)
  401e56:	4798      	blx	r3
  401e58:	bd70      	pop	{r4, r5, r6, pc}
  401e5a:	bf00      	nop
  401e5c:	004074ac 	.word	0x004074ac
  401e60:	00404269 	.word	0x00404269
  401e64:	20018ab8 	.word	0x20018ab8
  401e68:	00400d8d 	.word	0x00400d8d
  401e6c:	00400de5 	.word	0x00400de5
  401e70:	2001893c 	.word	0x2001893c
  401e74:	20018944 	.word	0x20018944
  401e78:	0040169d 	.word	0x0040169d

00401e7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  401e7c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  401e7e:	68c3      	ldr	r3, [r0, #12]
  401e80:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  401e82:	b924      	cbnz	r4, 401e8e <xTaskRemoveFromEventList+0x12>
  401e84:	4816      	ldr	r0, [pc, #88]	; (401ee0 <xTaskRemoveFromEventList+0x64>)
  401e86:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
  401e8a:	4b16      	ldr	r3, [pc, #88]	; (401ee4 <xTaskRemoveFromEventList+0x68>)
  401e8c:	4798      	blx	r3
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401e8e:	f104 0518 	add.w	r5, r4, #24
  401e92:	4628      	mov	r0, r5
  401e94:	4b14      	ldr	r3, [pc, #80]	; (401ee8 <xTaskRemoveFromEventList+0x6c>)
  401e96:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401e98:	4b14      	ldr	r3, [pc, #80]	; (401eec <xTaskRemoveFromEventList+0x70>)
  401e9a:	681b      	ldr	r3, [r3, #0]
  401e9c:	b99b      	cbnz	r3, 401ec6 <xTaskRemoveFromEventList+0x4a>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  401e9e:	1d25      	adds	r5, r4, #4
  401ea0:	4628      	mov	r0, r5
  401ea2:	4b11      	ldr	r3, [pc, #68]	; (401ee8 <xTaskRemoveFromEventList+0x6c>)
  401ea4:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  401ea6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ea8:	4911      	ldr	r1, [pc, #68]	; (401ef0 <xTaskRemoveFromEventList+0x74>)
  401eaa:	680a      	ldr	r2, [r1, #0]
  401eac:	2301      	movs	r3, #1
  401eae:	4083      	lsls	r3, r0
  401eb0:	4313      	orrs	r3, r2
  401eb2:	600b      	str	r3, [r1, #0]
  401eb4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401eb8:	4b0e      	ldr	r3, [pc, #56]	; (401ef4 <xTaskRemoveFromEventList+0x78>)
  401eba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401ebe:	4629      	mov	r1, r5
  401ec0:	4b0d      	ldr	r3, [pc, #52]	; (401ef8 <xTaskRemoveFromEventList+0x7c>)
  401ec2:	4798      	blx	r3
  401ec4:	e003      	b.n	401ece <xTaskRemoveFromEventList+0x52>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401ec6:	480d      	ldr	r0, [pc, #52]	; (401efc <xTaskRemoveFromEventList+0x80>)
  401ec8:	4629      	mov	r1, r5
  401eca:	4b0b      	ldr	r3, [pc, #44]	; (401ef8 <xTaskRemoveFromEventList+0x7c>)
  401ecc:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401ece:	4b0c      	ldr	r3, [pc, #48]	; (401f00 <xTaskRemoveFromEventList+0x84>)
  401ed0:	681b      	ldr	r3, [r3, #0]
  401ed2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  401ed6:	4298      	cmp	r0, r3
  401ed8:	bf34      	ite	cc
  401eda:	2000      	movcc	r0, #0
  401edc:	2001      	movcs	r0, #1
  401ede:	bd38      	pop	{r3, r4, r5, pc}
  401ee0:	004074ac 	.word	0x004074ac
  401ee4:	00404269 	.word	0x00404269
  401ee8:	00400de5 	.word	0x00400de5
  401eec:	20018af8 	.word	0x20018af8
  401ef0:	2001893c 	.word	0x2001893c
  401ef4:	20018948 	.word	0x20018948
  401ef8:	00400d8d 	.word	0x00400d8d
  401efc:	20018a94 	.word	0x20018a94
  401f00:	20018ab8 	.word	0x20018ab8

00401f04 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  401f04:	b510      	push	{r4, lr}
	configASSERT( pxTimeOut );
  401f06:	4604      	mov	r4, r0
  401f08:	b920      	cbnz	r0, 401f14 <vTaskSetTimeOutState+0x10>
  401f0a:	4806      	ldr	r0, [pc, #24]	; (401f24 <vTaskSetTimeOutState+0x20>)
  401f0c:	f240 71da 	movw	r1, #2010	; 0x7da
  401f10:	4b05      	ldr	r3, [pc, #20]	; (401f28 <vTaskSetTimeOutState+0x24>)
  401f12:	4798      	blx	r3
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401f14:	4b05      	ldr	r3, [pc, #20]	; (401f2c <vTaskSetTimeOutState+0x28>)
  401f16:	681b      	ldr	r3, [r3, #0]
  401f18:	6023      	str	r3, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401f1a:	4b05      	ldr	r3, [pc, #20]	; (401f30 <vTaskSetTimeOutState+0x2c>)
  401f1c:	681b      	ldr	r3, [r3, #0]
  401f1e:	6063      	str	r3, [r4, #4]
  401f20:	bd10      	pop	{r4, pc}
  401f22:	bf00      	nop
  401f24:	004074ac 	.word	0x004074ac
  401f28:	00404269 	.word	0x00404269
  401f2c:	20018b00 	.word	0x20018b00
  401f30:	20018944 	.word	0x20018944

00401f34 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  401f34:	b538      	push	{r3, r4, r5, lr}
  401f36:	460c      	mov	r4, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  401f38:	4605      	mov	r5, r0
  401f3a:	b920      	cbnz	r0, 401f46 <xTaskCheckForTimeOut+0x12>
  401f3c:	4819      	ldr	r0, [pc, #100]	; (401fa4 <xTaskCheckForTimeOut+0x70>)
  401f3e:	f240 71e4 	movw	r1, #2020	; 0x7e4
  401f42:	4b19      	ldr	r3, [pc, #100]	; (401fa8 <xTaskCheckForTimeOut+0x74>)
  401f44:	4798      	blx	r3
	configASSERT( pxTicksToWait );
  401f46:	b924      	cbnz	r4, 401f52 <xTaskCheckForTimeOut+0x1e>
  401f48:	4816      	ldr	r0, [pc, #88]	; (401fa4 <xTaskCheckForTimeOut+0x70>)
  401f4a:	f240 71e5 	movw	r1, #2021	; 0x7e5
  401f4e:	4b16      	ldr	r3, [pc, #88]	; (401fa8 <xTaskCheckForTimeOut+0x74>)
  401f50:	4798      	blx	r3

	taskENTER_CRITICAL();
  401f52:	4b16      	ldr	r3, [pc, #88]	; (401fac <xTaskCheckForTimeOut+0x78>)
  401f54:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  401f56:	6823      	ldr	r3, [r4, #0]
  401f58:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f5c:	d019      	beq.n	401f92 <xTaskCheckForTimeOut+0x5e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  401f5e:	4a14      	ldr	r2, [pc, #80]	; (401fb0 <xTaskCheckForTimeOut+0x7c>)
  401f60:	6812      	ldr	r2, [r2, #0]
  401f62:	6829      	ldr	r1, [r5, #0]
  401f64:	4291      	cmp	r1, r2
  401f66:	d004      	beq.n	401f72 <xTaskCheckForTimeOut+0x3e>
  401f68:	4a12      	ldr	r2, [pc, #72]	; (401fb4 <xTaskCheckForTimeOut+0x80>)
  401f6a:	6812      	ldr	r2, [r2, #0]
  401f6c:	6869      	ldr	r1, [r5, #4]
  401f6e:	4291      	cmp	r1, r2
  401f70:	d911      	bls.n	401f96 <xTaskCheckForTimeOut+0x62>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  401f72:	4a10      	ldr	r2, [pc, #64]	; (401fb4 <xTaskCheckForTimeOut+0x80>)
  401f74:	6812      	ldr	r2, [r2, #0]
  401f76:	6869      	ldr	r1, [r5, #4]
  401f78:	1a52      	subs	r2, r2, r1
  401f7a:	4293      	cmp	r3, r2
  401f7c:	d90d      	bls.n	401f9a <xTaskCheckForTimeOut+0x66>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  401f7e:	4a0d      	ldr	r2, [pc, #52]	; (401fb4 <xTaskCheckForTimeOut+0x80>)
  401f80:	6812      	ldr	r2, [r2, #0]
  401f82:	1a51      	subs	r1, r2, r1
  401f84:	1a5b      	subs	r3, r3, r1
  401f86:	6023      	str	r3, [r4, #0]
			vTaskSetTimeOutState( pxTimeOut );
  401f88:	4628      	mov	r0, r5
  401f8a:	4b0b      	ldr	r3, [pc, #44]	; (401fb8 <xTaskCheckForTimeOut+0x84>)
  401f8c:	4798      	blx	r3
			xReturn = pdFALSE;
  401f8e:	2400      	movs	r4, #0
  401f90:	e004      	b.n	401f9c <xTaskCheckForTimeOut+0x68>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  401f92:	2400      	movs	r4, #0
  401f94:	e002      	b.n	401f9c <xTaskCheckForTimeOut+0x68>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  401f96:	2401      	movs	r4, #1
  401f98:	e000      	b.n	401f9c <xTaskCheckForTimeOut+0x68>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  401f9a:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  401f9c:	4b07      	ldr	r3, [pc, #28]	; (401fbc <xTaskCheckForTimeOut+0x88>)
  401f9e:	4798      	blx	r3

	return xReturn;
}
  401fa0:	4620      	mov	r0, r4
  401fa2:	bd38      	pop	{r3, r4, r5, pc}
  401fa4:	004074ac 	.word	0x004074ac
  401fa8:	00404269 	.word	0x00404269
  401fac:	00400e95 	.word	0x00400e95
  401fb0:	20018b00 	.word	0x20018b00
  401fb4:	20018944 	.word	0x20018944
  401fb8:	00401f05 	.word	0x00401f05
  401fbc:	00400eb5 	.word	0x00400eb5

00401fc0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  401fc0:	2201      	movs	r2, #1
  401fc2:	4b01      	ldr	r3, [pc, #4]	; (401fc8 <vTaskMissedYield+0x8>)
  401fc4:	601a      	str	r2, [r3, #0]
  401fc6:	4770      	bx	lr
  401fc8:	20018ab0 	.word	0x20018ab0

00401fcc <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  401fcc:	4b01      	ldr	r3, [pc, #4]	; (401fd4 <xTaskGetCurrentTaskHandle+0x8>)
  401fce:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  401fd0:	4770      	bx	lr
  401fd2:	bf00      	nop
  401fd4:	20018ab8 	.word	0x20018ab8

00401fd8 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  401fd8:	4b05      	ldr	r3, [pc, #20]	; (401ff0 <xTaskGetSchedulerState+0x18>)
  401fda:	681b      	ldr	r3, [r3, #0]
  401fdc:	b133      	cbz	r3, 401fec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401fde:	4b05      	ldr	r3, [pc, #20]	; (401ff4 <xTaskGetSchedulerState+0x1c>)
  401fe0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  401fe2:	2b00      	cmp	r3, #0
  401fe4:	bf0c      	ite	eq
  401fe6:	2001      	moveq	r0, #1
  401fe8:	2002      	movne	r0, #2
  401fea:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  401fec:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  401fee:	4770      	bx	lr
  401ff0:	20018aa8 	.word	0x20018aa8
  401ff4:	20018af8 	.word	0x20018af8

00401ff8 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  401ff8:	2800      	cmp	r0, #0
  401ffa:	d040      	beq.n	40207e <vTaskPriorityInherit+0x86>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  401ffc:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401ffe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402000:	491f      	ldr	r1, [pc, #124]	; (402080 <vTaskPriorityInherit+0x88>)
  402002:	6809      	ldr	r1, [r1, #0]
  402004:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402006:	428b      	cmp	r3, r1
  402008:	d238      	bcs.n	40207c <vTaskPriorityInherit+0x84>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  40200a:	491d      	ldr	r1, [pc, #116]	; (402080 <vTaskPriorityInherit+0x88>)
  40200c:	6809      	ldr	r1, [r1, #0]
  40200e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402010:	f1c1 010f 	rsb	r1, r1, #15
  402014:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402016:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40201a:	491a      	ldr	r1, [pc, #104]	; (402084 <vTaskPriorityInherit+0x8c>)
  40201c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402020:	6941      	ldr	r1, [r0, #20]
  402022:	4299      	cmp	r1, r3
  402024:	d126      	bne.n	402074 <vTaskPriorityInherit+0x7c>
  402026:	4604      	mov	r4, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402028:	1d05      	adds	r5, r0, #4
  40202a:	4628      	mov	r0, r5
  40202c:	4b16      	ldr	r3, [pc, #88]	; (402088 <vTaskPriorityInherit+0x90>)
  40202e:	4798      	blx	r3
  402030:	b968      	cbnz	r0, 40204e <vTaskPriorityInherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402032:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402034:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  402038:	009b      	lsls	r3, r3, #2
  40203a:	4912      	ldr	r1, [pc, #72]	; (402084 <vTaskPriorityInherit+0x8c>)
  40203c:	58cb      	ldr	r3, [r1, r3]
  40203e:	b933      	cbnz	r3, 40204e <vTaskPriorityInherit+0x56>
  402040:	4812      	ldr	r0, [pc, #72]	; (40208c <vTaskPriorityInherit+0x94>)
  402042:	6801      	ldr	r1, [r0, #0]
  402044:	2301      	movs	r3, #1
  402046:	4093      	lsls	r3, r2
  402048:	ea21 0303 	bic.w	r3, r1, r3
  40204c:	6003      	str	r3, [r0, #0]
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40204e:	4b0c      	ldr	r3, [pc, #48]	; (402080 <vTaskPriorityInherit+0x88>)
  402050:	681b      	ldr	r3, [r3, #0]
  402052:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402054:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  402056:	490d      	ldr	r1, [pc, #52]	; (40208c <vTaskPriorityInherit+0x94>)
  402058:	680a      	ldr	r2, [r1, #0]
  40205a:	2301      	movs	r3, #1
  40205c:	4083      	lsls	r3, r0
  40205e:	4313      	orrs	r3, r2
  402060:	600b      	str	r3, [r1, #0]
  402062:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402066:	4b07      	ldr	r3, [pc, #28]	; (402084 <vTaskPriorityInherit+0x8c>)
  402068:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40206c:	4629      	mov	r1, r5
  40206e:	4b08      	ldr	r3, [pc, #32]	; (402090 <vTaskPriorityInherit+0x98>)
  402070:	4798      	blx	r3
  402072:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402074:	4b02      	ldr	r3, [pc, #8]	; (402080 <vTaskPriorityInherit+0x88>)
  402076:	681b      	ldr	r3, [r3, #0]
  402078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40207a:	62c3      	str	r3, [r0, #44]	; 0x2c
  40207c:	bd38      	pop	{r3, r4, r5, pc}
  40207e:	4770      	bx	lr
  402080:	20018ab8 	.word	0x20018ab8
  402084:	20018948 	.word	0x20018948
  402088:	00400de5 	.word	0x00400de5
  40208c:	2001893c 	.word	0x2001893c
  402090:	00400d8d 	.word	0x00400d8d

00402094 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  402094:	2800      	cmp	r0, #0
  402096:	d02c      	beq.n	4020f2 <vTaskPriorityDisinherit+0x5e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  402098:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40209a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  40209c:	6c82      	ldr	r2, [r0, #72]	; 0x48
  40209e:	4291      	cmp	r1, r2
  4020a0:	d026      	beq.n	4020f0 <vTaskPriorityDisinherit+0x5c>
  4020a2:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4020a4:	1d05      	adds	r5, r0, #4
  4020a6:	4628      	mov	r0, r5
  4020a8:	4b12      	ldr	r3, [pc, #72]	; (4020f4 <vTaskPriorityDisinherit+0x60>)
  4020aa:	4798      	blx	r3
  4020ac:	b968      	cbnz	r0, 4020ca <vTaskPriorityDisinherit+0x36>
				{
					taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4020ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4020b0:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  4020b4:	009b      	lsls	r3, r3, #2
  4020b6:	4910      	ldr	r1, [pc, #64]	; (4020f8 <vTaskPriorityDisinherit+0x64>)
  4020b8:	58cb      	ldr	r3, [r1, r3]
  4020ba:	b933      	cbnz	r3, 4020ca <vTaskPriorityDisinherit+0x36>
  4020bc:	480f      	ldr	r0, [pc, #60]	; (4020fc <vTaskPriorityDisinherit+0x68>)
  4020be:	6801      	ldr	r1, [r0, #0]
  4020c0:	2301      	movs	r3, #1
  4020c2:	4093      	lsls	r3, r2
  4020c4:	ea21 0303 	bic.w	r3, r1, r3
  4020c8:	6003      	str	r3, [r0, #0]
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4020ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4020cc:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4020ce:	f1c3 020f 	rsb	r2, r3, #15
  4020d2:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4020d4:	4809      	ldr	r0, [pc, #36]	; (4020fc <vTaskPriorityDisinherit+0x68>)
  4020d6:	6801      	ldr	r1, [r0, #0]
  4020d8:	2201      	movs	r2, #1
  4020da:	409a      	lsls	r2, r3
  4020dc:	430a      	orrs	r2, r1
  4020de:	6002      	str	r2, [r0, #0]
  4020e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4020e4:	4804      	ldr	r0, [pc, #16]	; (4020f8 <vTaskPriorityDisinherit+0x64>)
  4020e6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4020ea:	4629      	mov	r1, r5
  4020ec:	4b04      	ldr	r3, [pc, #16]	; (402100 <vTaskPriorityDisinherit+0x6c>)
  4020ee:	4798      	blx	r3
  4020f0:	bd38      	pop	{r3, r4, r5, pc}
  4020f2:	4770      	bx	lr
  4020f4:	00400de5 	.word	0x00400de5
  4020f8:	20018948 	.word	0x20018948
  4020fc:	2001893c 	.word	0x2001893c
  402100:	00400d8d 	.word	0x00400d8d

00402104 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  402104:	b510      	push	{r4, lr}
  402106:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402108:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40210a:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  40210c:	4291      	cmp	r1, r2
  40210e:	d80a      	bhi.n	402126 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  402110:	1ad2      	subs	r2, r2, r3
  402112:	6983      	ldr	r3, [r0, #24]
  402114:	429a      	cmp	r2, r3
  402116:	d211      	bcs.n	40213c <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402118:	4b0a      	ldr	r3, [pc, #40]	; (402144 <prvInsertTimerInActiveList+0x40>)
  40211a:	6818      	ldr	r0, [r3, #0]
  40211c:	1d21      	adds	r1, r4, #4
  40211e:	4b0a      	ldr	r3, [pc, #40]	; (402148 <prvInsertTimerInActiveList+0x44>)
  402120:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  402122:	2000      	movs	r0, #0
  402124:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402126:	429a      	cmp	r2, r3
  402128:	d201      	bcs.n	40212e <prvInsertTimerInActiveList+0x2a>
  40212a:	4299      	cmp	r1, r3
  40212c:	d208      	bcs.n	402140 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40212e:	4b07      	ldr	r3, [pc, #28]	; (40214c <prvInsertTimerInActiveList+0x48>)
  402130:	6818      	ldr	r0, [r3, #0]
  402132:	1d21      	adds	r1, r4, #4
  402134:	4b04      	ldr	r3, [pc, #16]	; (402148 <prvInsertTimerInActiveList+0x44>)
  402136:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  402138:	2000      	movs	r0, #0
  40213a:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40213c:	2001      	movs	r0, #1
  40213e:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402140:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402142:	bd10      	pop	{r4, pc}
  402144:	20018b3c 	.word	0x20018b3c
  402148:	00400da9 	.word	0x00400da9
  40214c:	20018b08 	.word	0x20018b08

00402150 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402150:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402152:	4b0d      	ldr	r3, [pc, #52]	; (402188 <prvCheckForValidListAndQueue+0x38>)
  402154:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402156:	4b0d      	ldr	r3, [pc, #52]	; (40218c <prvCheckForValidListAndQueue+0x3c>)
  402158:	681b      	ldr	r3, [r3, #0]
  40215a:	b98b      	cbnz	r3, 402180 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  40215c:	4d0c      	ldr	r5, [pc, #48]	; (402190 <prvCheckForValidListAndQueue+0x40>)
  40215e:	4628      	mov	r0, r5
  402160:	4e0c      	ldr	r6, [pc, #48]	; (402194 <prvCheckForValidListAndQueue+0x44>)
  402162:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402164:	4c0c      	ldr	r4, [pc, #48]	; (402198 <prvCheckForValidListAndQueue+0x48>)
  402166:	4620      	mov	r0, r4
  402168:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  40216a:	4b0c      	ldr	r3, [pc, #48]	; (40219c <prvCheckForValidListAndQueue+0x4c>)
  40216c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40216e:	4b0c      	ldr	r3, [pc, #48]	; (4021a0 <prvCheckForValidListAndQueue+0x50>)
  402170:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  402172:	2005      	movs	r0, #5
  402174:	210c      	movs	r1, #12
  402176:	2200      	movs	r2, #0
  402178:	4b0a      	ldr	r3, [pc, #40]	; (4021a4 <prvCheckForValidListAndQueue+0x54>)
  40217a:	4798      	blx	r3
  40217c:	4b03      	ldr	r3, [pc, #12]	; (40218c <prvCheckForValidListAndQueue+0x3c>)
  40217e:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  402180:	4b09      	ldr	r3, [pc, #36]	; (4021a8 <prvCheckForValidListAndQueue+0x58>)
  402182:	4798      	blx	r3
  402184:	bd70      	pop	{r4, r5, r6, pc}
  402186:	bf00      	nop
  402188:	00400e95 	.word	0x00400e95
  40218c:	20018b38 	.word	0x20018b38
  402190:	20018b0c 	.word	0x20018b0c
  402194:	00400d6d 	.word	0x00400d6d
  402198:	20018b20 	.word	0x20018b20
  40219c:	20018b08 	.word	0x20018b08
  4021a0:	20018b3c 	.word	0x20018b3c
  4021a4:	004012c1 	.word	0x004012c1
  4021a8:	00400eb5 	.word	0x00400eb5

004021ac <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  4021ac:	b510      	push	{r4, lr}
  4021ae:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4021b0:	4b0d      	ldr	r3, [pc, #52]	; (4021e8 <xTimerCreateTimerTask+0x3c>)
  4021b2:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4021b4:	4b0d      	ldr	r3, [pc, #52]	; (4021ec <xTimerCreateTimerTask+0x40>)
  4021b6:	681b      	ldr	r3, [r3, #0]
  4021b8:	b16b      	cbz	r3, 4021d6 <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4021ba:	230e      	movs	r3, #14
  4021bc:	9300      	str	r3, [sp, #0]
  4021be:	2300      	movs	r3, #0
  4021c0:	9301      	str	r3, [sp, #4]
  4021c2:	9302      	str	r3, [sp, #8]
  4021c4:	9303      	str	r3, [sp, #12]
  4021c6:	480a      	ldr	r0, [pc, #40]	; (4021f0 <xTimerCreateTimerTask+0x44>)
  4021c8:	490a      	ldr	r1, [pc, #40]	; (4021f4 <xTimerCreateTimerTask+0x48>)
  4021ca:	f44f 7243 	mov.w	r2, #780	; 0x30c
  4021ce:	4c0a      	ldr	r4, [pc, #40]	; (4021f8 <xTimerCreateTimerTask+0x4c>)
  4021d0:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  4021d2:	4603      	mov	r3, r0
  4021d4:	b920      	cbnz	r0, 4021e0 <xTimerCreateTimerTask+0x34>
  4021d6:	4809      	ldr	r0, [pc, #36]	; (4021fc <xTimerCreateTimerTask+0x50>)
  4021d8:	21da      	movs	r1, #218	; 0xda
  4021da:	4b09      	ldr	r3, [pc, #36]	; (402200 <xTimerCreateTimerTask+0x54>)
  4021dc:	4798      	blx	r3
  4021de:	2300      	movs	r3, #0
	return xReturn;
}
  4021e0:	4618      	mov	r0, r3
  4021e2:	b004      	add	sp, #16
  4021e4:	bd10      	pop	{r4, pc}
  4021e6:	bf00      	nop
  4021e8:	00402151 	.word	0x00402151
  4021ec:	20018b38 	.word	0x20018b38
  4021f0:	0040236d 	.word	0x0040236d
  4021f4:	004074f4 	.word	0x004074f4
  4021f8:	004016f5 	.word	0x004016f5
  4021fc:	004074fc 	.word	0x004074fc
  402200:	00404269 	.word	0x00404269

00402204 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  402204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  402208:	b929      	cbnz	r1, 402216 <xTimerCreate+0x12>
	{
		pxNewTimer = NULL;
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  40220a:	480f      	ldr	r0, [pc, #60]	; (402248 <xTimerCreate+0x44>)
  40220c:	21e7      	movs	r1, #231	; 0xe7
  40220e:	4b0f      	ldr	r3, [pc, #60]	; (40224c <xTimerCreate+0x48>)
  402210:	4798      	blx	r3
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
	{
		pxNewTimer = NULL;
  402212:	2400      	movs	r4, #0
  402214:	e014      	b.n	402240 <xTimerCreate+0x3c>
  402216:	4680      	mov	r8, r0
  402218:	4616      	mov	r6, r2
  40221a:	461d      	mov	r5, r3
  40221c:	460f      	mov	r7, r1
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  40221e:	2028      	movs	r0, #40	; 0x28
  402220:	4b0b      	ldr	r3, [pc, #44]	; (402250 <xTimerCreate+0x4c>)
  402222:	4798      	blx	r3
		if( pxNewTimer != NULL )
  402224:	4604      	mov	r4, r0
  402226:	b158      	cbz	r0, 402240 <xTimerCreate+0x3c>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  402228:	4b0a      	ldr	r3, [pc, #40]	; (402254 <xTimerCreate+0x50>)
  40222a:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  40222c:	f8c4 8000 	str.w	r8, [r4]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  402230:	61a7      	str	r7, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  402232:	61e6      	str	r6, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  402234:	6225      	str	r5, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  402236:	9b06      	ldr	r3, [sp, #24]
  402238:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  40223a:	1d20      	adds	r0, r4, #4
  40223c:	4b06      	ldr	r3, [pc, #24]	; (402258 <xTimerCreate+0x54>)
  40223e:	4798      	blx	r3
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
}
  402240:	4620      	mov	r0, r4
  402242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402246:	bf00      	nop
  402248:	004074fc 	.word	0x004074fc
  40224c:	00404269 	.word	0x00404269
  402250:	00401009 	.word	0x00401009
  402254:	00402151 	.word	0x00402151
  402258:	00400d85 	.word	0x00400d85

0040225c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  40225c:	b530      	push	{r4, r5, lr}
  40225e:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  402260:	4c0f      	ldr	r4, [pc, #60]	; (4022a0 <xTimerGenericCommand+0x44>)
  402262:	6825      	ldr	r5, [r4, #0]
  402264:	b1c5      	cbz	r5, 402298 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  402266:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  402268:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  40226a:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  40226c:	b96b      	cbnz	r3, 40228a <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40226e:	4b0d      	ldr	r3, [pc, #52]	; (4022a4 <xTimerGenericCommand+0x48>)
  402270:	4798      	blx	r3
  402272:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  402274:	4b0a      	ldr	r3, [pc, #40]	; (4022a0 <xTimerGenericCommand+0x44>)
  402276:	6818      	ldr	r0, [r3, #0]
  402278:	a901      	add	r1, sp, #4
  40227a:	bf07      	ittee	eq
  40227c:	9a08      	ldreq	r2, [sp, #32]
  40227e:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402280:	2200      	movne	r2, #0
  402282:	4613      	movne	r3, r2
  402284:	4c08      	ldr	r4, [pc, #32]	; (4022a8 <xTimerGenericCommand+0x4c>)
  402286:	47a0      	blx	r4
  402288:	e007      	b.n	40229a <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40228a:	4628      	mov	r0, r5
  40228c:	a901      	add	r1, sp, #4
  40228e:	461a      	mov	r2, r3
  402290:	2300      	movs	r3, #0
  402292:	4c06      	ldr	r4, [pc, #24]	; (4022ac <xTimerGenericCommand+0x50>)
  402294:	47a0      	blx	r4
  402296:	e000      	b.n	40229a <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  402298:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  40229a:	b005      	add	sp, #20
  40229c:	bd30      	pop	{r4, r5, pc}
  40229e:	bf00      	nop
  4022a0:	20018b38 	.word	0x20018b38
  4022a4:	00401fd9 	.word	0x00401fd9
  4022a8:	00401321 	.word	0x00401321
  4022ac:	00401451 	.word	0x00401451

004022b0 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4022b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4022b4:	b082      	sub	sp, #8
  4022b6:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4022b8:	4b23      	ldr	r3, [pc, #140]	; (402348 <prvSampleTimeNow+0x98>)
  4022ba:	4798      	blx	r3
  4022bc:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  4022be:	4b23      	ldr	r3, [pc, #140]	; (40234c <prvSampleTimeNow+0x9c>)
  4022c0:	681b      	ldr	r3, [r3, #0]
  4022c2:	4298      	cmp	r0, r3
  4022c4:	d236      	bcs.n	402334 <prvSampleTimeNow+0x84>
  4022c6:	e026      	b.n	402316 <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4022c8:	68da      	ldr	r2, [r3, #12]
  4022ca:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4022ce:	68db      	ldr	r3, [r3, #12]
  4022d0:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4022d2:	1d25      	adds	r5, r4, #4
  4022d4:	4628      	mov	r0, r5
  4022d6:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4022d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4022da:	4620      	mov	r0, r4
  4022dc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4022de:	69e3      	ldr	r3, [r4, #28]
  4022e0:	2b01      	cmp	r3, #1
  4022e2:	d11a      	bne.n	40231a <prvSampleTimeNow+0x6a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4022e4:	69a3      	ldr	r3, [r4, #24]
  4022e6:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4022e8:	4553      	cmp	r3, sl
  4022ea:	d906      	bls.n	4022fa <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4022ec:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4022ee:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4022f0:	6830      	ldr	r0, [r6, #0]
  4022f2:	4629      	mov	r1, r5
  4022f4:	4b16      	ldr	r3, [pc, #88]	; (402350 <prvSampleTimeNow+0xa0>)
  4022f6:	4798      	blx	r3
  4022f8:	e00f      	b.n	40231a <prvSampleTimeNow+0x6a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4022fa:	2300      	movs	r3, #0
  4022fc:	9300      	str	r3, [sp, #0]
  4022fe:	4620      	mov	r0, r4
  402300:	4619      	mov	r1, r3
  402302:	4652      	mov	r2, sl
  402304:	4c13      	ldr	r4, [pc, #76]	; (402354 <prvSampleTimeNow+0xa4>)
  402306:	47a0      	blx	r4
				configASSERT( xResult );
  402308:	b938      	cbnz	r0, 40231a <prvSampleTimeNow+0x6a>
  40230a:	4813      	ldr	r0, [pc, #76]	; (402358 <prvSampleTimeNow+0xa8>)
  40230c:	f240 2175 	movw	r1, #629	; 0x275
  402310:	4b12      	ldr	r3, [pc, #72]	; (40235c <prvSampleTimeNow+0xac>)
  402312:	4798      	blx	r3
  402314:	e001      	b.n	40231a <prvSampleTimeNow+0x6a>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402316:	4e12      	ldr	r6, [pc, #72]	; (402360 <prvSampleTimeNow+0xb0>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  402318:	4f12      	ldr	r7, [pc, #72]	; (402364 <prvSampleTimeNow+0xb4>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40231a:	6833      	ldr	r3, [r6, #0]
  40231c:	681a      	ldr	r2, [r3, #0]
  40231e:	2a00      	cmp	r2, #0
  402320:	d1d2      	bne.n	4022c8 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  402322:	4a11      	ldr	r2, [pc, #68]	; (402368 <prvSampleTimeNow+0xb8>)
  402324:	6810      	ldr	r0, [r2, #0]
  402326:	490e      	ldr	r1, [pc, #56]	; (402360 <prvSampleTimeNow+0xb0>)
  402328:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  40232a:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  40232c:	2301      	movs	r3, #1
  40232e:	f8c9 3000 	str.w	r3, [r9]
  402332:	e002      	b.n	40233a <prvSampleTimeNow+0x8a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  402334:	2300      	movs	r3, #0
  402336:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  40233a:	4b04      	ldr	r3, [pc, #16]	; (40234c <prvSampleTimeNow+0x9c>)
  40233c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  402340:	4640      	mov	r0, r8
  402342:	b002      	add	sp, #8
  402344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402348:	00401985 	.word	0x00401985
  40234c:	20018b34 	.word	0x20018b34
  402350:	00400da9 	.word	0x00400da9
  402354:	0040225d 	.word	0x0040225d
  402358:	004074fc 	.word	0x004074fc
  40235c:	00404269 	.word	0x00404269
  402360:	20018b08 	.word	0x20018b08
  402364:	00400de5 	.word	0x00400de5
  402368:	20018b3c 	.word	0x20018b3c

0040236c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40236c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402370:	b087      	sub	sp, #28
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402372:	f8df a16c 	ldr.w	sl, [pc, #364]	; 4024e0 <prvTimerTask+0x174>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  402376:	f8df b16c 	ldr.w	fp, [pc, #364]	; 4024e4 <prvTimerTask+0x178>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  40237a:	4e4e      	ldr	r6, [pc, #312]	; (4024b4 <prvTimerTask+0x148>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40237c:	f8df 8168 	ldr.w	r8, [pc, #360]	; 4024e8 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402380:	f8da 3000 	ldr.w	r3, [sl]
  402384:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  402386:	2a00      	cmp	r2, #0
  402388:	f000 808b 	beq.w	4024a2 <prvTimerTask+0x136>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40238c:	68db      	ldr	r3, [r3, #12]
  40238e:	681d      	ldr	r5, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  402390:	47d8      	blx	fp
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402392:	a803      	add	r0, sp, #12
  402394:	4b48      	ldr	r3, [pc, #288]	; (4024b8 <prvTimerTask+0x14c>)
  402396:	4798      	blx	r3
  402398:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40239a:	9b03      	ldr	r3, [sp, #12]
  40239c:	2b00      	cmp	r3, #0
  40239e:	d131      	bne.n	402404 <prvTimerTask+0x98>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4023a0:	4285      	cmp	r5, r0
  4023a2:	d825      	bhi.n	4023f0 <prvTimerTask+0x84>
			{
				xTaskResumeAll();
  4023a4:	4b45      	ldr	r3, [pc, #276]	; (4024bc <prvTimerTask+0x150>)
  4023a6:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4023a8:	f8da 3000 	ldr.w	r3, [sl]
  4023ac:	68db      	ldr	r3, [r3, #12]
  4023ae:	68df      	ldr	r7, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  4023b0:	1d38      	adds	r0, r7, #4
  4023b2:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4023b4:	69fb      	ldr	r3, [r7, #28]
  4023b6:	2b01      	cmp	r3, #1
  4023b8:	d115      	bne.n	4023e6 <prvTimerTask+0x7a>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4023ba:	69b9      	ldr	r1, [r7, #24]
  4023bc:	4638      	mov	r0, r7
  4023be:	4429      	add	r1, r5
  4023c0:	4622      	mov	r2, r4
  4023c2:	462b      	mov	r3, r5
  4023c4:	4c3e      	ldr	r4, [pc, #248]	; (4024c0 <prvTimerTask+0x154>)
  4023c6:	47a0      	blx	r4
  4023c8:	2801      	cmp	r0, #1
  4023ca:	d10c      	bne.n	4023e6 <prvTimerTask+0x7a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4023cc:	2300      	movs	r3, #0
  4023ce:	9300      	str	r3, [sp, #0]
  4023d0:	4638      	mov	r0, r7
  4023d2:	4619      	mov	r1, r3
  4023d4:	462a      	mov	r2, r5
  4023d6:	4c3b      	ldr	r4, [pc, #236]	; (4024c4 <prvTimerTask+0x158>)
  4023d8:	47a0      	blx	r4
			configASSERT( xResult );
  4023da:	b920      	cbnz	r0, 4023e6 <prvTimerTask+0x7a>
  4023dc:	483a      	ldr	r0, [pc, #232]	; (4024c8 <prvTimerTask+0x15c>)
  4023de:	f44f 71a9 	mov.w	r1, #338	; 0x152
  4023e2:	4b3a      	ldr	r3, [pc, #232]	; (4024cc <prvTimerTask+0x160>)
  4023e4:	4798      	blx	r3
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4023e8:	4638      	mov	r0, r7
  4023ea:	4798      	blx	r3
  4023ec:	e00c      	b.n	402408 <prvTimerTask+0x9c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4023ee:	2500      	movs	r5, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4023f0:	6830      	ldr	r0, [r6, #0]
  4023f2:	1b29      	subs	r1, r5, r4
  4023f4:	4b36      	ldr	r3, [pc, #216]	; (4024d0 <prvTimerTask+0x164>)
  4023f6:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4023f8:	4b30      	ldr	r3, [pc, #192]	; (4024bc <prvTimerTask+0x150>)
  4023fa:	4798      	blx	r3
  4023fc:	b920      	cbnz	r0, 402408 <prvTimerTask+0x9c>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  4023fe:	4b35      	ldr	r3, [pc, #212]	; (4024d4 <prvTimerTask+0x168>)
  402400:	4798      	blx	r3
  402402:	e001      	b.n	402408 <prvTimerTask+0x9c>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  402404:	4b2d      	ldr	r3, [pc, #180]	; (4024bc <prvTimerTask+0x150>)
  402406:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402408:	a802      	add	r0, sp, #8
  40240a:	4b2b      	ldr	r3, [pc, #172]	; (4024b8 <prvTimerTask+0x14c>)
  40240c:	4798      	blx	r3
  40240e:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  402410:	4d31      	ldr	r5, [pc, #196]	; (4024d8 <prvTimerTask+0x16c>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402412:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 4024c0 <prvTimerTask+0x154>
  402416:	e03c      	b.n	402492 <prvTimerTask+0x126>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  402418:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  40241a:	b11c      	cbz	r4, 402424 <prvTimerTask+0xb8>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40241c:	6963      	ldr	r3, [r4, #20]
  40241e:	b10b      	cbz	r3, 402424 <prvTimerTask+0xb8>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  402420:	1d20      	adds	r0, r4, #4
  402422:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  402424:	9b03      	ldr	r3, [sp, #12]
  402426:	2b02      	cmp	r3, #2
  402428:	d021      	beq.n	40246e <prvTimerTask+0x102>
  40242a:	2b03      	cmp	r3, #3
  40242c:	d02e      	beq.n	40248c <prvTimerTask+0x120>
  40242e:	2b00      	cmp	r3, #0
  402430:	d12f      	bne.n	402492 <prvTimerTask+0x126>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  402432:	9b04      	ldr	r3, [sp, #16]
  402434:	69a1      	ldr	r1, [r4, #24]
  402436:	4620      	mov	r0, r4
  402438:	4419      	add	r1, r3
  40243a:	463a      	mov	r2, r7
  40243c:	47c8      	blx	r9
  40243e:	2801      	cmp	r0, #1
  402440:	d127      	bne.n	402492 <prvTimerTask+0x126>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402442:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402444:	4620      	mov	r0, r4
  402446:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402448:	69e3      	ldr	r3, [r4, #28]
  40244a:	2b01      	cmp	r3, #1
  40244c:	d121      	bne.n	402492 <prvTimerTask+0x126>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40244e:	69a2      	ldr	r2, [r4, #24]
  402450:	2300      	movs	r3, #0
  402452:	9300      	str	r3, [sp, #0]
  402454:	4620      	mov	r0, r4
  402456:	4619      	mov	r1, r3
  402458:	9c04      	ldr	r4, [sp, #16]
  40245a:	4422      	add	r2, r4
  40245c:	4c19      	ldr	r4, [pc, #100]	; (4024c4 <prvTimerTask+0x158>)
  40245e:	47a0      	blx	r4
						configASSERT( xResult );
  402460:	b9b8      	cbnz	r0, 402492 <prvTimerTask+0x126>
  402462:	4819      	ldr	r0, [pc, #100]	; (4024c8 <prvTimerTask+0x15c>)
  402464:	f240 2129 	movw	r1, #553	; 0x229
  402468:	4b18      	ldr	r3, [pc, #96]	; (4024cc <prvTimerTask+0x160>)
  40246a:	4798      	blx	r3
  40246c:	e011      	b.n	402492 <prvTimerTask+0x126>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  40246e:	9b04      	ldr	r3, [sp, #16]
  402470:	61a3      	str	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402472:	b923      	cbnz	r3, 40247e <prvTimerTask+0x112>
  402474:	4814      	ldr	r0, [pc, #80]	; (4024c8 <prvTimerTask+0x15c>)
  402476:	f240 2136 	movw	r1, #566	; 0x236
  40247a:	4b14      	ldr	r3, [pc, #80]	; (4024cc <prvTimerTask+0x160>)
  40247c:	4798      	blx	r3
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40247e:	69a1      	ldr	r1, [r4, #24]
  402480:	4620      	mov	r0, r4
  402482:	4439      	add	r1, r7
  402484:	463a      	mov	r2, r7
  402486:	463b      	mov	r3, r7
  402488:	47c8      	blx	r9
  40248a:	e002      	b.n	402492 <prvTimerTask+0x126>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40248c:	4620      	mov	r0, r4
  40248e:	4b13      	ldr	r3, [pc, #76]	; (4024dc <prvTimerTask+0x170>)
  402490:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  402492:	6830      	ldr	r0, [r6, #0]
  402494:	a903      	add	r1, sp, #12
  402496:	2200      	movs	r2, #0
  402498:	4613      	mov	r3, r2
  40249a:	47a8      	blx	r5
  40249c:	2800      	cmp	r0, #0
  40249e:	d1bb      	bne.n	402418 <prvTimerTask+0xac>
  4024a0:	e76e      	b.n	402380 <prvTimerTask+0x14>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  4024a2:	47d8      	blx	fp
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4024a4:	a803      	add	r0, sp, #12
  4024a6:	4b04      	ldr	r3, [pc, #16]	; (4024b8 <prvTimerTask+0x14c>)
  4024a8:	4798      	blx	r3
  4024aa:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4024ac:	9b03      	ldr	r3, [sp, #12]
  4024ae:	2b00      	cmp	r3, #0
  4024b0:	d09d      	beq.n	4023ee <prvTimerTask+0x82>
  4024b2:	e7a7      	b.n	402404 <prvTimerTask+0x98>
  4024b4:	20018b38 	.word	0x20018b38
  4024b8:	004022b1 	.word	0x004022b1
  4024bc:	00401b19 	.word	0x00401b19
  4024c0:	00402105 	.word	0x00402105
  4024c4:	0040225d 	.word	0x0040225d
  4024c8:	004074fc 	.word	0x004074fc
  4024cc:	00404269 	.word	0x00404269
  4024d0:	00401651 	.word	0x00401651
  4024d4:	00400e75 	.word	0x00400e75
  4024d8:	004014ed 	.word	0x004014ed
  4024dc:	004010e9 	.word	0x004010e9
  4024e0:	20018b08 	.word	0x20018b08
  4024e4:	00401975 	.word	0x00401975
  4024e8:	00400de5 	.word	0x00400de5

004024ec <vLedModeCallback>:
	}
}

static void vLedModeCallback( xTimerHandle pxTimer )
{
	switch(led_blinking_mode){
  4024ec:	4b1d      	ldr	r3, [pc, #116]	; (402564 <vLedModeCallback+0x78>)
  4024ee:	781b      	ldrb	r3, [r3, #0]
  4024f0:	3b01      	subs	r3, #1
  4024f2:	2b03      	cmp	r3, #3
  4024f4:	d835      	bhi.n	402562 <vLedModeCallback+0x76>
  4024f6:	e8df f003 	tbb	[pc, r3]
  4024fa:	2202      	.short	0x2202
  4024fc:	122b      	.short	0x122b
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4024fe:	4b1a      	ldr	r3, [pc, #104]	; (402568 <vLedModeCallback+0x7c>)
  402500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  402502:	f013 0f40 	tst.w	r3, #64	; 0x40
		port->PIO_CODR = mask;
  402506:	f04f 0240 	mov.w	r2, #64	; 0x40
  40250a:	4b17      	ldr	r3, [pc, #92]	; (402568 <vLedModeCallback+0x7c>)
  40250c:	bf14      	ite	ne
  40250e:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  402510:	631a      	streq	r2, [r3, #48]	; 0x30
		case LED_MODE_CONNECT:
		{
			LED_Toggle(LED0);
			led_state = led_state^1;
  402512:	4a16      	ldr	r2, [pc, #88]	; (40256c <vLedModeCallback+0x80>)
  402514:	7813      	ldrb	r3, [r2, #0]
  402516:	f083 0301 	eor.w	r3, r3, #1
  40251a:	7013      	strb	r3, [r2, #0]
			break;
  40251c:	4770      	bx	lr
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  40251e:	4b12      	ldr	r3, [pc, #72]	; (402568 <vLedModeCallback+0x7c>)
  402520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  402522:	f013 0f40 	tst.w	r3, #64	; 0x40
		port->PIO_CODR = mask;
  402526:	f04f 0240 	mov.w	r2, #64	; 0x40
  40252a:	4b0f      	ldr	r3, [pc, #60]	; (402568 <vLedModeCallback+0x7c>)
  40252c:	bf14      	ite	ne
  40252e:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  402530:	631a      	streq	r2, [r3, #48]	; 0x30
		}
		case LED_MODE_OTAU:
		{
			LED_Toggle(LED0);
			led_state = led_state^1;
  402532:	4a0e      	ldr	r2, [pc, #56]	; (40256c <vLedModeCallback+0x80>)
  402534:	7813      	ldrb	r3, [r2, #0]
  402536:	f083 0301 	eor.w	r3, r3, #1
  40253a:	7013      	strb	r3, [r2, #0]
			break;
  40253c:	4770      	bx	lr
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40253e:	2240      	movs	r2, #64	; 0x40
  402540:	4b09      	ldr	r3, [pc, #36]	; (402568 <vLedModeCallback+0x7c>)
  402542:	631a      	str	r2, [r3, #48]	; 0x30
		}
		case LED_MODE_OFF:
		{
			LED_Off(LED0);
			led_state = 0;
  402544:	2300      	movs	r3, #0
  402546:	4a09      	ldr	r2, [pc, #36]	; (40256c <vLedModeCallback+0x80>)
  402548:	7013      	strb	r3, [r2, #0]
			led_blinking_mode = LED_MODE_NONE;
  40254a:	4a06      	ldr	r2, [pc, #24]	; (402564 <vLedModeCallback+0x78>)
  40254c:	7013      	strb	r3, [r2, #0]
			break;
  40254e:	4770      	bx	lr
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402550:	2240      	movs	r2, #64	; 0x40
  402552:	4b05      	ldr	r3, [pc, #20]	; (402568 <vLedModeCallback+0x7c>)
  402554:	635a      	str	r2, [r3, #52]	; 0x34
		}
		case LED_MODE_ON:
		{
			LED_On(LED0);
			led_state = 1;
  402556:	2201      	movs	r2, #1
  402558:	4b04      	ldr	r3, [pc, #16]	; (40256c <vLedModeCallback+0x80>)
  40255a:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_NONE;
  40255c:	2200      	movs	r2, #0
  40255e:	4b01      	ldr	r3, [pc, #4]	; (402564 <vLedModeCallback+0x78>)
  402560:	701a      	strb	r2, [r3, #0]
  402562:	4770      	bx	lr
  402564:	20018b48 	.word	0x20018b48
  402568:	400e0e00 	.word	0x400e0e00
  40256c:	20018ca5 	.word	0x20018ca5

00402570 <serial_resp_out>:

	return (p - buf);
}

static void serial_resp_out(uint8_t resp_id, uint8_t status)
{
  402570:	b510      	push	{r4, lr}
	static uint8_t resp_buf[8];
	uint8_t *p = &resp_buf[0];
	static serial_out_pk_t resp_send_packet;
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
  402572:	4b0c      	ldr	r3, [pc, #48]	; (4025a4 <serial_resp_out+0x34>)
  402574:	227e      	movs	r2, #126	; 0x7e
  402576:	701a      	strb	r2, [r3, #0]
	//*p++ = ENCRYPT_MODE;
	*p++ = 2;
  402578:	2202      	movs	r2, #2
  40257a:	705a      	strb	r2, [r3, #1]
	*p++ = resp_id;
  40257c:	7098      	strb	r0, [r3, #2]
	*p++ = status;
  40257e:	70d9      	strb	r1, [r3, #3]
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
	{
		checksum += A[i];
  402580:	f080 0080 	eor.w	r0, r0, #128	; 0x80
  402584:	4401      	add	r1, r0
	*p++ = SERIAL_SOF;
	//*p++ = ENCRYPT_MODE;
	*p++ = 2;
	*p++ = resp_id;
	*p++ = status;
	*p = sum8(&resp_buf[0], p - &resp_buf[0]);
  402586:	7119      	strb	r1, [r3, #4]
	p++;
	resp_out_data->buf = resp_buf;
  402588:	4907      	ldr	r1, [pc, #28]	; (4025a8 <serial_resp_out+0x38>)
  40258a:	680a      	ldr	r2, [r1, #0]
  40258c:	6013      	str	r3, [r2, #0]
	resp_out_data->len = p - resp_buf;
  40258e:	680b      	ldr	r3, [r1, #0]
  402590:	2205      	movs	r2, #5
  402592:	605a      	str	r2, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
  402594:	4b05      	ldr	r3, [pc, #20]	; (4025ac <serial_resp_out+0x3c>)
  402596:	6818      	ldr	r0, [r3, #0]
  402598:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40259c:	2300      	movs	r3, #0
  40259e:	4c04      	ldr	r4, [pc, #16]	; (4025b0 <serial_resp_out+0x40>)
  4025a0:	47a0      	blx	r4
  4025a2:	bd10      	pop	{r4, pc}
  4025a4:	20018b50 	.word	0x20018b50
  4025a8:	20000024 	.word	0x20000024
  4025ac:	200194ec 	.word	0x200194ec
  4025b0:	00401321 	.word	0x00401321

004025b4 <byte2hexstrstr>:
	ioport_set_pin_level(WINC_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
	delay_ms(100);
}

static int byte2hexstrstr(const uint8_t *pBytes, uint32_t srcLen, uint8_t *pDstStr, uint32_t dstLen)
{
  4025b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4025b8:	b086      	sub	sp, #24
  4025ba:	4606      	mov	r6, r0
  4025bc:	460c      	mov	r4, r1
  4025be:	4615      	mov	r5, r2
  4025c0:	4698      	mov	r8, r3
	const char tab[] = "0123456789abcdef";
  4025c2:	af01      	add	r7, sp, #4
  4025c4:	f8df e068 	ldr.w	lr, [pc, #104]	; 402630 <byte2hexstrstr+0x7c>
  4025c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  4025cc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
  4025ce:	f8de 3000 	ldr.w	r3, [lr]
  4025d2:	703b      	strb	r3, [r7, #0]
	uint32_t i = 0;

	memset(pDstStr, 0, dstLen);
  4025d4:	4628      	mov	r0, r5
  4025d6:	2100      	movs	r1, #0
  4025d8:	4642      	mov	r2, r8
  4025da:	4b14      	ldr	r3, [pc, #80]	; (40262c <byte2hexstrstr+0x78>)
  4025dc:	4798      	blx	r3

	if (dstLen < srcLen * 2)
  4025de:	ebb8 0f44 	cmp.w	r8, r4, lsl #1
	srcLen = (dstLen - 1) / 2;
  4025e2:	bf3c      	itt	cc
  4025e4:	f108 34ff 	addcc.w	r4, r8, #4294967295
  4025e8:	0864      	lsrcc	r4, r4, #1

	for (i = 0; i < srcLen; i++)
  4025ea:	b1cc      	cbz	r4, 402620 <byte2hexstrstr+0x6c>
  4025ec:	1ca9      	adds	r1, r5, #2
  4025ee:	4632      	mov	r2, r6
  4025f0:	1930      	adds	r0, r6, r4
  4025f2:	4616      	mov	r6, r2
	{
		*pDstStr++ = tab[*pBytes >> 4];
  4025f4:	f812 3b01 	ldrb.w	r3, [r2], #1
  4025f8:	af06      	add	r7, sp, #24
  4025fa:	eb07 1313 	add.w	r3, r7, r3, lsr #4
  4025fe:	f813 3c14 	ldrb.w	r3, [r3, #-20]
  402602:	f801 3c02 	strb.w	r3, [r1, #-2]
		*pDstStr++ = tab[*pBytes & 0x0f];
  402606:	7833      	ldrb	r3, [r6, #0]
  402608:	f003 030f 	and.w	r3, r3, #15
  40260c:	443b      	add	r3, r7
  40260e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
  402612:	f801 3c01 	strb.w	r3, [r1, #-1]
  402616:	3102      	adds	r1, #2
	memset(pDstStr, 0, dstLen);

	if (dstLen < srcLen * 2)
	srcLen = (dstLen - 1) / 2;

	for (i = 0; i < srcLen; i++)
  402618:	4282      	cmp	r2, r0
  40261a:	d1ea      	bne.n	4025f2 <byte2hexstrstr+0x3e>
  40261c:	eb05 0544 	add.w	r5, r5, r4, lsl #1
	{
		*pDstStr++ = tab[*pBytes >> 4];
		*pDstStr++ = tab[*pBytes & 0x0f];
		pBytes++;
	}
	*pDstStr++ = 0;
  402620:	2300      	movs	r3, #0
  402622:	702b      	strb	r3, [r5, #0]
	return srcLen * 2;
}
  402624:	0060      	lsls	r0, r4, #1
  402626:	b006      	add	sp, #24
  402628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40262c:	00404531 	.word	0x00404531
  402630:	0040753c 	.word	0x0040753c

00402634 <signal_to_wifi>:
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
	//nm_uart_send(UART1, &buf[0], p - &buf[0]);
}

static void signal_to_wifi(uint8_t resp_id, uint8_t *data, uint8_t datalen)
{
  402634:	b538      	push	{r3, r4, r5, lr}
  402636:	4614      	mov	r4, r2
	static uint8_t resp_buf[256];
	uint8_t *p = &resp_buf[0];
	static serial_out_pk_t resp_send_packet;
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
  402638:	4b1b      	ldr	r3, [pc, #108]	; (4026a8 <signal_to_wifi+0x74>)
  40263a:	227e      	movs	r2, #126	; 0x7e
  40263c:	701a      	strb	r2, [r3, #0]
	*p++ = ENCRYPT_MODE;
  40263e:	2200      	movs	r2, #0
  402640:	705a      	strb	r2, [r3, #1]
	*p++ = 1 + datalen;
  402642:	1c62      	adds	r2, r4, #1
  402644:	709a      	strb	r2, [r3, #2]
	*p++ = resp_id;
  402646:	70d8      	strb	r0, [r3, #3]

	if((data != NULL) && (datalen > 0)) {
  402648:	b139      	cbz	r1, 40265a <signal_to_wifi+0x26>
  40264a:	b144      	cbz	r4, 40265e <signal_to_wifi+0x2a>
		memcpy(p, data, datalen);
  40264c:	4d17      	ldr	r5, [pc, #92]	; (4026ac <signal_to_wifi+0x78>)
  40264e:	4628      	mov	r0, r5
  402650:	4622      	mov	r2, r4
  402652:	4b17      	ldr	r3, [pc, #92]	; (4026b0 <signal_to_wifi+0x7c>)
  402654:	4798      	blx	r3
		p = p + datalen;
  402656:	442c      	add	r4, r5
  402658:	e002      	b.n	402660 <signal_to_wifi+0x2c>
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
	*p++ = ENCRYPT_MODE;
	*p++ = 1 + datalen;
	*p++ = resp_id;
  40265a:	4c14      	ldr	r4, [pc, #80]	; (4026ac <signal_to_wifi+0x78>)
  40265c:	e000      	b.n	402660 <signal_to_wifi+0x2c>
  40265e:	4c13      	ldr	r4, [pc, #76]	; (4026ac <signal_to_wifi+0x78>)

	if((data != NULL) && (datalen > 0)) {
		memcpy(p, data, datalen);
		p = p + datalen;
	}
	*p = sum8(&resp_buf[0], p - resp_buf);
  402660:	4d11      	ldr	r5, [pc, #68]	; (4026a8 <signal_to_wifi+0x74>)
  402662:	1b60      	subs	r0, r4, r5

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  402664:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
  402668:	d00b      	beq.n	402682 <signal_to_wifi+0x4e>
  40266a:	1e6a      	subs	r2, r5, #1
  40266c:	3801      	subs	r0, #1
  40266e:	fa55 f080 	uxtab	r0, r5, r0
  402672:	2300      	movs	r3, #0
	{
		checksum += A[i];
  402674:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  402678:	440b      	add	r3, r1
  40267a:	b2db      	uxtb	r3, r3

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  40267c:	4282      	cmp	r2, r0
  40267e:	d1f9      	bne.n	402674 <signal_to_wifi+0x40>
  402680:	e000      	b.n	402684 <signal_to_wifi+0x50>
}

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
  402682:	2300      	movs	r3, #0

	if((data != NULL) && (datalen > 0)) {
		memcpy(p, data, datalen);
		p = p + datalen;
	}
	*p = sum8(&resp_buf[0], p - resp_buf);
  402684:	4622      	mov	r2, r4
  402686:	f802 3b01 	strb.w	r3, [r2], #1
	p++;
	resp_out_data->buf = resp_buf;
  40268a:	490a      	ldr	r1, [pc, #40]	; (4026b4 <signal_to_wifi+0x80>)
  40268c:	680b      	ldr	r3, [r1, #0]
  40268e:	4806      	ldr	r0, [pc, #24]	; (4026a8 <signal_to_wifi+0x74>)
  402690:	6018      	str	r0, [r3, #0]
	resp_out_data->len = p - resp_buf;
  402692:	680b      	ldr	r3, [r1, #0]
  402694:	1b52      	subs	r2, r2, r5
  402696:	605a      	str	r2, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &resp_out_data, 1000);
  402698:	4b07      	ldr	r3, [pc, #28]	; (4026b8 <signal_to_wifi+0x84>)
  40269a:	6818      	ldr	r0, [r3, #0]
  40269c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4026a0:	2300      	movs	r3, #0
  4026a2:	4c06      	ldr	r4, [pc, #24]	; (4026bc <signal_to_wifi+0x88>)
  4026a4:	47a0      	blx	r4
  4026a6:	bd38      	pop	{r3, r4, r5, pc}
  4026a8:	20018b70 	.word	0x20018b70
  4026ac:	20018b74 	.word	0x20018b74
  4026b0:	004043fd 	.word	0x004043fd
  4026b4:	20000028 	.word	0x20000028
  4026b8:	200194ec 	.word	0x200194ec
  4026bc:	00401321 	.word	0x00401321

004026c0 <form_serial_packet>:
	}
	return(checksum);
}

static uint16_t form_serial_packet(uint8_t cmdid, uint8_t *data, uint8_t datalen, uint8_t *buf)
{
  4026c0:	b570      	push	{r4, r5, r6, lr}
  4026c2:	4616      	mov	r6, r2
  4026c4:	461d      	mov	r5, r3
	uint8_t *p = buf;

	*p++ = SERIAL_SOF;
  4026c6:	237e      	movs	r3, #126	; 0x7e
  4026c8:	702b      	strb	r3, [r5, #0]
	*p++ = ENCRYPT_MODE;
  4026ca:	2300      	movs	r3, #0
  4026cc:	706b      	strb	r3, [r5, #1]
	*p++ = datalen + 1;
  4026ce:	1c53      	adds	r3, r2, #1
  4026d0:	70ab      	strb	r3, [r5, #2]
	*p++ = cmdid;
  4026d2:	1d2c      	adds	r4, r5, #4
  4026d4:	70e8      	strb	r0, [r5, #3]
	if((data != NULL) && (datalen > 0)) {
  4026d6:	b121      	cbz	r1, 4026e2 <form_serial_packet+0x22>
  4026d8:	b11a      	cbz	r2, 4026e2 <form_serial_packet+0x22>
		memcpy(p, data, datalen);
  4026da:	4620      	mov	r0, r4
  4026dc:	4b0c      	ldr	r3, [pc, #48]	; (402710 <form_serial_packet+0x50>)
  4026de:	4798      	blx	r3
		p = p + datalen;
  4026e0:	4434      	add	r4, r6
	}
	*p = sum8(buf, (p - buf));
  4026e2:	1b60      	subs	r0, r4, r5

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  4026e4:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
  4026e8:	d00b      	beq.n	402702 <form_serial_packet+0x42>
  4026ea:	1e6a      	subs	r2, r5, #1
  4026ec:	3801      	subs	r0, #1
  4026ee:	fa55 f080 	uxtab	r0, r5, r0
  4026f2:	2300      	movs	r3, #0
	{
		checksum += A[i];
  4026f4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4026f8:	440b      	add	r3, r1
  4026fa:	b2db      	uxtb	r3, r3

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  4026fc:	4282      	cmp	r2, r0
  4026fe:	d1f9      	bne.n	4026f4 <form_serial_packet+0x34>
  402700:	e000      	b.n	402704 <form_serial_packet+0x44>
}

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
  402702:	2300      	movs	r3, #0
	*p++ = cmdid;
	if((data != NULL) && (datalen > 0)) {
		memcpy(p, data, datalen);
		p = p + datalen;
	}
	*p = sum8(buf, (p - buf));
  402704:	f804 3b01 	strb.w	r3, [r4], #1
	p++;

	return (p - buf);
  402708:	1b60      	subs	r0, r4, r5
}
  40270a:	b280      	uxth	r0, r0
  40270c:	bd70      	pop	{r4, r5, r6, pc}
  40270e:	bf00      	nop
  402710:	004043fd 	.word	0x004043fd

00402714 <vConfigModeCallback>:
		break;
	}
}

static void vConfigModeCallback( xTimerHandle pxTimer )
{
  402714:	b530      	push	{r4, r5, lr}
  402716:	b085      	sub	sp, #20
	
	static uint8_t pkt_buf[16];
	static uint16_t pkt_len;

	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  402718:	4b63      	ldr	r3, [pc, #396]	; (4028a8 <vConfigModeCallback+0x194>)
  40271a:	9303      	str	r3, [sp, #12]
	
	
	IoT_vPortEnterCritical();
  40271c:	4b63      	ldr	r3, [pc, #396]	; (4028ac <vConfigModeCallback+0x198>)
  40271e:	4798      	blx	r3
	count++;
  402720:	4a63      	ldr	r2, [pc, #396]	; (4028b0 <vConfigModeCallback+0x19c>)
  402722:	7813      	ldrb	r3, [r2, #0]
  402724:	3301      	adds	r3, #1
  402726:	7013      	strb	r3, [r2, #0]
	IoT_vPortExitCritical();
  402728:	4b62      	ldr	r3, [pc, #392]	; (4028b4 <vConfigModeCallback+0x1a0>)
  40272a:	4798      	blx	r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40272c:	4b62      	ldr	r3, [pc, #392]	; (4028b8 <vConfigModeCallback+0x1a4>)
  40272e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	
	if(!ioport_get_pin_level(BUTTON_0_PIN)){
  402730:	f013 0f04 	tst.w	r3, #4
  402734:	d12f      	bne.n	402796 <vConfigModeCallback+0x82>
		if(count >= 5){
  402736:	4b5e      	ldr	r3, [pc, #376]	; (4028b0 <vConfigModeCallback+0x19c>)
  402738:	781b      	ldrb	r3, [r3, #0]
  40273a:	2b04      	cmp	r3, #4
  40273c:	d927      	bls.n	40278e <vConfigModeCallback+0x7a>
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("enter config mode\r\n"));
  40273e:	4b5f      	ldr	r3, [pc, #380]	; (4028bc <vConfigModeCallback+0x1a8>)
  402740:	6818      	ldr	r0, [r3, #0]
  402742:	b1d0      	cbz	r0, 40277a <vConfigModeCallback+0x66>
  402744:	2100      	movs	r1, #0
  402746:	f04f 32ff 	mov.w	r2, #4294967295
  40274a:	460b      	mov	r3, r1
  40274c:	4c5c      	ldr	r4, [pc, #368]	; (4028c0 <vConfigModeCallback+0x1ac>)
  40274e:	47a0      	blx	r4
  402750:	4b5c      	ldr	r3, [pc, #368]	; (4028c4 <vConfigModeCallback+0x1b0>)
  402752:	4798      	blx	r3
  402754:	4604      	mov	r4, r0
  402756:	2000      	movs	r0, #0
  402758:	4b5b      	ldr	r3, [pc, #364]	; (4028c8 <vConfigModeCallback+0x1b4>)
  40275a:	4798      	blx	r3
  40275c:	4602      	mov	r2, r0
  40275e:	485b      	ldr	r0, [pc, #364]	; (4028cc <vConfigModeCallback+0x1b8>)
  402760:	4621      	mov	r1, r4
  402762:	4c5b      	ldr	r4, [pc, #364]	; (4028d0 <vConfigModeCallback+0x1bc>)
  402764:	47a0      	blx	r4
  402766:	485b      	ldr	r0, [pc, #364]	; (4028d4 <vConfigModeCallback+0x1c0>)
  402768:	47a0      	blx	r4
  40276a:	4b54      	ldr	r3, [pc, #336]	; (4028bc <vConfigModeCallback+0x1a8>)
  40276c:	6818      	ldr	r0, [r3, #0]
  40276e:	2100      	movs	r1, #0
  402770:	460a      	mov	r2, r1
  402772:	460b      	mov	r3, r1
  402774:	4c58      	ldr	r4, [pc, #352]	; (4028d8 <vConfigModeCallback+0x1c4>)
  402776:	47a0      	blx	r4
  402778:	e002      	b.n	402780 <vConfigModeCallback+0x6c>
  40277a:	4856      	ldr	r0, [pc, #344]	; (4028d4 <vConfigModeCallback+0x1c0>)
  40277c:	4b54      	ldr	r3, [pc, #336]	; (4028d0 <vConfigModeCallback+0x1bc>)
  40277e:	4798      	blx	r3
			button_mode = ENTER_CONFIG_MODE;
  402780:	2200      	movs	r2, #0
  402782:	4b56      	ldr	r3, [pc, #344]	; (4028dc <vConfigModeCallback+0x1c8>)
  402784:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_ON;
  402786:	2203      	movs	r2, #3
  402788:	4b55      	ldr	r3, [pc, #340]	; (4028e0 <vConfigModeCallback+0x1cc>)
  40278a:	701a      	strb	r2, [r3, #0]
  40278c:	e08a      	b.n	4028a4 <vConfigModeCallback+0x190>
		}
		else {
			button_mode = ENTER_GENERAL_MODE;
  40278e:	2201      	movs	r2, #1
  402790:	4b52      	ldr	r3, [pc, #328]	; (4028dc <vConfigModeCallback+0x1c8>)
  402792:	701a      	strb	r2, [r3, #0]
  402794:	e086      	b.n	4028a4 <vConfigModeCallback+0x190>
		}
	}
	else{
		//button released, exit FN mode
		if(button_mode == ENTER_CONFIG_MODE){
  402796:	4b51      	ldr	r3, [pc, #324]	; (4028dc <vConfigModeCallback+0x1c8>)
  402798:	781b      	ldrb	r3, [r3, #0]
  40279a:	2b00      	cmp	r3, #0
  40279c:	d139      	bne.n	402812 <vConfigModeCallback+0xfe>
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("perform config mode\r\n"));
  40279e:	4b47      	ldr	r3, [pc, #284]	; (4028bc <vConfigModeCallback+0x1a8>)
  4027a0:	6818      	ldr	r0, [r3, #0]
  4027a2:	b1d0      	cbz	r0, 4027da <vConfigModeCallback+0xc6>
  4027a4:	2100      	movs	r1, #0
  4027a6:	f04f 32ff 	mov.w	r2, #4294967295
  4027aa:	460b      	mov	r3, r1
  4027ac:	4c44      	ldr	r4, [pc, #272]	; (4028c0 <vConfigModeCallback+0x1ac>)
  4027ae:	47a0      	blx	r4
  4027b0:	4b44      	ldr	r3, [pc, #272]	; (4028c4 <vConfigModeCallback+0x1b0>)
  4027b2:	4798      	blx	r3
  4027b4:	4604      	mov	r4, r0
  4027b6:	2000      	movs	r0, #0
  4027b8:	4b43      	ldr	r3, [pc, #268]	; (4028c8 <vConfigModeCallback+0x1b4>)
  4027ba:	4798      	blx	r3
  4027bc:	4602      	mov	r2, r0
  4027be:	4843      	ldr	r0, [pc, #268]	; (4028cc <vConfigModeCallback+0x1b8>)
  4027c0:	4621      	mov	r1, r4
  4027c2:	4c43      	ldr	r4, [pc, #268]	; (4028d0 <vConfigModeCallback+0x1bc>)
  4027c4:	47a0      	blx	r4
  4027c6:	4847      	ldr	r0, [pc, #284]	; (4028e4 <vConfigModeCallback+0x1d0>)
  4027c8:	47a0      	blx	r4
  4027ca:	4b3c      	ldr	r3, [pc, #240]	; (4028bc <vConfigModeCallback+0x1a8>)
  4027cc:	6818      	ldr	r0, [r3, #0]
  4027ce:	2100      	movs	r1, #0
  4027d0:	460a      	mov	r2, r1
  4027d2:	460b      	mov	r3, r1
  4027d4:	4c40      	ldr	r4, [pc, #256]	; (4028d8 <vConfigModeCallback+0x1c4>)
  4027d6:	47a0      	blx	r4
  4027d8:	e002      	b.n	4027e0 <vConfigModeCallback+0xcc>
  4027da:	4842      	ldr	r0, [pc, #264]	; (4028e4 <vConfigModeCallback+0x1d0>)
  4027dc:	4b3c      	ldr	r3, [pc, #240]	; (4028d0 <vConfigModeCallback+0x1bc>)
  4027de:	4798      	blx	r3
			led_blinking_mode = LED_MODE_CONNECT;
  4027e0:	2201      	movs	r2, #1
  4027e2:	4b3f      	ldr	r3, [pc, #252]	; (4028e0 <vConfigModeCallback+0x1cc>)
  4027e4:	701a      	strb	r2, [r3, #0]
			pkt_len = form_serial_packet(CUSTOMIZE_CMD_FACTORY_RESET, NULL, 0, pkt_buf);
  4027e6:	4c40      	ldr	r4, [pc, #256]	; (4028e8 <vConfigModeCallback+0x1d4>)
  4027e8:	2002      	movs	r0, #2
  4027ea:	2100      	movs	r1, #0
  4027ec:	460a      	mov	r2, r1
  4027ee:	4623      	mov	r3, r4
  4027f0:	4d3e      	ldr	r5, [pc, #248]	; (4028ec <vConfigModeCallback+0x1d8>)
  4027f2:	47a8      	blx	r5
  4027f4:	4b3e      	ldr	r3, [pc, #248]	; (4028f0 <vConfigModeCallback+0x1dc>)
  4027f6:	8018      	strh	r0, [r3, #0]
			out_data->buf = pkt_buf;
  4027f8:	9b03      	ldr	r3, [sp, #12]
  4027fa:	601c      	str	r4, [r3, #0]
			out_data->len = pkt_len;
  4027fc:	a904      	add	r1, sp, #16
  4027fe:	f851 3d04 	ldr.w	r3, [r1, #-4]!
  402802:	6058      	str	r0, [r3, #4]
			IoT_xQueueSend(serial_out_queue, &out_data, 0);
  402804:	4b3b      	ldr	r3, [pc, #236]	; (4028f4 <vConfigModeCallback+0x1e0>)
  402806:	6818      	ldr	r0, [r3, #0]
  402808:	2200      	movs	r2, #0
  40280a:	4613      	mov	r3, r2
  40280c:	4c32      	ldr	r4, [pc, #200]	; (4028d8 <vConfigModeCallback+0x1c4>)
  40280e:	47a0      	blx	r4
  402810:	e037      	b.n	402882 <vConfigModeCallback+0x16e>
		}
		else if (button_mode == ENTER_GENERAL_MODE){
  402812:	2b01      	cmp	r3, #1
  402814:	d135      	bne.n	402882 <vConfigModeCallback+0x16e>
			IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("perform test command mode\r\n"));
  402816:	4b29      	ldr	r3, [pc, #164]	; (4028bc <vConfigModeCallback+0x1a8>)
  402818:	6818      	ldr	r0, [r3, #0]
  40281a:	b1d0      	cbz	r0, 402852 <vConfigModeCallback+0x13e>
  40281c:	2100      	movs	r1, #0
  40281e:	f04f 32ff 	mov.w	r2, #4294967295
  402822:	460b      	mov	r3, r1
  402824:	4c26      	ldr	r4, [pc, #152]	; (4028c0 <vConfigModeCallback+0x1ac>)
  402826:	47a0      	blx	r4
  402828:	4b26      	ldr	r3, [pc, #152]	; (4028c4 <vConfigModeCallback+0x1b0>)
  40282a:	4798      	blx	r3
  40282c:	4604      	mov	r4, r0
  40282e:	2000      	movs	r0, #0
  402830:	4b25      	ldr	r3, [pc, #148]	; (4028c8 <vConfigModeCallback+0x1b4>)
  402832:	4798      	blx	r3
  402834:	4602      	mov	r2, r0
  402836:	4825      	ldr	r0, [pc, #148]	; (4028cc <vConfigModeCallback+0x1b8>)
  402838:	4621      	mov	r1, r4
  40283a:	4c25      	ldr	r4, [pc, #148]	; (4028d0 <vConfigModeCallback+0x1bc>)
  40283c:	47a0      	blx	r4
  40283e:	482e      	ldr	r0, [pc, #184]	; (4028f8 <vConfigModeCallback+0x1e4>)
  402840:	47a0      	blx	r4
  402842:	4b1e      	ldr	r3, [pc, #120]	; (4028bc <vConfigModeCallback+0x1a8>)
  402844:	6818      	ldr	r0, [r3, #0]
  402846:	2100      	movs	r1, #0
  402848:	460a      	mov	r2, r1
  40284a:	460b      	mov	r3, r1
  40284c:	4c22      	ldr	r4, [pc, #136]	; (4028d8 <vConfigModeCallback+0x1c4>)
  40284e:	47a0      	blx	r4
  402850:	e002      	b.n	402858 <vConfigModeCallback+0x144>
  402852:	4829      	ldr	r0, [pc, #164]	; (4028f8 <vConfigModeCallback+0x1e4>)
  402854:	4b1e      	ldr	r3, [pc, #120]	; (4028d0 <vConfigModeCallback+0x1bc>)
  402856:	4798      	blx	r3
static void auto_states_upload()
{

	static uint8_t pkt_buf[16];
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  402858:	4b28      	ldr	r3, [pc, #160]	; (4028fc <vConfigModeCallback+0x1e8>)
  40285a:	9302      	str	r3, [sp, #8]
	uint16_t pkt_len;
	
	pkt_len = form_serial_packet(CUSTOMIZE_CMD_DATA_UPLOAD, &g_virtual_dev, sizeof(g_virtual_dev), pkt_buf);
  40285c:	4c28      	ldr	r4, [pc, #160]	; (402900 <vConfigModeCallback+0x1ec>)
  40285e:	2009      	movs	r0, #9
  402860:	4928      	ldr	r1, [pc, #160]	; (402904 <vConfigModeCallback+0x1f0>)
  402862:	2205      	movs	r2, #5
  402864:	4623      	mov	r3, r4
  402866:	4d21      	ldr	r5, [pc, #132]	; (4028ec <vConfigModeCallback+0x1d8>)
  402868:	47a8      	blx	r5
	out_data->buf = pkt_buf;
  40286a:	9b02      	ldr	r3, [sp, #8]
  40286c:	601c      	str	r4, [r3, #0]
	out_data->len = pkt_len;
  40286e:	a904      	add	r1, sp, #16
  402870:	f851 3d08 	ldr.w	r3, [r1, #-8]!
  402874:	6058      	str	r0, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &out_data, 0);
  402876:	4b1f      	ldr	r3, [pc, #124]	; (4028f4 <vConfigModeCallback+0x1e0>)
  402878:	6818      	ldr	r0, [r3, #0]
  40287a:	2200      	movs	r2, #0
  40287c:	4613      	mov	r3, r2
  40287e:	4c16      	ldr	r4, [pc, #88]	; (4028d8 <vConfigModeCallback+0x1c4>)
  402880:	47a0      	blx	r4
			//out_data->len = pkt_len;
			//IoT_xQueueSend(serial_out_queue, &out_data, 0);
			auto_states_upload();
			
		}
		IoT_vPortEnterCritical();
  402882:	4b0a      	ldr	r3, [pc, #40]	; (4028ac <vConfigModeCallback+0x198>)
  402884:	4798      	blx	r3
		count = 0;
  402886:	2400      	movs	r4, #0
  402888:	4b09      	ldr	r3, [pc, #36]	; (4028b0 <vConfigModeCallback+0x19c>)
  40288a:	701c      	strb	r4, [r3, #0]
		IoT_vPortExitCritical();
  40288c:	4b09      	ldr	r3, [pc, #36]	; (4028b4 <vConfigModeCallback+0x1a0>)
  40288e:	4798      	blx	r3
		button_mode = ENTER_GENERAL_MODE;
  402890:	2101      	movs	r1, #1
  402892:	4b12      	ldr	r3, [pc, #72]	; (4028dc <vConfigModeCallback+0x1c8>)
  402894:	7019      	strb	r1, [r3, #0]
		xTimerStop(xConfigTimer, 0);
  402896:	4b1c      	ldr	r3, [pc, #112]	; (402908 <vConfigModeCallback+0x1f4>)
  402898:	6818      	ldr	r0, [r3, #0]
  40289a:	9400      	str	r4, [sp, #0]
  40289c:	4622      	mov	r2, r4
  40289e:	4623      	mov	r3, r4
  4028a0:	4c1a      	ldr	r4, [pc, #104]	; (40290c <vConfigModeCallback+0x1f8>)
  4028a2:	47a0      	blx	r4
	}
}
  4028a4:	b005      	add	sp, #20
  4028a6:	bd30      	pop	{r4, r5, pc}
  4028a8:	20018b64 	.word	0x20018b64
  4028ac:	00400e95 	.word	0x00400e95
  4028b0:	20018cb4 	.word	0x20018cb4
  4028b4:	00400eb5 	.word	0x00400eb5
  4028b8:	400e0e00 	.word	0x400e0e00
  4028bc:	200194fc 	.word	0x200194fc
  4028c0:	004014ed 	.word	0x004014ed
  4028c4:	00401985 	.word	0x00401985
  4028c8:	004019c5 	.word	0x004019c5
  4028cc:	00407550 	.word	0x00407550
  4028d0:	00404371 	.word	0x00404371
  4028d4:	0040755c 	.word	0x0040755c
  4028d8:	00401321 	.word	0x00401321
  4028dc:	20000020 	.word	0x20000020
  4028e0:	20018b48 	.word	0x20018b48
  4028e4:	00407570 	.word	0x00407570
  4028e8:	200194cc 	.word	0x200194cc
  4028ec:	004026c1 	.word	0x004026c1
  4028f0:	20018c84 	.word	0x20018c84
  4028f4:	200194ec 	.word	0x200194ec
  4028f8:	00407588 	.word	0x00407588
  4028fc:	200194f0 	.word	0x200194f0
  402900:	20018c70 	.word	0x20018c70
  402904:	200196cc 	.word	0x200196cc
  402908:	20018c80 	.word	0x20018c80
  40290c:	0040225d 	.word	0x0040225d

00402910 <wifi_module_reset>:

void serial_init(uint32_t baudspeed);
void USART1_Handler(void);

void wifi_module_reset(void)
{
  402910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402912:	4e07      	ldr	r6, [pc, #28]	; (402930 <wifi_module_reset+0x20>)
  402914:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
  402918:	6377      	str	r7, [r6, #52]	; 0x34
	//ioport_set_pin_level(WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_LOW);
	ioport_set_pin_level(WINC_PIN_RESET, IOPORT_PIN_LEVEL_LOW);
	delay_ms(100);
  40291a:	4d06      	ldr	r5, [pc, #24]	; (402934 <wifi_module_reset+0x24>)
  40291c:	4628      	mov	r0, r5
  40291e:	4c06      	ldr	r4, [pc, #24]	; (402938 <wifi_module_reset+0x28>)
  402920:	47a0      	blx	r4
	//ioport_set_pin_level(WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_HIGH);
	delay_ms(100);
  402922:	4628      	mov	r0, r5
  402924:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402926:	6337      	str	r7, [r6, #48]	; 0x30
	ioport_set_pin_level(WINC_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
	delay_ms(100);
  402928:	4628      	mov	r0, r5
  40292a:	47a0      	blx	r4
  40292c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40292e:	bf00      	nop
  402930:	400e0e00 	.word	0x400e0e00
  402934:	000d141e 	.word	0x000d141e
  402938:	20000001 	.word	0x20000001

0040293c <serial_init>:
	*pDstStr++ = 0;
	return srcLen * 2;
}

void serial_init(uint32_t baudspeed)
{
  40293c:	b530      	push	{r4, r5, lr}
  40293e:	b087      	sub	sp, #28
  402940:	4604      	mov	r4, r0
	uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * baudspeed) / 1000;
	sam_usart_opt_t usart_settings = {
  402942:	2300      	movs	r3, #0
  402944:	9303      	str	r3, [sp, #12]
  402946:	9304      	str	r3, [sp, #16]
  402948:	9305      	str	r3, [sp, #20]
  40294a:	9000      	str	r0, [sp, #0]
  40294c:	23c0      	movs	r3, #192	; 0xc0
  40294e:	9301      	str	r3, [sp, #4]
  402950:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402954:	9302      	str	r3, [sp, #8]
		.char_length = USART_CHRL,
		.parity_type = USART_PARITY,
		.stop_bits = USART_NBSTOP,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	flexcom_enable(WIFI_SERIAL_PORT_FLEXCOM);
  402956:	4d1b      	ldr	r5, [pc, #108]	; (4029c4 <serial_init+0x88>)
  402958:	4628      	mov	r0, r5
  40295a:	4b1b      	ldr	r3, [pc, #108]	; (4029c8 <serial_init+0x8c>)
  40295c:	4798      	blx	r3
	flexcom_set_opmode(WIFI_SERIAL_PORT_FLEXCOM, FLEXCOM_USART);
  40295e:	4628      	mov	r0, r5
  402960:	2101      	movs	r1, #1
  402962:	4b1a      	ldr	r3, [pc, #104]	; (4029cc <serial_init+0x90>)
  402964:	4798      	blx	r3
	
	/* Configure USART */
	usart_init_rs232(WIFI_SERIAL_PORT, &usart_settings,
  402966:	f505 7500 	add.w	r5, r5, #512	; 0x200
  40296a:	4628      	mov	r0, r5
  40296c:	4669      	mov	r1, sp
  40296e:	4a18      	ldr	r2, [pc, #96]	; (4029d0 <serial_init+0x94>)
  402970:	4b18      	ldr	r3, [pc, #96]	; (4029d4 <serial_init+0x98>)
  402972:	4798      	blx	r3
	return srcLen * 2;
}

void serial_init(uint32_t baudspeed)
{
	uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * baudspeed) / 1000;
  402974:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402978:	0064      	lsls	r4, r4, #1
  40297a:	4917      	ldr	r1, [pc, #92]	; (4029d8 <serial_init+0x9c>)
  40297c:	fba1 3104 	umull	r3, r1, r1, r4
	
	/* Configure USART */
	usart_init_rs232(WIFI_SERIAL_PORT, &usart_settings,
	sysclk_get_peripheral_hz());
	
	usart_set_rx_timeout(WIFI_SERIAL_PORT, rx_timeout);
  402980:	4628      	mov	r0, r5
  402982:	0989      	lsrs	r1, r1, #6
  402984:	4b15      	ldr	r3, [pc, #84]	; (4029dc <serial_init+0xa0>)
  402986:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402988:	4b15      	ldr	r3, [pc, #84]	; (4029e0 <serial_init+0xa4>)
  40298a:	22e0      	movs	r2, #224	; 0xe0
  40298c:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402990:	f44f 7280 	mov.w	r2, #256	; 0x100
  402994:	601a      	str	r2, [r3, #0]
	
	/* Enable USART1 RX interrupt. */
	NVIC_SetPriority(WIFI_SERIAL_PORT_IRQn, SERIAL_PORT_INT_PRIO);
	NVIC_EnableIRQ((IRQn_Type)WIFI_SERIAL_PORT_FLEXCOM_ID);
	usart_enable_interrupt(WIFI_SERIAL_PORT, (US_IER_TIMEOUT | US_IER_RXRDY));
  402996:	4628      	mov	r0, r5
  402998:	f240 1101 	movw	r1, #257	; 0x101
  40299c:	4b11      	ldr	r3, [pc, #68]	; (4029e4 <serial_init+0xa8>)
  40299e:	4798      	blx	r3
	
	serial_recving = &serial_pk0;
  4029a0:	4a11      	ldr	r2, [pc, #68]	; (4029e8 <serial_init+0xac>)
  4029a2:	4b12      	ldr	r3, [pc, #72]	; (4029ec <serial_init+0xb0>)
  4029a4:	601a      	str	r2, [r3, #0]
	serial_recved = &serial_pk1;
  4029a6:	4a12      	ldr	r2, [pc, #72]	; (4029f0 <serial_init+0xb4>)
  4029a8:	4b12      	ldr	r3, [pc, #72]	; (4029f4 <serial_init+0xb8>)
  4029aa:	601a      	str	r2, [r3, #0]
	
	/* Enable the receiver and transmitter. */
	usart_start_rx_timeout(WIFI_SERIAL_PORT);
  4029ac:	4628      	mov	r0, r5
  4029ae:	4b12      	ldr	r3, [pc, #72]	; (4029f8 <serial_init+0xbc>)
  4029b0:	4798      	blx	r3
	usart_enable_tx(WIFI_SERIAL_PORT);
  4029b2:	4628      	mov	r0, r5
  4029b4:	4b11      	ldr	r3, [pc, #68]	; (4029fc <serial_init+0xc0>)
  4029b6:	4798      	blx	r3
	usart_enable_rx(WIFI_SERIAL_PORT);
  4029b8:	4628      	mov	r0, r5
  4029ba:	4b11      	ldr	r3, [pc, #68]	; (402a00 <serial_init+0xc4>)
  4029bc:	4798      	blx	r3
}
  4029be:	b007      	add	sp, #28
  4029c0:	bd30      	pop	{r4, r5, pc}
  4029c2:	bf00      	nop
  4029c4:	4000c000 	.word	0x4000c000
  4029c8:	00400419 	.word	0x00400419
  4029cc:	00400589 	.word	0x00400589
  4029d0:	07270000 	.word	0x07270000
  4029d4:	00400965 	.word	0x00400965
  4029d8:	10624dd3 	.word	0x10624dd3
  4029dc:	004009c9 	.word	0x004009c9
  4029e0:	e000e100 	.word	0xe000e100
  4029e4:	004009cd 	.word	0x004009cd
  4029e8:	20018cb8 	.word	0x20018cb8
  4029ec:	200194e8 	.word	0x200194e8
  4029f0:	200190bc 	.word	0x200190bc
  4029f4:	200194c8 	.word	0x200194c8
  4029f8:	004009d9 	.word	0x004009d9
  4029fc:	004009b9 	.word	0x004009b9
  402a00:	004009c1 	.word	0x004009c1

00402a04 <FLEXCOM0_Handler>:

void WIFI_SERIAL_PORT_HANDLER(void)
{
  402a04:	b530      	push	{r4, r5, lr}
  402a06:	b083      	sub	sp, #12
	uint32_t status;
	uint32_t symbol;
	Pdc *p_pdc = NULL;
	serial_in_pk_t *ptemp = NULL;
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
  402a08:	2300      	movs	r3, #0
  402a0a:	9300      	str	r3, [sp, #0]

	status = usart_get_status(WIFI_SERIAL_PORT);
  402a0c:	4823      	ldr	r0, [pc, #140]	; (402a9c <FLEXCOM0_Handler+0x98>)
  402a0e:	4b24      	ldr	r3, [pc, #144]	; (402aa0 <FLEXCOM0_Handler+0x9c>)
  402a10:	4798      	blx	r3
	//printf("USART6_Handler\r\n");
	if(status & US_CSR_RXRDY) {
  402a12:	f010 0f01 	tst.w	r0, #1
  402a16:	d012      	beq.n	402a3e <FLEXCOM0_Handler+0x3a>
		
		if(usart_read(WIFI_SERIAL_PORT, &symbol) == 0) {
  402a18:	4820      	ldr	r0, [pc, #128]	; (402a9c <FLEXCOM0_Handler+0x98>)
  402a1a:	a901      	add	r1, sp, #4
  402a1c:	4b21      	ldr	r3, [pc, #132]	; (402aa4 <FLEXCOM0_Handler+0xa0>)
  402a1e:	4798      	blx	r3
  402a20:	2800      	cmp	r0, #0
  402a22:	d139      	bne.n	402a98 <FLEXCOM0_Handler+0x94>
			if(recv_idx < MAXIMUM_DATA_LENGTH) {
  402a24:	4b20      	ldr	r3, [pc, #128]	; (402aa8 <FLEXCOM0_Handler+0xa4>)
  402a26:	681b      	ldr	r3, [r3, #0]
  402a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  402a2c:	d234      	bcs.n	402a98 <FLEXCOM0_Handler+0x94>
				serial_recving->buf[recv_idx] = (uint8_t)symbol;
  402a2e:	4a1f      	ldr	r2, [pc, #124]	; (402aac <FLEXCOM0_Handler+0xa8>)
  402a30:	6812      	ldr	r2, [r2, #0]
  402a32:	9901      	ldr	r1, [sp, #4]
  402a34:	54d1      	strb	r1, [r2, r3]
				recv_idx++;
  402a36:	3301      	adds	r3, #1
  402a38:	4a1b      	ldr	r2, [pc, #108]	; (402aa8 <FLEXCOM0_Handler+0xa4>)
  402a3a:	6013      	str	r3, [r2, #0]
  402a3c:	e02c      	b.n	402a98 <FLEXCOM0_Handler+0x94>
			}
		}
	}
	else if(status & US_CSR_TIMEOUT) {
  402a3e:	f410 7f80 	tst.w	r0, #256	; 0x100
  402a42:	d01a      	beq.n	402a7a <FLEXCOM0_Handler+0x76>
		IoT_xTimerStartFromISR(serial_tmr, &xHigherPriorityTaskWoken);
		if(xHigherPriorityTaskWoken != pdFALSE) {
			IoT_vPortYieldFromISR();
		}
		*/
		ptemp = serial_recving;
  402a44:	4b19      	ldr	r3, [pc, #100]	; (402aac <FLEXCOM0_Handler+0xa8>)
  402a46:	681a      	ldr	r2, [r3, #0]
		serial_recving = serial_recved;
  402a48:	4c19      	ldr	r4, [pc, #100]	; (402ab0 <FLEXCOM0_Handler+0xac>)
  402a4a:	6821      	ldr	r1, [r4, #0]
  402a4c:	6019      	str	r1, [r3, #0]
		serial_recved = ptemp;
  402a4e:	6022      	str	r2, [r4, #0]
		serial_recved->len = recv_idx;
  402a50:	4b15      	ldr	r3, [pc, #84]	; (402aa8 <FLEXCOM0_Handler+0xa4>)
  402a52:	6819      	ldr	r1, [r3, #0]
  402a54:	f8c2 1400 	str.w	r1, [r2, #1024]	; 0x400
		
		//serial_recving->len = recv_idx;
		recv_idx = 0;
  402a58:	2500      	movs	r5, #0
  402a5a:	601d      	str	r5, [r3, #0]
		usart_start_rx_timeout(WIFI_SERIAL_PORT);
  402a5c:	480f      	ldr	r0, [pc, #60]	; (402a9c <FLEXCOM0_Handler+0x98>)
  402a5e:	4b15      	ldr	r3, [pc, #84]	; (402ab4 <FLEXCOM0_Handler+0xb0>)
  402a60:	4798      	blx	r3
		IoT_xQueueSendFromISR(serial_in_queue, &serial_recved, &xHigherPriorityTaskWoken);
  402a62:	4b15      	ldr	r3, [pc, #84]	; (402ab8 <FLEXCOM0_Handler+0xb4>)
  402a64:	6818      	ldr	r0, [r3, #0]
  402a66:	4621      	mov	r1, r4
  402a68:	466a      	mov	r2, sp
  402a6a:	462b      	mov	r3, r5
  402a6c:	4c13      	ldr	r4, [pc, #76]	; (402abc <FLEXCOM0_Handler+0xb8>)
  402a6e:	47a0      	blx	r4
		if(xHigherPriorityTaskWoken != pdFALSE) {
  402a70:	9b00      	ldr	r3, [sp, #0]
  402a72:	b18b      	cbz	r3, 402a98 <FLEXCOM0_Handler+0x94>
			IoT_vPortYieldFromISR();
  402a74:	4b12      	ldr	r3, [pc, #72]	; (402ac0 <FLEXCOM0_Handler+0xbc>)
  402a76:	4798      	blx	r3
  402a78:	e00e      	b.n	402a98 <FLEXCOM0_Handler+0x94>
		}
	}
	else if(status & US_CSR_ENDTX) {
  402a7a:	f010 0f10 	tst.w	r0, #16
  402a7e:	d00b      	beq.n	402a98 <FLEXCOM0_Handler+0x94>
		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  402a80:	4c06      	ldr	r4, [pc, #24]	; (402a9c <FLEXCOM0_Handler+0x98>)
  402a82:	4620      	mov	r0, r4
  402a84:	4b0f      	ldr	r3, [pc, #60]	; (402ac4 <FLEXCOM0_Handler+0xc0>)
  402a86:	4798      	blx	r3
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
  402a88:	f44f 7100 	mov.w	r1, #512	; 0x200
  402a8c:	4b0e      	ldr	r3, [pc, #56]	; (402ac8 <FLEXCOM0_Handler+0xc4>)
  402a8e:	4798      	blx	r3
		usart_disable_interrupt(WIFI_SERIAL_PORT, US_IDR_ENDTX);
  402a90:	4620      	mov	r0, r4
  402a92:	2110      	movs	r1, #16
  402a94:	4b0d      	ldr	r3, [pc, #52]	; (402acc <FLEXCOM0_Handler+0xc8>)
  402a96:	4798      	blx	r3
	}
	else {
		/* Do nothing */
	}
}
  402a98:	b003      	add	sp, #12
  402a9a:	bd30      	pop	{r4, r5, pc}
  402a9c:	4000c200 	.word	0x4000c200
  402aa0:	004009d5 	.word	0x004009d5
  402aa4:	004009f5 	.word	0x004009f5
  402aa8:	20018b4c 	.word	0x20018b4c
  402aac:	200194e8 	.word	0x200194e8
  402ab0:	200194c8 	.word	0x200194c8
  402ab4:	004009d9 	.word	0x004009d9
  402ab8:	20018b40 	.word	0x20018b40
  402abc:	00401451 	.word	0x00401451
  402ac0:	00400e75 	.word	0x00400e75
  402ac4:	00400a0d 	.word	0x00400a0d
  402ac8:	004005b1 	.word	0x004005b1
  402acc:	004009d1 	.word	0x004009d1

00402ad0 <config_wifi_fw_otau_url>:
	out_data->len = pkt_len;
	IoT_xQueueSend(serial_out_queue, &out_data, portMAX_DELAY);
}

void config_wifi_fw_otau_url(void)
{
  402ad0:	b530      	push	{r4, r5, lr}
  402ad2:	b083      	sub	sp, #12
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  402ad4:	4b0b      	ldr	r3, [pc, #44]	; (402b04 <config_wifi_fw_otau_url+0x34>)
  402ad6:	9301      	str	r3, [sp, #4]
	uint16_t pkt_len;
	
	pkt_len = form_serial_packet(CMD_REQ_SET_WIFI_FW_OTAU_URL, APP_OTA_URL, strlen(APP_OTA_URL), url_buf);
  402ad8:	4c0b      	ldr	r4, [pc, #44]	; (402b08 <config_wifi_fw_otau_url+0x38>)
  402ada:	202a      	movs	r0, #42	; 0x2a
  402adc:	490b      	ldr	r1, [pc, #44]	; (402b0c <config_wifi_fw_otau_url+0x3c>)
  402ade:	223c      	movs	r2, #60	; 0x3c
  402ae0:	4623      	mov	r3, r4
  402ae2:	4d0b      	ldr	r5, [pc, #44]	; (402b10 <config_wifi_fw_otau_url+0x40>)
  402ae4:	47a8      	blx	r5
	out_data->buf = url_buf;
  402ae6:	9b01      	ldr	r3, [sp, #4]
  402ae8:	601c      	str	r4, [r3, #0]
	out_data->len = pkt_len;
  402aea:	a902      	add	r1, sp, #8
  402aec:	f851 3d04 	ldr.w	r3, [r1, #-4]!
  402af0:	6058      	str	r0, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &out_data, portMAX_DELAY);
  402af2:	4b08      	ldr	r3, [pc, #32]	; (402b14 <config_wifi_fw_otau_url+0x44>)
  402af4:	6818      	ldr	r0, [r3, #0]
  402af6:	f04f 32ff 	mov.w	r2, #4294967295
  402afa:	2300      	movs	r3, #0
  402afc:	4c06      	ldr	r4, [pc, #24]	; (402b18 <config_wifi_fw_otau_url+0x48>)
  402afe:	47a0      	blx	r4
}
  402b00:	b003      	add	sp, #12
  402b02:	bd30      	pop	{r4, r5, pc}
  402b04:	200194dc 	.word	0x200194dc
  402b08:	2001954c 	.word	0x2001954c
  402b0c:	004075a4 	.word	0x004075a4
  402b10:	004026c1 	.word	0x004026c1
  402b14:	200194ec 	.word	0x200194ec
  402b18:	00401321 	.word	0x00401321

00402b1c <parse_serial_packet>:

	}
}

void parse_serial_packet(uint8_t *buf, uint8_t buflen)
{
  402b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b20:	b083      	sub	sp, #12
  402b22:	4604      	mov	r4, r0
  402b24:	460d      	mov	r5, r1
	uint8_t *p = buf;
	uint8_t *data = NULL;
	uint8_t resp = CMD_SUCCESS;
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
  402b26:	4ab6      	ldr	r2, [pc, #728]	; (402e00 <parse_serial_packet+0x2e4>)
  402b28:	f44f 7380 	mov.w	r3, #256	; 0x100
  402b2c:	4eb5      	ldr	r6, [pc, #724]	; (402e04 <parse_serial_packet+0x2e8>)
  402b2e:	47b0      	blx	r6
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial IN(%d): %s\r\n", buflen, serial_buf_test));
  402b30:	4bb5      	ldr	r3, [pc, #724]	; (402e08 <parse_serial_packet+0x2ec>)
  402b32:	6818      	ldr	r0, [r3, #0]
  402b34:	b330      	cbz	r0, 402b84 <parse_serial_packet+0x68>
  402b36:	2100      	movs	r1, #0
  402b38:	f04f 32ff 	mov.w	r2, #4294967295
  402b3c:	460b      	mov	r3, r1
  402b3e:	4eb3      	ldr	r6, [pc, #716]	; (402e0c <parse_serial_packet+0x2f0>)
  402b40:	47b0      	blx	r6
  402b42:	4bb3      	ldr	r3, [pc, #716]	; (402e10 <parse_serial_packet+0x2f4>)
  402b44:	4798      	blx	r3
  402b46:	4606      	mov	r6, r0
  402b48:	2000      	movs	r0, #0
  402b4a:	4bb2      	ldr	r3, [pc, #712]	; (402e14 <parse_serial_packet+0x2f8>)
  402b4c:	4798      	blx	r3
  402b4e:	4602      	mov	r2, r0
  402b50:	48b1      	ldr	r0, [pc, #708]	; (402e18 <parse_serial_packet+0x2fc>)
  402b52:	4631      	mov	r1, r6
  402b54:	4eb1      	ldr	r6, [pc, #708]	; (402e1c <parse_serial_packet+0x300>)
  402b56:	47b0      	blx	r6
  402b58:	48b1      	ldr	r0, [pc, #708]	; (402e20 <parse_serial_packet+0x304>)
  402b5a:	4629      	mov	r1, r5
  402b5c:	4aa8      	ldr	r2, [pc, #672]	; (402e00 <parse_serial_packet+0x2e4>)
  402b5e:	47b0      	blx	r6
  402b60:	4ba9      	ldr	r3, [pc, #676]	; (402e08 <parse_serial_packet+0x2ec>)
  402b62:	6818      	ldr	r0, [r3, #0]
  402b64:	2100      	movs	r1, #0
  402b66:	460a      	mov	r2, r1
  402b68:	460b      	mov	r3, r1
  402b6a:	4eae      	ldr	r6, [pc, #696]	; (402e24 <parse_serial_packet+0x308>)
  402b6c:	47b0      	blx	r6
	
	while(buflen > 3) {
  402b6e:	2d03      	cmp	r5, #3
  402b70:	f240 877a 	bls.w	403a68 <parse_serial_packet+0xf4c>
		if(*p != SERIAL_SOF) {
  402b74:	7821      	ldrb	r1, [r4, #0]
  402b76:	297e      	cmp	r1, #126	; 0x7e
  402b78:	d10d      	bne.n	402b96 <parse_serial_packet+0x7a>
			}
			else if(*data == CMD_OTAU_DL_FAILED) {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU download failed.\r\n"));
			}
			else if(*data == CMD_OTAU_SW_FAILED) {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: Switch OTAU image failed.\r\n"));
  402b7a:	4ea3      	ldr	r6, [pc, #652]	; (402e08 <parse_serial_packet+0x2ec>)
  402b7c:	f8df 82c4 	ldr.w	r8, [pc, #708]	; 402e44 <parse_serial_packet+0x328>
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402b80:	4fa9      	ldr	r7, [pc, #676]	; (402e28 <parse_serial_packet+0x30c>)
  402b82:	e035      	b.n	402bf0 <parse_serial_packet+0xd4>
	uint8_t *data = NULL;
	uint8_t resp = CMD_SUCCESS;
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial IN(%d): %s\r\n", buflen, serial_buf_test));
  402b84:	48a6      	ldr	r0, [pc, #664]	; (402e20 <parse_serial_packet+0x304>)
  402b86:	4629      	mov	r1, r5
  402b88:	4a9d      	ldr	r2, [pc, #628]	; (402e00 <parse_serial_packet+0x2e4>)
  402b8a:	4ba4      	ldr	r3, [pc, #656]	; (402e1c <parse_serial_packet+0x300>)
  402b8c:	4798      	blx	r3
  402b8e:	e7ee      	b.n	402b6e <parse_serial_packet+0x52>
	
	while(buflen > 3) {
		if(*p != SERIAL_SOF) {
  402b90:	7821      	ldrb	r1, [r4, #0]
  402b92:	297e      	cmp	r1, #126	; 0x7e
  402b94:	d02c      	beq.n	402bf0 <parse_serial_packet+0xd4>
			if (uart_ready == 0)
  402b96:	4ba5      	ldr	r3, [pc, #660]	; (402e2c <parse_serial_packet+0x310>)
  402b98:	781b      	ldrb	r3, [r3, #0]
  402b9a:	2b00      	cmp	r3, #0
  402b9c:	f000 8764 	beq.w	403a68 <parse_serial_packet+0xf4c>
				return;
			resp = CMD_INVALID_HEAD;
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("Invalid header received (0x%x).\r\n", *p));
  402ba0:	4b99      	ldr	r3, [pc, #612]	; (402e08 <parse_serial_packet+0x2ec>)
  402ba2:	6818      	ldr	r0, [r3, #0]
  402ba4:	b1d8      	cbz	r0, 402bde <parse_serial_packet+0xc2>
  402ba6:	2100      	movs	r1, #0
  402ba8:	f04f 32ff 	mov.w	r2, #4294967295
  402bac:	460b      	mov	r3, r1
  402bae:	4d97      	ldr	r5, [pc, #604]	; (402e0c <parse_serial_packet+0x2f0>)
  402bb0:	47a8      	blx	r5
  402bb2:	4b97      	ldr	r3, [pc, #604]	; (402e10 <parse_serial_packet+0x2f4>)
  402bb4:	4798      	blx	r3
  402bb6:	4605      	mov	r5, r0
  402bb8:	2000      	movs	r0, #0
  402bba:	4b96      	ldr	r3, [pc, #600]	; (402e14 <parse_serial_packet+0x2f8>)
  402bbc:	4798      	blx	r3
  402bbe:	4602      	mov	r2, r0
  402bc0:	4895      	ldr	r0, [pc, #596]	; (402e18 <parse_serial_packet+0x2fc>)
  402bc2:	4629      	mov	r1, r5
  402bc4:	4d95      	ldr	r5, [pc, #596]	; (402e1c <parse_serial_packet+0x300>)
  402bc6:	47a8      	blx	r5
  402bc8:	4899      	ldr	r0, [pc, #612]	; (402e30 <parse_serial_packet+0x314>)
  402bca:	7821      	ldrb	r1, [r4, #0]
  402bcc:	47a8      	blx	r5
  402bce:	4b8e      	ldr	r3, [pc, #568]	; (402e08 <parse_serial_packet+0x2ec>)
  402bd0:	6818      	ldr	r0, [r3, #0]
  402bd2:	2100      	movs	r1, #0
  402bd4:	460a      	mov	r2, r1
  402bd6:	460b      	mov	r3, r1
  402bd8:	4c92      	ldr	r4, [pc, #584]	; (402e24 <parse_serial_packet+0x308>)
  402bda:	47a0      	blx	r4
  402bdc:	e002      	b.n	402be4 <parse_serial_packet+0xc8>
  402bde:	4894      	ldr	r0, [pc, #592]	; (402e30 <parse_serial_packet+0x314>)
  402be0:	4b8e      	ldr	r3, [pc, #568]	; (402e1c <parse_serial_packet+0x300>)
  402be2:	4798      	blx	r3
			serial_resp_out(CMD_PACKET_ERROR_RESP, resp);
  402be4:	20a0      	movs	r0, #160	; 0xa0
  402be6:	2101      	movs	r1, #1
  402be8:	4b92      	ldr	r3, [pc, #584]	; (402e34 <parse_serial_packet+0x318>)
  402bea:	4798      	blx	r3
			return;
  402bec:	f000 bf3c 	b.w	403a68 <parse_serial_packet+0xf4c>
		}
	
		len = *(p + 1 + 1) + 3;
  402bf0:	78a0      	ldrb	r0, [r4, #2]
  402bf2:	f100 0e03 	add.w	lr, r0, #3

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  402bf6:	f01e 0eff 	ands.w	lr, lr, #255	; 0xff
  402bfa:	d00d      	beq.n	402c18 <parse_serial_packet+0xfc>
  402bfc:	1e62      	subs	r2, r4, #1
  402bfe:	1c81      	adds	r1, r0, #2
  402c00:	fa54 f181 	uxtab	r1, r4, r1
  402c04:	f04f 0900 	mov.w	r9, #0
	{
		checksum += A[i];
  402c08:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  402c0c:	444b      	add	r3, r9
  402c0e:	fa5f f983 	uxtb.w	r9, r3

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  402c12:	428a      	cmp	r2, r1
  402c14:	d1f8      	bne.n	402c08 <parse_serial_packet+0xec>
  402c16:	e001      	b.n	402c1c <parse_serial_packet+0x100>
}

static unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
  402c18:	f04f 0900 	mov.w	r9, #0
	
		len = *(p + 1 + 1) + 3;

		crc = sum8(p, len);

		if(*(p + len) != crc) {
  402c1c:	eb04 0a0e 	add.w	sl, r4, lr
  402c20:	f814 100e 	ldrb.w	r1, [r4, lr]
  402c24:	4549      	cmp	r1, r9
  402c26:	d02a      	beq.n	402c7e <parse_serial_packet+0x162>
			resp = CMD_CRC_ERROR;
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("Invalid CRC, Received CRC(0x%x), Calculated CRC(0x%x).\r\n", *(p + len), crc));
  402c28:	4b77      	ldr	r3, [pc, #476]	; (402e08 <parse_serial_packet+0x2ec>)
  402c2a:	6818      	ldr	r0, [r3, #0]
  402c2c:	b1e8      	cbz	r0, 402c6a <parse_serial_packet+0x14e>
  402c2e:	2100      	movs	r1, #0
  402c30:	f04f 32ff 	mov.w	r2, #4294967295
  402c34:	460b      	mov	r3, r1
  402c36:	4c75      	ldr	r4, [pc, #468]	; (402e0c <parse_serial_packet+0x2f0>)
  402c38:	47a0      	blx	r4
  402c3a:	4b75      	ldr	r3, [pc, #468]	; (402e10 <parse_serial_packet+0x2f4>)
  402c3c:	4798      	blx	r3
  402c3e:	4604      	mov	r4, r0
  402c40:	2000      	movs	r0, #0
  402c42:	4b74      	ldr	r3, [pc, #464]	; (402e14 <parse_serial_packet+0x2f8>)
  402c44:	4798      	blx	r3
  402c46:	4602      	mov	r2, r0
  402c48:	4873      	ldr	r0, [pc, #460]	; (402e18 <parse_serial_packet+0x2fc>)
  402c4a:	4621      	mov	r1, r4
  402c4c:	4c73      	ldr	r4, [pc, #460]	; (402e1c <parse_serial_packet+0x300>)
  402c4e:	47a0      	blx	r4
  402c50:	4879      	ldr	r0, [pc, #484]	; (402e38 <parse_serial_packet+0x31c>)
  402c52:	f89a 1000 	ldrb.w	r1, [sl]
  402c56:	464a      	mov	r2, r9
  402c58:	47a0      	blx	r4
  402c5a:	4b6b      	ldr	r3, [pc, #428]	; (402e08 <parse_serial_packet+0x2ec>)
  402c5c:	6818      	ldr	r0, [r3, #0]
  402c5e:	2100      	movs	r1, #0
  402c60:	460a      	mov	r2, r1
  402c62:	460b      	mov	r3, r1
  402c64:	4c6f      	ldr	r4, [pc, #444]	; (402e24 <parse_serial_packet+0x308>)
  402c66:	47a0      	blx	r4
  402c68:	e003      	b.n	402c72 <parse_serial_packet+0x156>
  402c6a:	4873      	ldr	r0, [pc, #460]	; (402e38 <parse_serial_packet+0x31c>)
  402c6c:	464a      	mov	r2, r9
  402c6e:	4b6b      	ldr	r3, [pc, #428]	; (402e1c <parse_serial_packet+0x300>)
  402c70:	4798      	blx	r3
			serial_resp_out(CMD_PACKET_ERROR_RESP, CMD_CRC_ERROR);
  402c72:	20a0      	movs	r0, #160	; 0xa0
  402c74:	2102      	movs	r1, #2
  402c76:	4b6f      	ldr	r3, [pc, #444]	; (402e34 <parse_serial_packet+0x318>)
  402c78:	4798      	blx	r3
			return;
  402c7a:	f000 bef5 	b.w	403a68 <parse_serial_packet+0xf4c>
		}
		cmdid = *(p + 3);
  402c7e:	f894 9003 	ldrb.w	r9, [r4, #3]
	{
		.cmd_index = 0,
		.value = 0
	};
	
	switch(cmdid)
  402c82:	f1b9 0fa8 	cmp.w	r9, #168	; 0xa8
  402c86:	f000 8472 	beq.w	40356e <parse_serial_packet+0xa52>
  402c8a:	d837      	bhi.n	402cfc <parse_serial_packet+0x1e0>
  402c8c:	f1b9 0f84 	cmp.w	r9, #132	; 0x84
  402c90:	f000 8652 	beq.w	403938 <parse_serial_packet+0xe1c>
  402c94:	d818      	bhi.n	402cc8 <parse_serial_packet+0x1ac>
  402c96:	f1b9 0f0a 	cmp.w	r9, #10
  402c9a:	f000 8090 	beq.w	402dbe <parse_serial_packet+0x2a2>
  402c9e:	d809      	bhi.n	402cb4 <parse_serial_packet+0x198>
  402ca0:	f1b9 0f03 	cmp.w	r9, #3
  402ca4:	f000 8147 	beq.w	402f36 <parse_serial_packet+0x41a>
  402ca8:	f1b9 0f08 	cmp.w	r9, #8
  402cac:	f000 811a 	beq.w	402ee4 <parse_serial_packet+0x3c8>
  402cb0:	f000 bead 	b.w	403a0e <parse_serial_packet+0xef2>
  402cb4:	f1b9 0f81 	cmp.w	r9, #129	; 0x81
  402cb8:	f000 858d 	beq.w	4037d6 <parse_serial_packet+0xcba>
  402cbc:	f1b9 0f82 	cmp.w	r9, #130	; 0x82
  402cc0:	f000 826e 	beq.w	4031a0 <parse_serial_packet+0x684>
  402cc4:	f000 bea3 	b.w	403a0e <parse_serial_packet+0xef2>
  402cc8:	f1b9 0fa0 	cmp.w	r9, #160	; 0xa0
  402ccc:	d050      	beq.n	402d70 <parse_serial_packet+0x254>
  402cce:	d809      	bhi.n	402ce4 <parse_serial_packet+0x1c8>
  402cd0:	f1b9 0f89 	cmp.w	r9, #137	; 0x89
  402cd4:	f000 823f 	beq.w	403156 <parse_serial_packet+0x63a>
  402cd8:	f1b9 0f8b 	cmp.w	r9, #139	; 0x8b
  402cdc:	f000 80fa 	beq.w	402ed4 <parse_serial_packet+0x3b8>
  402ce0:	f000 be95 	b.w	403a0e <parse_serial_packet+0xef2>
  402ce4:	f1b9 0fa6 	cmp.w	r9, #166	; 0xa6
  402ce8:	f000 8284 	beq.w	4031f4 <parse_serial_packet+0x6d8>
  402cec:	f200 839e 	bhi.w	40342c <parse_serial_packet+0x910>
  402cf0:	f1b9 0fa1 	cmp.w	r9, #161	; 0xa1
  402cf4:	f000 81bc 	beq.w	403070 <parse_serial_packet+0x554>
  402cf8:	f000 be89 	b.w	403a0e <parse_serial_packet+0xef2>
  402cfc:	f1b9 0fcd 	cmp.w	r9, #205	; 0xcd
  402d00:	f000 8662 	beq.w	4039c8 <parse_serial_packet+0xeac>
  402d04:	d818      	bhi.n	402d38 <parse_serial_packet+0x21c>
  402d06:	f1b9 0fca 	cmp.w	r9, #202	; 0xca
  402d0a:	f000 8587 	beq.w	40381c <parse_serial_packet+0xd00>
  402d0e:	d809      	bhi.n	402d24 <parse_serial_packet+0x208>
  402d10:	f1b9 0fa9 	cmp.w	r9, #169	; 0xa9
  402d14:	f000 84da 	beq.w	4036cc <parse_serial_packet+0xbb0>
  402d18:	f1b9 0faa 	cmp.w	r9, #170	; 0xaa
  402d1c:	f000 84fb 	beq.w	403716 <parse_serial_packet+0xbfa>
  402d20:	f000 be75 	b.w	403a0e <parse_serial_packet+0xef2>
  402d24:	f1b9 0fcb 	cmp.w	r9, #203	; 0xcb
  402d28:	f000 859b 	beq.w	403862 <parse_serial_packet+0xd46>
  402d2c:	f1b9 0fcc 	cmp.w	r9, #204	; 0xcc
  402d30:	f000 85ba 	beq.w	4038a8 <parse_serial_packet+0xd8c>
  402d34:	f000 be6b 	b.w	403a0e <parse_serial_packet+0xef2>
  402d38:	f1b9 0ffa 	cmp.w	r9, #250	; 0xfa
  402d3c:	f000 81e2 	beq.w	403104 <parse_serial_packet+0x5e8>
  402d40:	d809      	bhi.n	402d56 <parse_serial_packet+0x23a>
  402d42:	f1b9 0ff8 	cmp.w	r9, #248	; 0xf8
  402d46:	f000 8523 	beq.w	403790 <parse_serial_packet+0xc74>
  402d4a:	f1b9 0ff9 	cmp.w	r9, #249	; 0xf9
  402d4e:	f000 8347 	beq.w	4033e0 <parse_serial_packet+0x8c4>
  402d52:	f000 be5c 	b.w	403a0e <parse_serial_packet+0xef2>
  402d56:	f1b9 0ffd 	cmp.w	r9, #253	; 0xfd
  402d5a:	f000 82b8 	beq.w	4032ce <parse_serial_packet+0x7b2>
  402d5e:	f1b9 0ffe 	cmp.w	r9, #254	; 0xfe
  402d62:	f000 8291 	beq.w	403288 <parse_serial_packet+0x76c>
  402d66:	f1b9 0ffc 	cmp.w	r9, #252	; 0xfc
  402d6a:	f040 8650 	bne.w	403a0e <parse_serial_packet+0xef2>
  402d6e:	e2e1      	b.n	403334 <parse_serial_packet+0x818>
	{
		case CMD_PACKET_ERROR_RESP:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Receive packet error response, err(%d).\r\n", *data));
  402d70:	6830      	ldr	r0, [r6, #0]
  402d72:	b1f0      	cbz	r0, 402db2 <parse_serial_packet+0x296>
  402d74:	2100      	movs	r1, #0
  402d76:	f04f 32ff 	mov.w	r2, #4294967295
  402d7a:	460b      	mov	r3, r1
  402d7c:	f8df c08c 	ldr.w	ip, [pc, #140]	; 402e0c <parse_serial_packet+0x2f0>
  402d80:	47e0      	blx	ip
  402d82:	4b23      	ldr	r3, [pc, #140]	; (402e10 <parse_serial_packet+0x2f4>)
  402d84:	4798      	blx	r3
  402d86:	4681      	mov	r9, r0
  402d88:	2000      	movs	r0, #0
  402d8a:	4b22      	ldr	r3, [pc, #136]	; (402e14 <parse_serial_packet+0x2f8>)
  402d8c:	4798      	blx	r3
  402d8e:	4602      	mov	r2, r0
  402d90:	4821      	ldr	r0, [pc, #132]	; (402e18 <parse_serial_packet+0x2fc>)
  402d92:	4649      	mov	r1, r9
  402d94:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402e1c <parse_serial_packet+0x300>
  402d98:	47c8      	blx	r9
  402d9a:	4828      	ldr	r0, [pc, #160]	; (402e3c <parse_serial_packet+0x320>)
  402d9c:	7921      	ldrb	r1, [r4, #4]
  402d9e:	47c8      	blx	r9
  402da0:	6830      	ldr	r0, [r6, #0]
  402da2:	2100      	movs	r1, #0
  402da4:	460a      	mov	r2, r1
  402da6:	460b      	mov	r3, r1
  402da8:	f8df c078 	ldr.w	ip, [pc, #120]	; 402e24 <parse_serial_packet+0x308>
  402dac:	47e0      	blx	ip
  402dae:	f000 be52 	b.w	403a56 <parse_serial_packet+0xf3a>
  402db2:	4822      	ldr	r0, [pc, #136]	; (402e3c <parse_serial_packet+0x320>)
  402db4:	7921      	ldrb	r1, [r4, #4]
  402db6:	4b19      	ldr	r3, [pc, #100]	; (402e1c <parse_serial_packet+0x300>)
  402db8:	4798      	blx	r3
  402dba:	f000 be4c 	b.w	403a56 <parse_serial_packet+0xf3a>
		break;

		case CUSTOMIZE_CMD_DEV_CTRL:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Receive control command.\r\n"));
  402dbe:	6830      	ldr	r0, [r6, #0]
  402dc0:	2800      	cmp	r0, #0
  402dc2:	d041      	beq.n	402e48 <parse_serial_packet+0x32c>
  402dc4:	2100      	movs	r1, #0
  402dc6:	f04f 32ff 	mov.w	r2, #4294967295
  402dca:	460b      	mov	r3, r1
  402dcc:	f8df c03c 	ldr.w	ip, [pc, #60]	; 402e0c <parse_serial_packet+0x2f0>
  402dd0:	47e0      	blx	ip
  402dd2:	4b0f      	ldr	r3, [pc, #60]	; (402e10 <parse_serial_packet+0x2f4>)
  402dd4:	4798      	blx	r3
  402dd6:	4681      	mov	r9, r0
  402dd8:	2000      	movs	r0, #0
  402dda:	4b0e      	ldr	r3, [pc, #56]	; (402e14 <parse_serial_packet+0x2f8>)
  402ddc:	4798      	blx	r3
  402dde:	4602      	mov	r2, r0
  402de0:	480d      	ldr	r0, [pc, #52]	; (402e18 <parse_serial_packet+0x2fc>)
  402de2:	4649      	mov	r1, r9
  402de4:	f8df 9034 	ldr.w	r9, [pc, #52]	; 402e1c <parse_serial_packet+0x300>
  402de8:	47c8      	blx	r9
  402dea:	4815      	ldr	r0, [pc, #84]	; (402e40 <parse_serial_packet+0x324>)
  402dec:	47c8      	blx	r9
  402dee:	6830      	ldr	r0, [r6, #0]
  402df0:	2100      	movs	r1, #0
  402df2:	460a      	mov	r2, r1
  402df4:	460b      	mov	r3, r1
  402df6:	f8df c02c 	ldr.w	ip, [pc, #44]	; 402e24 <parse_serial_packet+0x308>
  402dfa:	47e0      	blx	ip
  402dfc:	e027      	b.n	402e4e <parse_serial_packet+0x332>
  402dfe:	bf00      	nop
  402e00:	200195cc 	.word	0x200195cc
  402e04:	004025b5 	.word	0x004025b5
  402e08:	200194fc 	.word	0x200194fc
  402e0c:	004014ed 	.word	0x004014ed
  402e10:	00401985 	.word	0x00401985
  402e14:	004019c5 	.word	0x004019c5
  402e18:	00407550 	.word	0x00407550
  402e1c:	00404371 	.word	0x00404371
  402e20:	004075e4 	.word	0x004075e4
  402e24:	00401321 	.word	0x00401321
  402e28:	400e0e00 	.word	0x400e0e00
  402e2c:	20018ca4 	.word	0x20018ca4
  402e30:	004075f8 	.word	0x004075f8
  402e34:	00402571 	.word	0x00402571
  402e38:	0040761c 	.word	0x0040761c
  402e3c:	00407658 	.word	0x00407658
  402e40:	00407684 	.word	0x00407684
  402e44:	004078b4 	.word	0x004078b4
  402e48:	489c      	ldr	r0, [pc, #624]	; (4030bc <parse_serial_packet+0x5a0>)
  402e4a:	4b9d      	ldr	r3, [pc, #628]	; (4030c0 <parse_serial_packet+0x5a4>)
  402e4c:	4798      	blx	r3
			g_virtual_dev.power = *(data + 2);
  402e4e:	79a2      	ldrb	r2, [r4, #6]
  402e50:	4b9c      	ldr	r3, [pc, #624]	; (4030c4 <parse_serial_packet+0x5a8>)
  402e52:	701a      	strb	r2, [r3, #0]
			g_virtual_dev.work_mode = *(data + 3);
  402e54:	79e1      	ldrb	r1, [r4, #7]
  402e56:	7059      	strb	r1, [r3, #1]
			g_virtual_dev.temp_value = *(data + 4);
  402e58:	7a21      	ldrb	r1, [r4, #8]
  402e5a:	7099      	strb	r1, [r3, #2]
			g_virtual_dev.light_value = *(data + 5);
  402e5c:	7a61      	ldrb	r1, [r4, #9]
  402e5e:	70d9      	strb	r1, [r3, #3]
			g_virtual_dev.time_delay = *(data + 6);
  402e60:	7aa1      	ldrb	r1, [r4, #10]
  402e62:	7119      	strb	r1, [r3, #4]
			if(g_virtual_dev.power == 0) {
  402e64:	b922      	cbnz	r2, 402e70 <parse_serial_packet+0x354>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402e66:	2340      	movs	r3, #64	; 0x40
  402e68:	633b      	str	r3, [r7, #48]	; 0x30
				LED_Off(LED0);
				led_state = OFF;
  402e6a:	4b97      	ldr	r3, [pc, #604]	; (4030c8 <parse_serial_packet+0x5ac>)
  402e6c:	701a      	strb	r2, [r3, #0]
  402e6e:	e02a      	b.n	402ec6 <parse_serial_packet+0x3aa>
			}
			else if(g_virtual_dev.power == 1) {
  402e70:	2a01      	cmp	r2, #1
  402e72:	d104      	bne.n	402e7e <parse_serial_packet+0x362>
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402e74:	2340      	movs	r3, #64	; 0x40
  402e76:	637b      	str	r3, [r7, #52]	; 0x34
				LED_On(LED0);
				led_state = ON;
  402e78:	4b93      	ldr	r3, [pc, #588]	; (4030c8 <parse_serial_packet+0x5ac>)
  402e7a:	701a      	strb	r2, [r3, #0]
  402e7c:	e023      	b.n	402ec6 <parse_serial_packet+0x3aa>
			}
			else {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("No such control command(0x%x).\r\n", *data));
  402e7e:	6830      	ldr	r0, [r6, #0]
  402e80:	b1e8      	cbz	r0, 402ebe <parse_serial_packet+0x3a2>
  402e82:	2100      	movs	r1, #0
  402e84:	f04f 32ff 	mov.w	r2, #4294967295
  402e88:	460b      	mov	r3, r1
  402e8a:	f8df c270 	ldr.w	ip, [pc, #624]	; 4030fc <parse_serial_packet+0x5e0>
  402e8e:	47e0      	blx	ip
  402e90:	4b8e      	ldr	r3, [pc, #568]	; (4030cc <parse_serial_packet+0x5b0>)
  402e92:	4798      	blx	r3
  402e94:	4681      	mov	r9, r0
  402e96:	2000      	movs	r0, #0
  402e98:	4b8d      	ldr	r3, [pc, #564]	; (4030d0 <parse_serial_packet+0x5b4>)
  402e9a:	4798      	blx	r3
  402e9c:	4602      	mov	r2, r0
  402e9e:	488d      	ldr	r0, [pc, #564]	; (4030d4 <parse_serial_packet+0x5b8>)
  402ea0:	4649      	mov	r1, r9
  402ea2:	f8df 921c 	ldr.w	r9, [pc, #540]	; 4030c0 <parse_serial_packet+0x5a4>
  402ea6:	47c8      	blx	r9
  402ea8:	488b      	ldr	r0, [pc, #556]	; (4030d8 <parse_serial_packet+0x5bc>)
  402eaa:	7921      	ldrb	r1, [r4, #4]
  402eac:	47c8      	blx	r9
  402eae:	6830      	ldr	r0, [r6, #0]
  402eb0:	2100      	movs	r1, #0
  402eb2:	460a      	mov	r2, r1
  402eb4:	460b      	mov	r3, r1
  402eb6:	f8df c248 	ldr.w	ip, [pc, #584]	; 403100 <parse_serial_packet+0x5e4>
  402eba:	47e0      	blx	ip
  402ebc:	e003      	b.n	402ec6 <parse_serial_packet+0x3aa>
  402ebe:	4886      	ldr	r0, [pc, #536]	; (4030d8 <parse_serial_packet+0x5bc>)
  402ec0:	7921      	ldrb	r1, [r4, #4]
  402ec2:	4b7f      	ldr	r3, [pc, #508]	; (4030c0 <parse_serial_packet+0x5a4>)
  402ec4:	4798      	blx	r3
			}
			signal_to_wifi(CUSTOMIZE_CMD_DEV_CTRL_RESP, &g_virtual_dev, sizeof(g_virtual_dev));
  402ec6:	208a      	movs	r0, #138	; 0x8a
  402ec8:	497e      	ldr	r1, [pc, #504]	; (4030c4 <parse_serial_packet+0x5a8>)
  402eca:	2205      	movs	r2, #5
  402ecc:	4b83      	ldr	r3, [pc, #524]	; (4030dc <parse_serial_packet+0x5c0>)
  402ece:	4798      	blx	r3
  402ed0:	f000 bdc1 	b.w	403a56 <parse_serial_packet+0xf3a>
			serial_resp_out(CMD_PACKET_ERROR_RESP, CMD_CRC_ERROR);
			return;
		}
		cmdid = *(p + 3);
		data = p + 4;
		len = *(p + 1 + 1) - 1;
  402ed4:	1e42      	subs	r2, r0, #1
			signal_to_wifi(CUSTOMIZE_CMD_DEV_CTRL_RESP, &g_virtual_dev, sizeof(g_virtual_dev));

		break;
		
		case CUSTOMIZE_CMD_RECIPE_DOWN_RESP:
			signal_to_wifi(CUSTOMIZE_CMD_DEV_CTRL_RESP, data, datalen);
  402ed6:	208a      	movs	r0, #138	; 0x8a
  402ed8:	1d21      	adds	r1, r4, #4
  402eda:	b2d2      	uxtb	r2, r2
  402edc:	4b7f      	ldr	r3, [pc, #508]	; (4030dc <parse_serial_packet+0x5c0>)
  402ede:	4798      	blx	r3
  402ee0:	f000 bdb9 	b.w	403a56 <parse_serial_packet+0xf3a>
			//uint8_t uuid[6] = {'4','K','D','3','R','C'};
			//signal_to_wifi(CUSTOMIZE_CMD_UUID_READ_RESP, uuid, sizeof(uuid));
		//break;
		//
		case CUSTOMIZE_CMD_GET_SNAPSHOT:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Get device states.\r\n"));
  402ee4:	6830      	ldr	r0, [r6, #0]
  402ee6:	b1e0      	cbz	r0, 402f22 <parse_serial_packet+0x406>
  402ee8:	2100      	movs	r1, #0
  402eea:	f04f 32ff 	mov.w	r2, #4294967295
  402eee:	460b      	mov	r3, r1
  402ef0:	f8df c208 	ldr.w	ip, [pc, #520]	; 4030fc <parse_serial_packet+0x5e0>
  402ef4:	47e0      	blx	ip
  402ef6:	4b75      	ldr	r3, [pc, #468]	; (4030cc <parse_serial_packet+0x5b0>)
  402ef8:	4798      	blx	r3
  402efa:	4681      	mov	r9, r0
  402efc:	2000      	movs	r0, #0
  402efe:	4b74      	ldr	r3, [pc, #464]	; (4030d0 <parse_serial_packet+0x5b4>)
  402f00:	4798      	blx	r3
  402f02:	4602      	mov	r2, r0
  402f04:	4873      	ldr	r0, [pc, #460]	; (4030d4 <parse_serial_packet+0x5b8>)
  402f06:	4649      	mov	r1, r9
  402f08:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 4030c0 <parse_serial_packet+0x5a4>
  402f0c:	47c8      	blx	r9
  402f0e:	4874      	ldr	r0, [pc, #464]	; (4030e0 <parse_serial_packet+0x5c4>)
  402f10:	47c8      	blx	r9
  402f12:	6830      	ldr	r0, [r6, #0]
  402f14:	2100      	movs	r1, #0
  402f16:	460a      	mov	r2, r1
  402f18:	460b      	mov	r3, r1
  402f1a:	f8df c1e4 	ldr.w	ip, [pc, #484]	; 403100 <parse_serial_packet+0x5e4>
  402f1e:	47e0      	blx	ip
  402f20:	e002      	b.n	402f28 <parse_serial_packet+0x40c>
  402f22:	486f      	ldr	r0, [pc, #444]	; (4030e0 <parse_serial_packet+0x5c4>)
  402f24:	4b66      	ldr	r3, [pc, #408]	; (4030c0 <parse_serial_packet+0x5a4>)
  402f26:	4798      	blx	r3
			//data_upload.led_state = led_state;
			signal_to_wifi(CUSTOMIZE_CMD_GET_SNAPSHOT_RESP, &data_upload, sizeof(data_upload));
  402f28:	2088      	movs	r0, #136	; 0x88
  402f2a:	496e      	ldr	r1, [pc, #440]	; (4030e4 <parse_serial_packet+0x5c8>)
  402f2c:	2202      	movs	r2, #2
  402f2e:	4b6b      	ldr	r3, [pc, #428]	; (4030dc <parse_serial_packet+0x5c0>)
  402f30:	4798      	blx	r3
  402f32:	f000 bd90 	b.w	403a56 <parse_serial_packet+0xf3a>
		break;
		
		case CUSTOMIZE_CMD_STATUS_REPORT:
		{
			uint8_t states = *data;
  402f36:	7923      	ldrb	r3, [r4, #4]
			if(states == 0) {
  402f38:	bb23      	cbnz	r3, 402f84 <parse_serial_packet+0x468>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wifi disconnect.\r\n"));
  402f3a:	6830      	ldr	r0, [r6, #0]
  402f3c:	b1e8      	cbz	r0, 402f7a <parse_serial_packet+0x45e>
  402f3e:	2100      	movs	r1, #0
  402f40:	f04f 32ff 	mov.w	r2, #4294967295
  402f44:	460b      	mov	r3, r1
  402f46:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 4030fc <parse_serial_packet+0x5e0>
  402f4a:	47e0      	blx	ip
  402f4c:	4b5f      	ldr	r3, [pc, #380]	; (4030cc <parse_serial_packet+0x5b0>)
  402f4e:	4798      	blx	r3
  402f50:	4681      	mov	r9, r0
  402f52:	2000      	movs	r0, #0
  402f54:	4b5e      	ldr	r3, [pc, #376]	; (4030d0 <parse_serial_packet+0x5b4>)
  402f56:	4798      	blx	r3
  402f58:	4602      	mov	r2, r0
  402f5a:	485e      	ldr	r0, [pc, #376]	; (4030d4 <parse_serial_packet+0x5b8>)
  402f5c:	4649      	mov	r1, r9
  402f5e:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4030c0 <parse_serial_packet+0x5a4>
  402f62:	47c8      	blx	r9
  402f64:	4860      	ldr	r0, [pc, #384]	; (4030e8 <parse_serial_packet+0x5cc>)
  402f66:	47c8      	blx	r9
  402f68:	6830      	ldr	r0, [r6, #0]
  402f6a:	2100      	movs	r1, #0
  402f6c:	460a      	mov	r2, r1
  402f6e:	460b      	mov	r3, r1
  402f70:	f8df c18c 	ldr.w	ip, [pc, #396]	; 403100 <parse_serial_packet+0x5e4>
  402f74:	47e0      	blx	ip
  402f76:	f000 bd6e 	b.w	403a56 <parse_serial_packet+0xf3a>
  402f7a:	485b      	ldr	r0, [pc, #364]	; (4030e8 <parse_serial_packet+0x5cc>)
  402f7c:	4b50      	ldr	r3, [pc, #320]	; (4030c0 <parse_serial_packet+0x5a4>)
  402f7e:	4798      	blx	r3
  402f80:	f000 bd69 	b.w	403a56 <parse_serial_packet+0xf3a>
			}
			else if(states == 1) {
  402f84:	2b01      	cmp	r3, #1
  402f86:	d124      	bne.n	402fd2 <parse_serial_packet+0x4b6>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wifi module in sniffer mode.\r\n"));
  402f88:	6830      	ldr	r0, [r6, #0]
  402f8a:	b1e8      	cbz	r0, 402fc8 <parse_serial_packet+0x4ac>
  402f8c:	2100      	movs	r1, #0
  402f8e:	f04f 32ff 	mov.w	r2, #4294967295
  402f92:	460b      	mov	r3, r1
  402f94:	f8df c164 	ldr.w	ip, [pc, #356]	; 4030fc <parse_serial_packet+0x5e0>
  402f98:	47e0      	blx	ip
  402f9a:	4b4c      	ldr	r3, [pc, #304]	; (4030cc <parse_serial_packet+0x5b0>)
  402f9c:	4798      	blx	r3
  402f9e:	4681      	mov	r9, r0
  402fa0:	2000      	movs	r0, #0
  402fa2:	4b4b      	ldr	r3, [pc, #300]	; (4030d0 <parse_serial_packet+0x5b4>)
  402fa4:	4798      	blx	r3
  402fa6:	4602      	mov	r2, r0
  402fa8:	484a      	ldr	r0, [pc, #296]	; (4030d4 <parse_serial_packet+0x5b8>)
  402faa:	4649      	mov	r1, r9
  402fac:	f8df 9110 	ldr.w	r9, [pc, #272]	; 4030c0 <parse_serial_packet+0x5a4>
  402fb0:	47c8      	blx	r9
  402fb2:	484e      	ldr	r0, [pc, #312]	; (4030ec <parse_serial_packet+0x5d0>)
  402fb4:	47c8      	blx	r9
  402fb6:	6830      	ldr	r0, [r6, #0]
  402fb8:	2100      	movs	r1, #0
  402fba:	460a      	mov	r2, r1
  402fbc:	460b      	mov	r3, r1
  402fbe:	f8df c140 	ldr.w	ip, [pc, #320]	; 403100 <parse_serial_packet+0x5e4>
  402fc2:	47e0      	blx	ip
  402fc4:	f000 bd47 	b.w	403a56 <parse_serial_packet+0xf3a>
  402fc8:	4848      	ldr	r0, [pc, #288]	; (4030ec <parse_serial_packet+0x5d0>)
  402fca:	4b3d      	ldr	r3, [pc, #244]	; (4030c0 <parse_serial_packet+0x5a4>)
  402fcc:	4798      	blx	r3
  402fce:	f000 bd42 	b.w	403a56 <parse_serial_packet+0xf3a>
			}
			else if (states == 2) {
  402fd2:	2b02      	cmp	r3, #2
  402fd4:	d124      	bne.n	403020 <parse_serial_packet+0x504>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wifi module connect to wifi router.\r\n"));
  402fd6:	6830      	ldr	r0, [r6, #0]
  402fd8:	b1e8      	cbz	r0, 403016 <parse_serial_packet+0x4fa>
  402fda:	2100      	movs	r1, #0
  402fdc:	f04f 32ff 	mov.w	r2, #4294967295
  402fe0:	460b      	mov	r3, r1
  402fe2:	f8df c118 	ldr.w	ip, [pc, #280]	; 4030fc <parse_serial_packet+0x5e0>
  402fe6:	47e0      	blx	ip
  402fe8:	4b38      	ldr	r3, [pc, #224]	; (4030cc <parse_serial_packet+0x5b0>)
  402fea:	4798      	blx	r3
  402fec:	4681      	mov	r9, r0
  402fee:	2000      	movs	r0, #0
  402ff0:	4b37      	ldr	r3, [pc, #220]	; (4030d0 <parse_serial_packet+0x5b4>)
  402ff2:	4798      	blx	r3
  402ff4:	4602      	mov	r2, r0
  402ff6:	4837      	ldr	r0, [pc, #220]	; (4030d4 <parse_serial_packet+0x5b8>)
  402ff8:	4649      	mov	r1, r9
  402ffa:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 4030c0 <parse_serial_packet+0x5a4>
  402ffe:	47c8      	blx	r9
  403000:	483b      	ldr	r0, [pc, #236]	; (4030f0 <parse_serial_packet+0x5d4>)
  403002:	47c8      	blx	r9
  403004:	6830      	ldr	r0, [r6, #0]
  403006:	2100      	movs	r1, #0
  403008:	460a      	mov	r2, r1
  40300a:	460b      	mov	r3, r1
  40300c:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 403100 <parse_serial_packet+0x5e4>
  403010:	47e0      	blx	ip
  403012:	f000 bd20 	b.w	403a56 <parse_serial_packet+0xf3a>
  403016:	4836      	ldr	r0, [pc, #216]	; (4030f0 <parse_serial_packet+0x5d4>)
  403018:	4b29      	ldr	r3, [pc, #164]	; (4030c0 <parse_serial_packet+0x5a4>)
  40301a:	4798      	blx	r3
  40301c:	f000 bd1b 	b.w	403a56 <parse_serial_packet+0xf3a>
			}
			else if(states == 3) {
  403020:	2b03      	cmp	r3, #3
  403022:	f040 8518 	bne.w	403a56 <parse_serial_packet+0xf3a>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wifi module connect to JD server.\r\n"));
  403026:	6830      	ldr	r0, [r6, #0]
  403028:	b1e8      	cbz	r0, 403066 <parse_serial_packet+0x54a>
  40302a:	2100      	movs	r1, #0
  40302c:	f04f 32ff 	mov.w	r2, #4294967295
  403030:	460b      	mov	r3, r1
  403032:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 4030fc <parse_serial_packet+0x5e0>
  403036:	47e0      	blx	ip
  403038:	4b24      	ldr	r3, [pc, #144]	; (4030cc <parse_serial_packet+0x5b0>)
  40303a:	4798      	blx	r3
  40303c:	4681      	mov	r9, r0
  40303e:	2000      	movs	r0, #0
  403040:	4b23      	ldr	r3, [pc, #140]	; (4030d0 <parse_serial_packet+0x5b4>)
  403042:	4798      	blx	r3
  403044:	4602      	mov	r2, r0
  403046:	4823      	ldr	r0, [pc, #140]	; (4030d4 <parse_serial_packet+0x5b8>)
  403048:	4649      	mov	r1, r9
  40304a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4030c0 <parse_serial_packet+0x5a4>
  40304e:	47c8      	blx	r9
  403050:	4828      	ldr	r0, [pc, #160]	; (4030f4 <parse_serial_packet+0x5d8>)
  403052:	47c8      	blx	r9
  403054:	6830      	ldr	r0, [r6, #0]
  403056:	2100      	movs	r1, #0
  403058:	460a      	mov	r2, r1
  40305a:	460b      	mov	r3, r1
  40305c:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 403100 <parse_serial_packet+0x5e4>
  403060:	47e0      	blx	ip
  403062:	f000 bcf8 	b.w	403a56 <parse_serial_packet+0xf3a>
  403066:	4823      	ldr	r0, [pc, #140]	; (4030f4 <parse_serial_packet+0x5d8>)
  403068:	4b15      	ldr	r3, [pc, #84]	; (4030c0 <parse_serial_packet+0x5a4>)
  40306a:	4798      	blx	r3
  40306c:	f000 bcf3 	b.w	403a56 <parse_serial_packet+0xf3a>
			//sniffer_mode = 0;
			//LED_Off(LED0);
			//led_state = 0;

			//led_states_upload(led_state);
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Connect to Remote Server OK.\r\n"));
  403070:	6830      	ldr	r0, [r6, #0]
  403072:	b1e8      	cbz	r0, 4030b0 <parse_serial_packet+0x594>
  403074:	2100      	movs	r1, #0
  403076:	f04f 32ff 	mov.w	r2, #4294967295
  40307a:	460b      	mov	r3, r1
  40307c:	f8df c07c 	ldr.w	ip, [pc, #124]	; 4030fc <parse_serial_packet+0x5e0>
  403080:	47e0      	blx	ip
  403082:	4b12      	ldr	r3, [pc, #72]	; (4030cc <parse_serial_packet+0x5b0>)
  403084:	4798      	blx	r3
  403086:	4681      	mov	r9, r0
  403088:	2000      	movs	r0, #0
  40308a:	4b11      	ldr	r3, [pc, #68]	; (4030d0 <parse_serial_packet+0x5b4>)
  40308c:	4798      	blx	r3
  40308e:	4602      	mov	r2, r0
  403090:	4810      	ldr	r0, [pc, #64]	; (4030d4 <parse_serial_packet+0x5b8>)
  403092:	4649      	mov	r1, r9
  403094:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4030c0 <parse_serial_packet+0x5a4>
  403098:	47c8      	blx	r9
  40309a:	4817      	ldr	r0, [pc, #92]	; (4030f8 <parse_serial_packet+0x5dc>)
  40309c:	47c8      	blx	r9
  40309e:	6830      	ldr	r0, [r6, #0]
  4030a0:	2100      	movs	r1, #0
  4030a2:	460a      	mov	r2, r1
  4030a4:	460b      	mov	r3, r1
  4030a6:	f8df c058 	ldr.w	ip, [pc, #88]	; 403100 <parse_serial_packet+0x5e4>
  4030aa:	47e0      	blx	ip
  4030ac:	f000 bcd3 	b.w	403a56 <parse_serial_packet+0xf3a>
  4030b0:	4811      	ldr	r0, [pc, #68]	; (4030f8 <parse_serial_packet+0x5dc>)
  4030b2:	4b03      	ldr	r3, [pc, #12]	; (4030c0 <parse_serial_packet+0x5a4>)
  4030b4:	4798      	blx	r3
  4030b6:	f000 bcce 	b.w	403a56 <parse_serial_packet+0xf3a>
  4030ba:	bf00      	nop
  4030bc:	00407684 	.word	0x00407684
  4030c0:	00404371 	.word	0x00404371
  4030c4:	200196cc 	.word	0x200196cc
  4030c8:	20018ca5 	.word	0x20018ca5
  4030cc:	00401985 	.word	0x00401985
  4030d0:	004019c5 	.word	0x004019c5
  4030d4:	00407550 	.word	0x00407550
  4030d8:	004076a0 	.word	0x004076a0
  4030dc:	00402635 	.word	0x00402635
  4030e0:	004076c4 	.word	0x004076c4
  4030e4:	200194c4 	.word	0x200194c4
  4030e8:	004076dc 	.word	0x004076dc
  4030ec:	004076f0 	.word	0x004076f0
  4030f0:	00407710 	.word	0x00407710
  4030f4:	00407738 	.word	0x00407738
  4030f8:	0040775c 	.word	0x0040775c
  4030fc:	004014ed 	.word	0x004014ed
  403100:	00401321 	.word	0x00401321
		break;
		
		case CMD_CONNECTION_BEATHEART:
			uart_beatheart++;
  403104:	4aa5      	ldr	r2, [pc, #660]	; (40339c <parse_serial_packet+0x880>)
  403106:	6813      	ldr	r3, [r2, #0]
  403108:	3301      	adds	r3, #1
  40310a:	6013      	str	r3, [r2, #0]
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Connection beatheart.\r\n"));
  40310c:	6830      	ldr	r0, [r6, #0]
  40310e:	b1e8      	cbz	r0, 40314c <parse_serial_packet+0x630>
  403110:	2100      	movs	r1, #0
  403112:	f04f 32ff 	mov.w	r2, #4294967295
  403116:	460b      	mov	r3, r1
  403118:	f8df c2bc 	ldr.w	ip, [pc, #700]	; 4033d8 <parse_serial_packet+0x8bc>
  40311c:	47e0      	blx	ip
  40311e:	4ba0      	ldr	r3, [pc, #640]	; (4033a0 <parse_serial_packet+0x884>)
  403120:	4798      	blx	r3
  403122:	4681      	mov	r9, r0
  403124:	2000      	movs	r0, #0
  403126:	4b9f      	ldr	r3, [pc, #636]	; (4033a4 <parse_serial_packet+0x888>)
  403128:	4798      	blx	r3
  40312a:	4602      	mov	r2, r0
  40312c:	489e      	ldr	r0, [pc, #632]	; (4033a8 <parse_serial_packet+0x88c>)
  40312e:	4649      	mov	r1, r9
  403130:	f8df 927c 	ldr.w	r9, [pc, #636]	; 4033b0 <parse_serial_packet+0x894>
  403134:	47c8      	blx	r9
  403136:	489d      	ldr	r0, [pc, #628]	; (4033ac <parse_serial_packet+0x890>)
  403138:	47c8      	blx	r9
  40313a:	6830      	ldr	r0, [r6, #0]
  40313c:	2100      	movs	r1, #0
  40313e:	460a      	mov	r2, r1
  403140:	460b      	mov	r3, r1
  403142:	f8df c298 	ldr.w	ip, [pc, #664]	; 4033dc <parse_serial_packet+0x8c0>
  403146:	47e0      	blx	ip
  403148:	f000 bc85 	b.w	403a56 <parse_serial_packet+0xf3a>
  40314c:	4897      	ldr	r0, [pc, #604]	; (4033ac <parse_serial_packet+0x890>)
  40314e:	4b98      	ldr	r3, [pc, #608]	; (4033b0 <parse_serial_packet+0x894>)
  403150:	4798      	blx	r3
  403152:	f000 bc80 	b.w	403a56 <parse_serial_packet+0xf3a>
		break;
		
		case CUSTOMIZE_CMD_DATA_UPLOAD_RESP:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Update Data OK.\r\n"));
  403156:	6830      	ldr	r0, [r6, #0]
  403158:	b1e8      	cbz	r0, 403196 <parse_serial_packet+0x67a>
  40315a:	2100      	movs	r1, #0
  40315c:	f04f 32ff 	mov.w	r2, #4294967295
  403160:	460b      	mov	r3, r1
  403162:	f8df c274 	ldr.w	ip, [pc, #628]	; 4033d8 <parse_serial_packet+0x8bc>
  403166:	47e0      	blx	ip
  403168:	4b8d      	ldr	r3, [pc, #564]	; (4033a0 <parse_serial_packet+0x884>)
  40316a:	4798      	blx	r3
  40316c:	4681      	mov	r9, r0
  40316e:	2000      	movs	r0, #0
  403170:	4b8c      	ldr	r3, [pc, #560]	; (4033a4 <parse_serial_packet+0x888>)
  403172:	4798      	blx	r3
  403174:	4602      	mov	r2, r0
  403176:	488c      	ldr	r0, [pc, #560]	; (4033a8 <parse_serial_packet+0x88c>)
  403178:	4649      	mov	r1, r9
  40317a:	f8df 9234 	ldr.w	r9, [pc, #564]	; 4033b0 <parse_serial_packet+0x894>
  40317e:	47c8      	blx	r9
  403180:	488c      	ldr	r0, [pc, #560]	; (4033b4 <parse_serial_packet+0x898>)
  403182:	47c8      	blx	r9
  403184:	6830      	ldr	r0, [r6, #0]
  403186:	2100      	movs	r1, #0
  403188:	460a      	mov	r2, r1
  40318a:	460b      	mov	r3, r1
  40318c:	f8df c24c 	ldr.w	ip, [pc, #588]	; 4033dc <parse_serial_packet+0x8c0>
  403190:	47e0      	blx	ip
  403192:	f000 bc60 	b.w	403a56 <parse_serial_packet+0xf3a>
  403196:	4887      	ldr	r0, [pc, #540]	; (4033b4 <parse_serial_packet+0x898>)
  403198:	4b85      	ldr	r3, [pc, #532]	; (4033b0 <parse_serial_packet+0x894>)
  40319a:	4798      	blx	r3
  40319c:	f000 bc5b 	b.w	403a56 <parse_serial_packet+0xf3a>
  4031a0:	2340      	movs	r3, #64	; 0x40
  4031a2:	637b      	str	r3, [r7, #52]	; 0x34
		break;
		
		case CUSTOMIZE_CMD_FACTORY_RESET_RESP:
		{
			LED_On(LED0);
			led_state = ON;
  4031a4:	2201      	movs	r2, #1
  4031a6:	4b84      	ldr	r3, [pc, #528]	; (4033b8 <parse_serial_packet+0x89c>)
  4031a8:	701a      	strb	r2, [r3, #0]
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Reset to FactoryNew OK.\r\n"));
  4031aa:	6830      	ldr	r0, [r6, #0]
  4031ac:	b1e8      	cbz	r0, 4031ea <parse_serial_packet+0x6ce>
  4031ae:	2100      	movs	r1, #0
  4031b0:	f04f 32ff 	mov.w	r2, #4294967295
  4031b4:	460b      	mov	r3, r1
  4031b6:	f8df c220 	ldr.w	ip, [pc, #544]	; 4033d8 <parse_serial_packet+0x8bc>
  4031ba:	47e0      	blx	ip
  4031bc:	4b78      	ldr	r3, [pc, #480]	; (4033a0 <parse_serial_packet+0x884>)
  4031be:	4798      	blx	r3
  4031c0:	4681      	mov	r9, r0
  4031c2:	2000      	movs	r0, #0
  4031c4:	4b77      	ldr	r3, [pc, #476]	; (4033a4 <parse_serial_packet+0x888>)
  4031c6:	4798      	blx	r3
  4031c8:	4602      	mov	r2, r0
  4031ca:	4877      	ldr	r0, [pc, #476]	; (4033a8 <parse_serial_packet+0x88c>)
  4031cc:	4649      	mov	r1, r9
  4031ce:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 4033b0 <parse_serial_packet+0x894>
  4031d2:	47c8      	blx	r9
  4031d4:	4879      	ldr	r0, [pc, #484]	; (4033bc <parse_serial_packet+0x8a0>)
  4031d6:	47c8      	blx	r9
  4031d8:	6830      	ldr	r0, [r6, #0]
  4031da:	2100      	movs	r1, #0
  4031dc:	460a      	mov	r2, r1
  4031de:	460b      	mov	r3, r1
  4031e0:	f8df c1f8 	ldr.w	ip, [pc, #504]	; 4033dc <parse_serial_packet+0x8c0>
  4031e4:	47e0      	blx	ip
  4031e6:	f000 bc36 	b.w	403a56 <parse_serial_packet+0xf3a>
  4031ea:	4874      	ldr	r0, [pc, #464]	; (4033bc <parse_serial_packet+0x8a0>)
  4031ec:	4b70      	ldr	r3, [pc, #448]	; (4033b0 <parse_serial_packet+0x894>)
  4031ee:	4798      	blx	r3
  4031f0:	f000 bc31 	b.w	403a56 <parse_serial_packet+0xf3a>
			//winc1500_module_reset();
		}
		break;
		
		case CMD_DEVICE_UUID_RESP:
			if(*data == CMD_SUCCESS) {
  4031f4:	7923      	ldrb	r3, [r4, #4]
  4031f6:	bb23      	cbnz	r3, 403242 <parse_serial_packet+0x726>
				//Wi-Fi module will connect the remote server automatically after it gets the UUID.
				//start_wifi_connect();
				//config_wifi_app_otau_url();
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UUID RESP OK.\r\n"));
  4031f8:	6830      	ldr	r0, [r6, #0]
  4031fa:	b1e8      	cbz	r0, 403238 <parse_serial_packet+0x71c>
  4031fc:	2100      	movs	r1, #0
  4031fe:	f04f 32ff 	mov.w	r2, #4294967295
  403202:	460b      	mov	r3, r1
  403204:	f8df c1d0 	ldr.w	ip, [pc, #464]	; 4033d8 <parse_serial_packet+0x8bc>
  403208:	47e0      	blx	ip
  40320a:	4b65      	ldr	r3, [pc, #404]	; (4033a0 <parse_serial_packet+0x884>)
  40320c:	4798      	blx	r3
  40320e:	4681      	mov	r9, r0
  403210:	2000      	movs	r0, #0
  403212:	4b64      	ldr	r3, [pc, #400]	; (4033a4 <parse_serial_packet+0x888>)
  403214:	4798      	blx	r3
  403216:	4602      	mov	r2, r0
  403218:	4863      	ldr	r0, [pc, #396]	; (4033a8 <parse_serial_packet+0x88c>)
  40321a:	4649      	mov	r1, r9
  40321c:	f8df 9190 	ldr.w	r9, [pc, #400]	; 4033b0 <parse_serial_packet+0x894>
  403220:	47c8      	blx	r9
  403222:	4867      	ldr	r0, [pc, #412]	; (4033c0 <parse_serial_packet+0x8a4>)
  403224:	47c8      	blx	r9
  403226:	6830      	ldr	r0, [r6, #0]
  403228:	2100      	movs	r1, #0
  40322a:	460a      	mov	r2, r1
  40322c:	460b      	mov	r3, r1
  40322e:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 4033dc <parse_serial_packet+0x8c0>
  403232:	47e0      	blx	ip
  403234:	f000 bc0f 	b.w	403a56 <parse_serial_packet+0xf3a>
  403238:	4861      	ldr	r0, [pc, #388]	; (4033c0 <parse_serial_packet+0x8a4>)
  40323a:	4b5d      	ldr	r3, [pc, #372]	; (4033b0 <parse_serial_packet+0x894>)
  40323c:	4798      	blx	r3
  40323e:	f000 bc0a 	b.w	403a56 <parse_serial_packet+0xf3a>
			}
			else {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UUID RESP Error.\r\n"));
  403242:	6830      	ldr	r0, [r6, #0]
  403244:	b1e0      	cbz	r0, 403280 <parse_serial_packet+0x764>
  403246:	2100      	movs	r1, #0
  403248:	f04f 32ff 	mov.w	r2, #4294967295
  40324c:	460b      	mov	r3, r1
  40324e:	f8df c188 	ldr.w	ip, [pc, #392]	; 4033d8 <parse_serial_packet+0x8bc>
  403252:	47e0      	blx	ip
  403254:	4b52      	ldr	r3, [pc, #328]	; (4033a0 <parse_serial_packet+0x884>)
  403256:	4798      	blx	r3
  403258:	4681      	mov	r9, r0
  40325a:	2000      	movs	r0, #0
  40325c:	4b51      	ldr	r3, [pc, #324]	; (4033a4 <parse_serial_packet+0x888>)
  40325e:	4798      	blx	r3
  403260:	4602      	mov	r2, r0
  403262:	4851      	ldr	r0, [pc, #324]	; (4033a8 <parse_serial_packet+0x88c>)
  403264:	4649      	mov	r1, r9
  403266:	f8df 9148 	ldr.w	r9, [pc, #328]	; 4033b0 <parse_serial_packet+0x894>
  40326a:	47c8      	blx	r9
  40326c:	4855      	ldr	r0, [pc, #340]	; (4033c4 <parse_serial_packet+0x8a8>)
  40326e:	47c8      	blx	r9
  403270:	6830      	ldr	r0, [r6, #0]
  403272:	2100      	movs	r1, #0
  403274:	460a      	mov	r2, r1
  403276:	460b      	mov	r3, r1
  403278:	f8df c160 	ldr.w	ip, [pc, #352]	; 4033dc <parse_serial_packet+0x8c0>
  40327c:	47e0      	blx	ip
  40327e:	e3ea      	b.n	403a56 <parse_serial_packet+0xf3a>
  403280:	4850      	ldr	r0, [pc, #320]	; (4033c4 <parse_serial_packet+0x8a8>)
  403282:	4b4b      	ldr	r3, [pc, #300]	; (4033b0 <parse_serial_packet+0x894>)
  403284:	4798      	blx	r3
  403286:	e3e6      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
		break;
		
		case CMD_START_SNIFFER_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Start sniffer mode...\r\n"));
  403288:	6830      	ldr	r0, [r6, #0]
  40328a:	b1e0      	cbz	r0, 4032c6 <parse_serial_packet+0x7aa>
  40328c:	2100      	movs	r1, #0
  40328e:	f04f 32ff 	mov.w	r2, #4294967295
  403292:	460b      	mov	r3, r1
  403294:	f8df c140 	ldr.w	ip, [pc, #320]	; 4033d8 <parse_serial_packet+0x8bc>
  403298:	47e0      	blx	ip
  40329a:	4b41      	ldr	r3, [pc, #260]	; (4033a0 <parse_serial_packet+0x884>)
  40329c:	4798      	blx	r3
  40329e:	4681      	mov	r9, r0
  4032a0:	2000      	movs	r0, #0
  4032a2:	4b40      	ldr	r3, [pc, #256]	; (4033a4 <parse_serial_packet+0x888>)
  4032a4:	4798      	blx	r3
  4032a6:	4602      	mov	r2, r0
  4032a8:	483f      	ldr	r0, [pc, #252]	; (4033a8 <parse_serial_packet+0x88c>)
  4032aa:	4649      	mov	r1, r9
  4032ac:	f8df 9100 	ldr.w	r9, [pc, #256]	; 4033b0 <parse_serial_packet+0x894>
  4032b0:	47c8      	blx	r9
  4032b2:	4845      	ldr	r0, [pc, #276]	; (4033c8 <parse_serial_packet+0x8ac>)
  4032b4:	47c8      	blx	r9
  4032b6:	6830      	ldr	r0, [r6, #0]
  4032b8:	2100      	movs	r1, #0
  4032ba:	460a      	mov	r2, r1
  4032bc:	460b      	mov	r3, r1
  4032be:	f8df c11c 	ldr.w	ip, [pc, #284]	; 4033dc <parse_serial_packet+0x8c0>
  4032c2:	47e0      	blx	ip
  4032c4:	e3c7      	b.n	403a56 <parse_serial_packet+0xf3a>
  4032c6:	4840      	ldr	r0, [pc, #256]	; (4033c8 <parse_serial_packet+0x8ac>)
  4032c8:	4b39      	ldr	r3, [pc, #228]	; (4033b0 <parse_serial_packet+0x894>)
  4032ca:	4798      	blx	r3
  4032cc:	e3c3      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_GOT_SSID_PSK_RESP:
		{
			p = data + 1;
  4032ce:	f104 0a05 	add.w	sl, r4, #5
			len = strlen(p);
  4032d2:	4650      	mov	r0, sl
  4032d4:	4b3d      	ldr	r3, [pc, #244]	; (4033cc <parse_serial_packet+0x8b0>)
  4032d6:	4798      	blx	r3
  4032d8:	4681      	mov	r9, r0
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Got wifi ssid: %s, psk: %s\r\n", p, p + len + 1));
  4032da:	6830      	ldr	r0, [r6, #0]
  4032dc:	b308      	cbz	r0, 403322 <parse_serial_packet+0x806>
  4032de:	2100      	movs	r1, #0
  4032e0:	f04f 32ff 	mov.w	r2, #4294967295
  4032e4:	460b      	mov	r3, r1
  4032e6:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 4033d8 <parse_serial_packet+0x8bc>
  4032ea:	47e0      	blx	ip
  4032ec:	4b2c      	ldr	r3, [pc, #176]	; (4033a0 <parse_serial_packet+0x884>)
  4032ee:	4798      	blx	r3
  4032f0:	4683      	mov	fp, r0
  4032f2:	2000      	movs	r0, #0
  4032f4:	4b2b      	ldr	r3, [pc, #172]	; (4033a4 <parse_serial_packet+0x888>)
  4032f6:	4798      	blx	r3
  4032f8:	4602      	mov	r2, r0
  4032fa:	482b      	ldr	r0, [pc, #172]	; (4033a8 <parse_serial_packet+0x88c>)
  4032fc:	4659      	mov	r1, fp
  4032fe:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 4033b0 <parse_serial_packet+0x894>
  403302:	47d8      	blx	fp
  403304:	fa1f f289 	uxth.w	r2, r9
  403308:	3201      	adds	r2, #1
  40330a:	4831      	ldr	r0, [pc, #196]	; (4033d0 <parse_serial_packet+0x8b4>)
  40330c:	4651      	mov	r1, sl
  40330e:	4452      	add	r2, sl
  403310:	47d8      	blx	fp
  403312:	6830      	ldr	r0, [r6, #0]
  403314:	2100      	movs	r1, #0
  403316:	460a      	mov	r2, r1
  403318:	460b      	mov	r3, r1
  40331a:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 4033dc <parse_serial_packet+0x8c0>
  40331e:	47e0      	blx	ip
  403320:	e399      	b.n	403a56 <parse_serial_packet+0xf3a>
  403322:	fa1f f289 	uxth.w	r2, r9
  403326:	3201      	adds	r2, #1
  403328:	4829      	ldr	r0, [pc, #164]	; (4033d0 <parse_serial_packet+0x8b4>)
  40332a:	4651      	mov	r1, sl
  40332c:	4452      	add	r2, sl
  40332e:	4b20      	ldr	r3, [pc, #128]	; (4033b0 <parse_serial_packet+0x894>)
  403330:	4798      	blx	r3
  403332:	e390      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_START_WIFI_CONNECT_RESP:
		{
			p = data + 1;
  403334:	f104 0a05 	add.w	sl, r4, #5
			len = strlen(p);
  403338:	4650      	mov	r0, sl
  40333a:	4b24      	ldr	r3, [pc, #144]	; (4033cc <parse_serial_packet+0x8b0>)
  40333c:	4798      	blx	r3
  40333e:	4681      	mov	r9, r0
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Start wifi connect ssid(%s), psk(%s).\r\n", p, p + len + 1));
  403340:	6830      	ldr	r0, [r6, #0]
  403342:	b308      	cbz	r0, 403388 <parse_serial_packet+0x86c>
  403344:	2100      	movs	r1, #0
  403346:	f04f 32ff 	mov.w	r2, #4294967295
  40334a:	460b      	mov	r3, r1
  40334c:	f8df c088 	ldr.w	ip, [pc, #136]	; 4033d8 <parse_serial_packet+0x8bc>
  403350:	47e0      	blx	ip
  403352:	4b13      	ldr	r3, [pc, #76]	; (4033a0 <parse_serial_packet+0x884>)
  403354:	4798      	blx	r3
  403356:	4683      	mov	fp, r0
  403358:	2000      	movs	r0, #0
  40335a:	4b12      	ldr	r3, [pc, #72]	; (4033a4 <parse_serial_packet+0x888>)
  40335c:	4798      	blx	r3
  40335e:	4602      	mov	r2, r0
  403360:	4811      	ldr	r0, [pc, #68]	; (4033a8 <parse_serial_packet+0x88c>)
  403362:	4659      	mov	r1, fp
  403364:	f8df b048 	ldr.w	fp, [pc, #72]	; 4033b0 <parse_serial_packet+0x894>
  403368:	47d8      	blx	fp
  40336a:	fa1f f289 	uxth.w	r2, r9
  40336e:	3201      	adds	r2, #1
  403370:	4818      	ldr	r0, [pc, #96]	; (4033d4 <parse_serial_packet+0x8b8>)
  403372:	4651      	mov	r1, sl
  403374:	4452      	add	r2, sl
  403376:	47d8      	blx	fp
  403378:	6830      	ldr	r0, [r6, #0]
  40337a:	2100      	movs	r1, #0
  40337c:	460a      	mov	r2, r1
  40337e:	460b      	mov	r3, r1
  403380:	f8df c058 	ldr.w	ip, [pc, #88]	; 4033dc <parse_serial_packet+0x8c0>
  403384:	47e0      	blx	ip
  403386:	e366      	b.n	403a56 <parse_serial_packet+0xf3a>
  403388:	fa1f f289 	uxth.w	r2, r9
  40338c:	3201      	adds	r2, #1
  40338e:	4811      	ldr	r0, [pc, #68]	; (4033d4 <parse_serial_packet+0x8b8>)
  403390:	4651      	mov	r1, sl
  403392:	4452      	add	r2, sl
  403394:	4b06      	ldr	r3, [pc, #24]	; (4033b0 <parse_serial_packet+0x894>)
  403396:	4798      	blx	r3
  403398:	e35d      	b.n	403a56 <parse_serial_packet+0xf3a>
  40339a:	bf00      	nop
  40339c:	200194c0 	.word	0x200194c0
  4033a0:	00401985 	.word	0x00401985
  4033a4:	004019c5 	.word	0x004019c5
  4033a8:	00407550 	.word	0x00407550
  4033ac:	0040777c 	.word	0x0040777c
  4033b0:	00404371 	.word	0x00404371
  4033b4:	00407794 	.word	0x00407794
  4033b8:	20018ca5 	.word	0x20018ca5
  4033bc:	004077a8 	.word	0x004077a8
  4033c0:	004077c4 	.word	0x004077c4
  4033c4:	004077d4 	.word	0x004077d4
  4033c8:	004077e8 	.word	0x004077e8
  4033cc:	00404741 	.word	0x00404741
  4033d0:	00407800 	.word	0x00407800
  4033d4:	00407820 	.word	0x00407820
  4033d8:	004014ed 	.word	0x004014ed
  4033dc:	00401321 	.word	0x00401321
			break;
		}
		
		case CMD_WIFI_MODULE_READY:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wi-Fi Module Ready!\r\n"));
  4033e0:	6830      	ldr	r0, [r6, #0]
  4033e2:	b1e0      	cbz	r0, 40341e <parse_serial_packet+0x902>
  4033e4:	2100      	movs	r1, #0
  4033e6:	f04f 32ff 	mov.w	r2, #4294967295
  4033ea:	460b      	mov	r3, r1
  4033ec:	f8df c288 	ldr.w	ip, [pc, #648]	; 403678 <parse_serial_packet+0xb5c>
  4033f0:	47e0      	blx	ip
  4033f2:	4b96      	ldr	r3, [pc, #600]	; (40364c <parse_serial_packet+0xb30>)
  4033f4:	4798      	blx	r3
  4033f6:	4681      	mov	r9, r0
  4033f8:	2000      	movs	r0, #0
  4033fa:	4b95      	ldr	r3, [pc, #596]	; (403650 <parse_serial_packet+0xb34>)
  4033fc:	4798      	blx	r3
  4033fe:	4602      	mov	r2, r0
  403400:	4894      	ldr	r0, [pc, #592]	; (403654 <parse_serial_packet+0xb38>)
  403402:	4649      	mov	r1, r9
  403404:	f8df 9254 	ldr.w	r9, [pc, #596]	; 40365c <parse_serial_packet+0xb40>
  403408:	47c8      	blx	r9
  40340a:	4893      	ldr	r0, [pc, #588]	; (403658 <parse_serial_packet+0xb3c>)
  40340c:	47c8      	blx	r9
  40340e:	6830      	ldr	r0, [r6, #0]
  403410:	2100      	movs	r1, #0
  403412:	460a      	mov	r2, r1
  403414:	460b      	mov	r3, r1
  403416:	f8df c264 	ldr.w	ip, [pc, #612]	; 40367c <parse_serial_packet+0xb60>
  40341a:	47e0      	blx	ip
  40341c:	e002      	b.n	403424 <parse_serial_packet+0x908>
  40341e:	488e      	ldr	r0, [pc, #568]	; (403658 <parse_serial_packet+0xb3c>)
  403420:	4b8e      	ldr	r3, [pc, #568]	; (40365c <parse_serial_packet+0xb40>)
  403422:	4798      	blx	r3
			uart_ready = 1;
  403424:	2201      	movs	r2, #1
  403426:	4b8e      	ldr	r3, [pc, #568]	; (403660 <parse_serial_packet+0xb44>)
  403428:	701a      	strb	r2, [r3, #0]
  40342a:	e314      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_REQ_APP_OTAU_RESP:
		{
			if(*data == CMD_SUCCESS) {
  40342c:	7923      	ldrb	r3, [r4, #4]
  40342e:	bb2b      	cbnz	r3, 40347c <parse_serial_packet+0x960>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Cortus APP update OK.\r\n"));
  403430:	6830      	ldr	r0, [r6, #0]
  403432:	b1e0      	cbz	r0, 40346e <parse_serial_packet+0x952>
  403434:	2100      	movs	r1, #0
  403436:	f04f 32ff 	mov.w	r2, #4294967295
  40343a:	460b      	mov	r3, r1
  40343c:	f8df c238 	ldr.w	ip, [pc, #568]	; 403678 <parse_serial_packet+0xb5c>
  403440:	47e0      	blx	ip
  403442:	4b82      	ldr	r3, [pc, #520]	; (40364c <parse_serial_packet+0xb30>)
  403444:	4798      	blx	r3
  403446:	4681      	mov	r9, r0
  403448:	2000      	movs	r0, #0
  40344a:	4b81      	ldr	r3, [pc, #516]	; (403650 <parse_serial_packet+0xb34>)
  40344c:	4798      	blx	r3
  40344e:	4602      	mov	r2, r0
  403450:	4880      	ldr	r0, [pc, #512]	; (403654 <parse_serial_packet+0xb38>)
  403452:	4649      	mov	r1, r9
  403454:	f8df 9204 	ldr.w	r9, [pc, #516]	; 40365c <parse_serial_packet+0xb40>
  403458:	47c8      	blx	r9
  40345a:	4882      	ldr	r0, [pc, #520]	; (403664 <parse_serial_packet+0xb48>)
  40345c:	47c8      	blx	r9
  40345e:	6830      	ldr	r0, [r6, #0]
  403460:	2100      	movs	r1, #0
  403462:	460a      	mov	r2, r1
  403464:	460b      	mov	r3, r1
  403466:	f8df c214 	ldr.w	ip, [pc, #532]	; 40367c <parse_serial_packet+0xb60>
  40346a:	47e0      	blx	ip
  40346c:	e002      	b.n	403474 <parse_serial_packet+0x958>
  40346e:	487d      	ldr	r0, [pc, #500]	; (403664 <parse_serial_packet+0xb48>)
  403470:	4b7a      	ldr	r3, [pc, #488]	; (40365c <parse_serial_packet+0xb40>)
  403472:	4798      	blx	r3
				led_blinking_mode = LED_MODE_OFF;
  403474:	2202      	movs	r2, #2
  403476:	4b7c      	ldr	r3, [pc, #496]	; (403668 <parse_serial_packet+0xb4c>)
  403478:	701a      	strb	r2, [r3, #0]
  40347a:	e2ec      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			else if(*data == CMD_INVALID_URL) {
  40347c:	2b07      	cmp	r3, #7
  40347e:	d125      	bne.n	4034cc <parse_serial_packet+0x9b0>
				led_blinking_mode = LED_MODE_ON;
  403480:	2203      	movs	r2, #3
  403482:	4b79      	ldr	r3, [pc, #484]	; (403668 <parse_serial_packet+0xb4c>)
  403484:	701a      	strb	r2, [r3, #0]
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU invalid url.\r\n"));
  403486:	6830      	ldr	r0, [r6, #0]
  403488:	b1e0      	cbz	r0, 4034c4 <parse_serial_packet+0x9a8>
  40348a:	2100      	movs	r1, #0
  40348c:	f04f 32ff 	mov.w	r2, #4294967295
  403490:	460b      	mov	r3, r1
  403492:	f8df c1e4 	ldr.w	ip, [pc, #484]	; 403678 <parse_serial_packet+0xb5c>
  403496:	47e0      	blx	ip
  403498:	4b6c      	ldr	r3, [pc, #432]	; (40364c <parse_serial_packet+0xb30>)
  40349a:	4798      	blx	r3
  40349c:	4681      	mov	r9, r0
  40349e:	2000      	movs	r0, #0
  4034a0:	4b6b      	ldr	r3, [pc, #428]	; (403650 <parse_serial_packet+0xb34>)
  4034a2:	4798      	blx	r3
  4034a4:	4602      	mov	r2, r0
  4034a6:	486b      	ldr	r0, [pc, #428]	; (403654 <parse_serial_packet+0xb38>)
  4034a8:	4649      	mov	r1, r9
  4034aa:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 40365c <parse_serial_packet+0xb40>
  4034ae:	47c8      	blx	r9
  4034b0:	486e      	ldr	r0, [pc, #440]	; (40366c <parse_serial_packet+0xb50>)
  4034b2:	47c8      	blx	r9
  4034b4:	6830      	ldr	r0, [r6, #0]
  4034b6:	2100      	movs	r1, #0
  4034b8:	460a      	mov	r2, r1
  4034ba:	460b      	mov	r3, r1
  4034bc:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 40367c <parse_serial_packet+0xb60>
  4034c0:	47e0      	blx	ip
  4034c2:	e2c8      	b.n	403a56 <parse_serial_packet+0xf3a>
  4034c4:	4869      	ldr	r0, [pc, #420]	; (40366c <parse_serial_packet+0xb50>)
  4034c6:	4b65      	ldr	r3, [pc, #404]	; (40365c <parse_serial_packet+0xb40>)
  4034c8:	4798      	blx	r3
  4034ca:	e2c4      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			else if(*data == CMD_OTAU_DL_FAILED) {
  4034cc:	2b08      	cmp	r3, #8
  4034ce:	d125      	bne.n	40351c <parse_serial_packet+0xa00>
				led_blinking_mode = LED_MODE_ON;
  4034d0:	2203      	movs	r2, #3
  4034d2:	4b65      	ldr	r3, [pc, #404]	; (403668 <parse_serial_packet+0xb4c>)
  4034d4:	701a      	strb	r2, [r3, #0]
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU download failed.\r\n"));
  4034d6:	6830      	ldr	r0, [r6, #0]
  4034d8:	b1e0      	cbz	r0, 403514 <parse_serial_packet+0x9f8>
  4034da:	2100      	movs	r1, #0
  4034dc:	f04f 32ff 	mov.w	r2, #4294967295
  4034e0:	460b      	mov	r3, r1
  4034e2:	f8df c194 	ldr.w	ip, [pc, #404]	; 403678 <parse_serial_packet+0xb5c>
  4034e6:	47e0      	blx	ip
  4034e8:	4b58      	ldr	r3, [pc, #352]	; (40364c <parse_serial_packet+0xb30>)
  4034ea:	4798      	blx	r3
  4034ec:	4681      	mov	r9, r0
  4034ee:	2000      	movs	r0, #0
  4034f0:	4b57      	ldr	r3, [pc, #348]	; (403650 <parse_serial_packet+0xb34>)
  4034f2:	4798      	blx	r3
  4034f4:	4602      	mov	r2, r0
  4034f6:	4857      	ldr	r0, [pc, #348]	; (403654 <parse_serial_packet+0xb38>)
  4034f8:	4649      	mov	r1, r9
  4034fa:	f8df 9160 	ldr.w	r9, [pc, #352]	; 40365c <parse_serial_packet+0xb40>
  4034fe:	47c8      	blx	r9
  403500:	485b      	ldr	r0, [pc, #364]	; (403670 <parse_serial_packet+0xb54>)
  403502:	47c8      	blx	r9
  403504:	6830      	ldr	r0, [r6, #0]
  403506:	2100      	movs	r1, #0
  403508:	460a      	mov	r2, r1
  40350a:	460b      	mov	r3, r1
  40350c:	f8df c16c 	ldr.w	ip, [pc, #364]	; 40367c <parse_serial_packet+0xb60>
  403510:	47e0      	blx	ip
  403512:	e2a0      	b.n	403a56 <parse_serial_packet+0xf3a>
  403514:	4856      	ldr	r0, [pc, #344]	; (403670 <parse_serial_packet+0xb54>)
  403516:	4b51      	ldr	r3, [pc, #324]	; (40365c <parse_serial_packet+0xb40>)
  403518:	4798      	blx	r3
  40351a:	e29c      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			else if(*data == CMD_OTAU_SW_FAILED) {
  40351c:	2b09      	cmp	r3, #9
  40351e:	f040 829a 	bne.w	403a56 <parse_serial_packet+0xf3a>
				led_blinking_mode = LED_MODE_ON;
  403522:	2203      	movs	r2, #3
  403524:	4b50      	ldr	r3, [pc, #320]	; (403668 <parse_serial_packet+0xb4c>)
  403526:	701a      	strb	r2, [r3, #0]
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: Switch OTAU image failed.\r\n"));
  403528:	6830      	ldr	r0, [r6, #0]
  40352a:	b1e0      	cbz	r0, 403566 <parse_serial_packet+0xa4a>
  40352c:	2100      	movs	r1, #0
  40352e:	f04f 32ff 	mov.w	r2, #4294967295
  403532:	460b      	mov	r3, r1
  403534:	f8df c140 	ldr.w	ip, [pc, #320]	; 403678 <parse_serial_packet+0xb5c>
  403538:	47e0      	blx	ip
  40353a:	4b44      	ldr	r3, [pc, #272]	; (40364c <parse_serial_packet+0xb30>)
  40353c:	4798      	blx	r3
  40353e:	4681      	mov	r9, r0
  403540:	2000      	movs	r0, #0
  403542:	4b43      	ldr	r3, [pc, #268]	; (403650 <parse_serial_packet+0xb34>)
  403544:	4798      	blx	r3
  403546:	4602      	mov	r2, r0
  403548:	4842      	ldr	r0, [pc, #264]	; (403654 <parse_serial_packet+0xb38>)
  40354a:	4649      	mov	r1, r9
  40354c:	f8df 910c 	ldr.w	r9, [pc, #268]	; 40365c <parse_serial_packet+0xb40>
  403550:	47c8      	blx	r9
  403552:	4640      	mov	r0, r8
  403554:	47c8      	blx	r9
  403556:	6830      	ldr	r0, [r6, #0]
  403558:	2100      	movs	r1, #0
  40355a:	460a      	mov	r2, r1
  40355c:	460b      	mov	r3, r1
  40355e:	f8df c11c 	ldr.w	ip, [pc, #284]	; 40367c <parse_serial_packet+0xb60>
  403562:	47e0      	blx	ip
  403564:	e277      	b.n	403a56 <parse_serial_packet+0xf3a>
  403566:	4640      	mov	r0, r8
  403568:	4b3c      	ldr	r3, [pc, #240]	; (40365c <parse_serial_packet+0xb40>)
  40356a:	4798      	blx	r3
  40356c:	e273      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_REQ_WIFI_FW_OTAU_RESP:
		{
			if(*data == CMD_SUCCESS) {
  40356e:	7923      	ldrb	r3, [r4, #4]
  403570:	bb13      	cbnz	r3, 4035b8 <parse_serial_packet+0xa9c>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("WiFi firmware update OK.\r\n"));
  403572:	6830      	ldr	r0, [r6, #0]
  403574:	b1e0      	cbz	r0, 4035b0 <parse_serial_packet+0xa94>
  403576:	2100      	movs	r1, #0
  403578:	f04f 32ff 	mov.w	r2, #4294967295
  40357c:	460b      	mov	r3, r1
  40357e:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 403678 <parse_serial_packet+0xb5c>
  403582:	47e0      	blx	ip
  403584:	4b31      	ldr	r3, [pc, #196]	; (40364c <parse_serial_packet+0xb30>)
  403586:	4798      	blx	r3
  403588:	4681      	mov	r9, r0
  40358a:	2000      	movs	r0, #0
  40358c:	4b30      	ldr	r3, [pc, #192]	; (403650 <parse_serial_packet+0xb34>)
  40358e:	4798      	blx	r3
  403590:	4602      	mov	r2, r0
  403592:	4830      	ldr	r0, [pc, #192]	; (403654 <parse_serial_packet+0xb38>)
  403594:	4649      	mov	r1, r9
  403596:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 40365c <parse_serial_packet+0xb40>
  40359a:	47c8      	blx	r9
  40359c:	4835      	ldr	r0, [pc, #212]	; (403674 <parse_serial_packet+0xb58>)
  40359e:	47c8      	blx	r9
  4035a0:	6830      	ldr	r0, [r6, #0]
  4035a2:	2100      	movs	r1, #0
  4035a4:	460a      	mov	r2, r1
  4035a6:	460b      	mov	r3, r1
  4035a8:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 40367c <parse_serial_packet+0xb60>
  4035ac:	47e0      	blx	ip
  4035ae:	e252      	b.n	403a56 <parse_serial_packet+0xf3a>
  4035b0:	4830      	ldr	r0, [pc, #192]	; (403674 <parse_serial_packet+0xb58>)
  4035b2:	4b2a      	ldr	r3, [pc, #168]	; (40365c <parse_serial_packet+0xb40>)
  4035b4:	4798      	blx	r3
  4035b6:	e24e      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			else if(*data == CMD_INVALID_URL) {
  4035b8:	2b07      	cmp	r3, #7
  4035ba:	d122      	bne.n	403602 <parse_serial_packet+0xae6>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU invalid url.\r\n"));
  4035bc:	6830      	ldr	r0, [r6, #0]
  4035be:	b1e0      	cbz	r0, 4035fa <parse_serial_packet+0xade>
  4035c0:	2100      	movs	r1, #0
  4035c2:	f04f 32ff 	mov.w	r2, #4294967295
  4035c6:	460b      	mov	r3, r1
  4035c8:	f8df c0ac 	ldr.w	ip, [pc, #172]	; 403678 <parse_serial_packet+0xb5c>
  4035cc:	47e0      	blx	ip
  4035ce:	4b1f      	ldr	r3, [pc, #124]	; (40364c <parse_serial_packet+0xb30>)
  4035d0:	4798      	blx	r3
  4035d2:	4681      	mov	r9, r0
  4035d4:	2000      	movs	r0, #0
  4035d6:	4b1e      	ldr	r3, [pc, #120]	; (403650 <parse_serial_packet+0xb34>)
  4035d8:	4798      	blx	r3
  4035da:	4602      	mov	r2, r0
  4035dc:	481d      	ldr	r0, [pc, #116]	; (403654 <parse_serial_packet+0xb38>)
  4035de:	4649      	mov	r1, r9
  4035e0:	f8df 9078 	ldr.w	r9, [pc, #120]	; 40365c <parse_serial_packet+0xb40>
  4035e4:	47c8      	blx	r9
  4035e6:	4821      	ldr	r0, [pc, #132]	; (40366c <parse_serial_packet+0xb50>)
  4035e8:	47c8      	blx	r9
  4035ea:	6830      	ldr	r0, [r6, #0]
  4035ec:	2100      	movs	r1, #0
  4035ee:	460a      	mov	r2, r1
  4035f0:	460b      	mov	r3, r1
  4035f2:	f8df c088 	ldr.w	ip, [pc, #136]	; 40367c <parse_serial_packet+0xb60>
  4035f6:	47e0      	blx	ip
  4035f8:	e22d      	b.n	403a56 <parse_serial_packet+0xf3a>
  4035fa:	481c      	ldr	r0, [pc, #112]	; (40366c <parse_serial_packet+0xb50>)
  4035fc:	4b17      	ldr	r3, [pc, #92]	; (40365c <parse_serial_packet+0xb40>)
  4035fe:	4798      	blx	r3
  403600:	e229      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			else if(*data == CMD_OTAU_DL_FAILED) {
  403602:	2b08      	cmp	r3, #8
  403604:	d13c      	bne.n	403680 <parse_serial_packet+0xb64>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: OTAU download failed.\r\n"));
  403606:	6830      	ldr	r0, [r6, #0]
  403608:	b1e0      	cbz	r0, 403644 <parse_serial_packet+0xb28>
  40360a:	2100      	movs	r1, #0
  40360c:	f04f 32ff 	mov.w	r2, #4294967295
  403610:	460b      	mov	r3, r1
  403612:	f8df c064 	ldr.w	ip, [pc, #100]	; 403678 <parse_serial_packet+0xb5c>
  403616:	47e0      	blx	ip
  403618:	4b0c      	ldr	r3, [pc, #48]	; (40364c <parse_serial_packet+0xb30>)
  40361a:	4798      	blx	r3
  40361c:	4681      	mov	r9, r0
  40361e:	2000      	movs	r0, #0
  403620:	4b0b      	ldr	r3, [pc, #44]	; (403650 <parse_serial_packet+0xb34>)
  403622:	4798      	blx	r3
  403624:	4602      	mov	r2, r0
  403626:	480b      	ldr	r0, [pc, #44]	; (403654 <parse_serial_packet+0xb38>)
  403628:	4649      	mov	r1, r9
  40362a:	f8df 9030 	ldr.w	r9, [pc, #48]	; 40365c <parse_serial_packet+0xb40>
  40362e:	47c8      	blx	r9
  403630:	480f      	ldr	r0, [pc, #60]	; (403670 <parse_serial_packet+0xb54>)
  403632:	47c8      	blx	r9
  403634:	6830      	ldr	r0, [r6, #0]
  403636:	2100      	movs	r1, #0
  403638:	460a      	mov	r2, r1
  40363a:	460b      	mov	r3, r1
  40363c:	f8df c03c 	ldr.w	ip, [pc, #60]	; 40367c <parse_serial_packet+0xb60>
  403640:	47e0      	blx	ip
  403642:	e208      	b.n	403a56 <parse_serial_packet+0xf3a>
  403644:	480a      	ldr	r0, [pc, #40]	; (403670 <parse_serial_packet+0xb54>)
  403646:	4b05      	ldr	r3, [pc, #20]	; (40365c <parse_serial_packet+0xb40>)
  403648:	4798      	blx	r3
  40364a:	e204      	b.n	403a56 <parse_serial_packet+0xf3a>
  40364c:	00401985 	.word	0x00401985
  403650:	004019c5 	.word	0x004019c5
  403654:	00407550 	.word	0x00407550
  403658:	00407848 	.word	0x00407848
  40365c:	00404371 	.word	0x00404371
  403660:	20018ca4 	.word	0x20018ca4
  403664:	00407860 	.word	0x00407860
  403668:	20018b48 	.word	0x20018b48
  40366c:	00407878 	.word	0x00407878
  403670:	00407894 	.word	0x00407894
  403674:	004078d8 	.word	0x004078d8
  403678:	004014ed 	.word	0x004014ed
  40367c:	00401321 	.word	0x00401321
			}
			else if(*data == CMD_OTAU_SW_FAILED) {
  403680:	2b09      	cmp	r3, #9
  403682:	f040 81e8 	bne.w	403a56 <parse_serial_packet+0xf3a>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: Switch OTAU image failed.\r\n"));
  403686:	6830      	ldr	r0, [r6, #0]
  403688:	b1e0      	cbz	r0, 4036c4 <parse_serial_packet+0xba8>
  40368a:	2100      	movs	r1, #0
  40368c:	f04f 32ff 	mov.w	r2, #4294967295
  403690:	460b      	mov	r3, r1
  403692:	f8df c294 	ldr.w	ip, [pc, #660]	; 403928 <parse_serial_packet+0xe0c>
  403696:	47e0      	blx	ip
  403698:	4b95      	ldr	r3, [pc, #596]	; (4038f0 <parse_serial_packet+0xdd4>)
  40369a:	4798      	blx	r3
  40369c:	4681      	mov	r9, r0
  40369e:	2000      	movs	r0, #0
  4036a0:	4b94      	ldr	r3, [pc, #592]	; (4038f4 <parse_serial_packet+0xdd8>)
  4036a2:	4798      	blx	r3
  4036a4:	4602      	mov	r2, r0
  4036a6:	4894      	ldr	r0, [pc, #592]	; (4038f8 <parse_serial_packet+0xddc>)
  4036a8:	4649      	mov	r1, r9
  4036aa:	f8df 9250 	ldr.w	r9, [pc, #592]	; 4038fc <parse_serial_packet+0xde0>
  4036ae:	47c8      	blx	r9
  4036b0:	4640      	mov	r0, r8
  4036b2:	47c8      	blx	r9
  4036b4:	6830      	ldr	r0, [r6, #0]
  4036b6:	2100      	movs	r1, #0
  4036b8:	460a      	mov	r2, r1
  4036ba:	460b      	mov	r3, r1
  4036bc:	f8df c26c 	ldr.w	ip, [pc, #620]	; 40392c <parse_serial_packet+0xe10>
  4036c0:	47e0      	blx	ip
  4036c2:	e1c8      	b.n	403a56 <parse_serial_packet+0xf3a>
  4036c4:	4640      	mov	r0, r8
  4036c6:	4b8d      	ldr	r3, [pc, #564]	; (4038fc <parse_serial_packet+0xde0>)
  4036c8:	4798      	blx	r3
  4036ca:	e1c4      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_REQ_SET_APP_OTAU_URL_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Set app otau url OK.\r\n"));
  4036cc:	6830      	ldr	r0, [r6, #0]
  4036ce:	b1e0      	cbz	r0, 40370a <parse_serial_packet+0xbee>
  4036d0:	2100      	movs	r1, #0
  4036d2:	f04f 32ff 	mov.w	r2, #4294967295
  4036d6:	460b      	mov	r3, r1
  4036d8:	f8df c24c 	ldr.w	ip, [pc, #588]	; 403928 <parse_serial_packet+0xe0c>
  4036dc:	47e0      	blx	ip
  4036de:	4b84      	ldr	r3, [pc, #528]	; (4038f0 <parse_serial_packet+0xdd4>)
  4036e0:	4798      	blx	r3
  4036e2:	4681      	mov	r9, r0
  4036e4:	2000      	movs	r0, #0
  4036e6:	4b83      	ldr	r3, [pc, #524]	; (4038f4 <parse_serial_packet+0xdd8>)
  4036e8:	4798      	blx	r3
  4036ea:	4602      	mov	r2, r0
  4036ec:	4882      	ldr	r0, [pc, #520]	; (4038f8 <parse_serial_packet+0xddc>)
  4036ee:	4649      	mov	r1, r9
  4036f0:	f8df 9208 	ldr.w	r9, [pc, #520]	; 4038fc <parse_serial_packet+0xde0>
  4036f4:	47c8      	blx	r9
  4036f6:	4882      	ldr	r0, [pc, #520]	; (403900 <parse_serial_packet+0xde4>)
  4036f8:	47c8      	blx	r9
  4036fa:	6830      	ldr	r0, [r6, #0]
  4036fc:	2100      	movs	r1, #0
  4036fe:	460a      	mov	r2, r1
  403700:	460b      	mov	r3, r1
  403702:	f8df c228 	ldr.w	ip, [pc, #552]	; 40392c <parse_serial_packet+0xe10>
  403706:	47e0      	blx	ip
  403708:	e002      	b.n	403710 <parse_serial_packet+0xbf4>
  40370a:	487d      	ldr	r0, [pc, #500]	; (403900 <parse_serial_packet+0xde4>)
  40370c:	4b7b      	ldr	r3, [pc, #492]	; (4038fc <parse_serial_packet+0xde0>)
  40370e:	4798      	blx	r3
			config_wifi_fw_otau_url();
  403710:	4b7c      	ldr	r3, [pc, #496]	; (403904 <parse_serial_packet+0xde8>)
  403712:	4798      	blx	r3
  403714:	e19f      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_REQ_SET_WIFI_FW_OTAU_URL_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Set wifi firmware otau url OK.\r\n"));
  403716:	6830      	ldr	r0, [r6, #0]
  403718:	b1e0      	cbz	r0, 403754 <parse_serial_packet+0xc38>
  40371a:	2100      	movs	r1, #0
  40371c:	f04f 32ff 	mov.w	r2, #4294967295
  403720:	460b      	mov	r3, r1
  403722:	f8df c204 	ldr.w	ip, [pc, #516]	; 403928 <parse_serial_packet+0xe0c>
  403726:	47e0      	blx	ip
  403728:	4b71      	ldr	r3, [pc, #452]	; (4038f0 <parse_serial_packet+0xdd4>)
  40372a:	4798      	blx	r3
  40372c:	4681      	mov	r9, r0
  40372e:	2000      	movs	r0, #0
  403730:	4b70      	ldr	r3, [pc, #448]	; (4038f4 <parse_serial_packet+0xdd8>)
  403732:	4798      	blx	r3
  403734:	4602      	mov	r2, r0
  403736:	4870      	ldr	r0, [pc, #448]	; (4038f8 <parse_serial_packet+0xddc>)
  403738:	4649      	mov	r1, r9
  40373a:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 4038fc <parse_serial_packet+0xde0>
  40373e:	47c8      	blx	r9
  403740:	4871      	ldr	r0, [pc, #452]	; (403908 <parse_serial_packet+0xdec>)
  403742:	47c8      	blx	r9
  403744:	6830      	ldr	r0, [r6, #0]
  403746:	2100      	movs	r1, #0
  403748:	460a      	mov	r2, r1
  40374a:	460b      	mov	r3, r1
  40374c:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 40392c <parse_serial_packet+0xe10>
  403750:	47e0      	blx	ip
  403752:	e002      	b.n	40375a <parse_serial_packet+0xc3e>
  403754:	486c      	ldr	r0, [pc, #432]	; (403908 <parse_serial_packet+0xdec>)
  403756:	4b69      	ldr	r3, [pc, #420]	; (4038fc <parse_serial_packet+0xde0>)
  403758:	4798      	blx	r3

/* Send connect command to start server connecting */
static void start_wifi_connect(void)
{
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  40375a:	4b6c      	ldr	r3, [pc, #432]	; (40390c <parse_serial_packet+0xdf0>)
  40375c:	9301      	str	r3, [sp, #4]
	static uint8_t pkt_buf[16];
	uint16_t pkt_len;
	
	pkt_len = form_serial_packet(CMD_CONNECT, NULL, 0, pkt_buf);
  40375e:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 403930 <parse_serial_packet+0xe14>
  403762:	2021      	movs	r0, #33	; 0x21
  403764:	2100      	movs	r1, #0
  403766:	460a      	mov	r2, r1
  403768:	464b      	mov	r3, r9
  40376a:	f8df c1c8 	ldr.w	ip, [pc, #456]	; 403934 <parse_serial_packet+0xe18>
  40376e:	47e0      	blx	ip
	out_data->buf = pkt_buf;
  403770:	9b01      	ldr	r3, [sp, #4]
  403772:	f8c3 9000 	str.w	r9, [r3]
	out_data->len = pkt_len;
  403776:	a902      	add	r1, sp, #8
  403778:	f851 3d04 	ldr.w	r3, [r1, #-4]!
  40377c:	6058      	str	r0, [r3, #4]
	IoT_xQueueSend(serial_out_queue, &out_data, portMAX_DELAY);
  40377e:	4b64      	ldr	r3, [pc, #400]	; (403910 <parse_serial_packet+0xdf4>)
  403780:	6818      	ldr	r0, [r3, #0]
  403782:	f04f 32ff 	mov.w	r2, #4294967295
  403786:	2300      	movs	r3, #0
  403788:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 40392c <parse_serial_packet+0xe10>
  40378c:	47e0      	blx	ip
  40378e:	e162      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		
		case CMD_WIFI_CLOUD_READY:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wi-Fi connect to Cloud OK\r\n"));
  403790:	6830      	ldr	r0, [r6, #0]
  403792:	b1e0      	cbz	r0, 4037ce <parse_serial_packet+0xcb2>
  403794:	2100      	movs	r1, #0
  403796:	f04f 32ff 	mov.w	r2, #4294967295
  40379a:	460b      	mov	r3, r1
  40379c:	f8df c188 	ldr.w	ip, [pc, #392]	; 403928 <parse_serial_packet+0xe0c>
  4037a0:	47e0      	blx	ip
  4037a2:	4b53      	ldr	r3, [pc, #332]	; (4038f0 <parse_serial_packet+0xdd4>)
  4037a4:	4798      	blx	r3
  4037a6:	4681      	mov	r9, r0
  4037a8:	2000      	movs	r0, #0
  4037aa:	4b52      	ldr	r3, [pc, #328]	; (4038f4 <parse_serial_packet+0xdd8>)
  4037ac:	4798      	blx	r3
  4037ae:	4602      	mov	r2, r0
  4037b0:	4851      	ldr	r0, [pc, #324]	; (4038f8 <parse_serial_packet+0xddc>)
  4037b2:	4649      	mov	r1, r9
  4037b4:	f8df 9144 	ldr.w	r9, [pc, #324]	; 4038fc <parse_serial_packet+0xde0>
  4037b8:	47c8      	blx	r9
  4037ba:	4856      	ldr	r0, [pc, #344]	; (403914 <parse_serial_packet+0xdf8>)
  4037bc:	47c8      	blx	r9
  4037be:	6830      	ldr	r0, [r6, #0]
  4037c0:	2100      	movs	r1, #0
  4037c2:	460a      	mov	r2, r1
  4037c4:	460b      	mov	r3, r1
  4037c6:	f8df c164 	ldr.w	ip, [pc, #356]	; 40392c <parse_serial_packet+0xe10>
  4037ca:	47e0      	blx	ip
  4037cc:	e143      	b.n	403a56 <parse_serial_packet+0xf3a>
  4037ce:	4851      	ldr	r0, [pc, #324]	; (403914 <parse_serial_packet+0xdf8>)
  4037d0:	4b4a      	ldr	r3, [pc, #296]	; (4038fc <parse_serial_packet+0xde0>)
  4037d2:	4798      	blx	r3
  4037d4:	e13f      	b.n	403a56 <parse_serial_packet+0xf3a>
			break;
		}
		case CUSTOMIZE_CMD_CHANGE_UART_CFG_RESP:
		{
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Wi-Fi return get uart cfg OK\r\n"));
  4037d6:	6830      	ldr	r0, [r6, #0]
  4037d8:	b1e0      	cbz	r0, 403814 <parse_serial_packet+0xcf8>
  4037da:	2100      	movs	r1, #0
  4037dc:	f04f 32ff 	mov.w	r2, #4294967295
  4037e0:	460b      	mov	r3, r1
  4037e2:	f8df c144 	ldr.w	ip, [pc, #324]	; 403928 <parse_serial_packet+0xe0c>
  4037e6:	47e0      	blx	ip
  4037e8:	4b41      	ldr	r3, [pc, #260]	; (4038f0 <parse_serial_packet+0xdd4>)
  4037ea:	4798      	blx	r3
  4037ec:	4681      	mov	r9, r0
  4037ee:	2000      	movs	r0, #0
  4037f0:	4b40      	ldr	r3, [pc, #256]	; (4038f4 <parse_serial_packet+0xdd8>)
  4037f2:	4798      	blx	r3
  4037f4:	4602      	mov	r2, r0
  4037f6:	4840      	ldr	r0, [pc, #256]	; (4038f8 <parse_serial_packet+0xddc>)
  4037f8:	4649      	mov	r1, r9
  4037fa:	f8df 9100 	ldr.w	r9, [pc, #256]	; 4038fc <parse_serial_packet+0xde0>
  4037fe:	47c8      	blx	r9
  403800:	4845      	ldr	r0, [pc, #276]	; (403918 <parse_serial_packet+0xdfc>)
  403802:	47c8      	blx	r9
  403804:	6830      	ldr	r0, [r6, #0]
  403806:	2100      	movs	r1, #0
  403808:	460a      	mov	r2, r1
  40380a:	460b      	mov	r3, r1
  40380c:	f8df c11c 	ldr.w	ip, [pc, #284]	; 40392c <parse_serial_packet+0xe10>
  403810:	47e0      	blx	ip
  403812:	e120      	b.n	403a56 <parse_serial_packet+0xf3a>
  403814:	4840      	ldr	r0, [pc, #256]	; (403918 <parse_serial_packet+0xdfc>)
  403816:	4b39      	ldr	r3, [pc, #228]	; (4038fc <parse_serial_packet+0xde0>)
  403818:	4798      	blx	r3
  40381a:	e11c      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			break;
		}

		case CMD_UDP_PACKET_JSONCONTROL_PACKET:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UDP packet jsoncontrol packet.\r\n"));
  40381c:	6830      	ldr	r0, [r6, #0]
  40381e:	b1e0      	cbz	r0, 40385a <parse_serial_packet+0xd3e>
  403820:	2100      	movs	r1, #0
  403822:	f04f 32ff 	mov.w	r2, #4294967295
  403826:	460b      	mov	r3, r1
  403828:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 403928 <parse_serial_packet+0xe0c>
  40382c:	47e0      	blx	ip
  40382e:	4b30      	ldr	r3, [pc, #192]	; (4038f0 <parse_serial_packet+0xdd4>)
  403830:	4798      	blx	r3
  403832:	4681      	mov	r9, r0
  403834:	2000      	movs	r0, #0
  403836:	4b2f      	ldr	r3, [pc, #188]	; (4038f4 <parse_serial_packet+0xdd8>)
  403838:	4798      	blx	r3
  40383a:	4602      	mov	r2, r0
  40383c:	482e      	ldr	r0, [pc, #184]	; (4038f8 <parse_serial_packet+0xddc>)
  40383e:	4649      	mov	r1, r9
  403840:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4038fc <parse_serial_packet+0xde0>
  403844:	47c8      	blx	r9
  403846:	4835      	ldr	r0, [pc, #212]	; (40391c <parse_serial_packet+0xe00>)
  403848:	47c8      	blx	r9
  40384a:	6830      	ldr	r0, [r6, #0]
  40384c:	2100      	movs	r1, #0
  40384e:	460a      	mov	r2, r1
  403850:	460b      	mov	r3, r1
  403852:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 40392c <parse_serial_packet+0xe10>
  403856:	47e0      	blx	ip
  403858:	e0fd      	b.n	403a56 <parse_serial_packet+0xf3a>
  40385a:	4830      	ldr	r0, [pc, #192]	; (40391c <parse_serial_packet+0xe00>)
  40385c:	4b27      	ldr	r3, [pc, #156]	; (4038fc <parse_serial_packet+0xde0>)
  40385e:	4798      	blx	r3
  403860:	e0f9      	b.n	403a56 <parse_serial_packet+0xf3a>
		break;
		
		case CMD_UDP_PACKET_UNKNOWN_PACKET:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("UDP packet unknown packet.\r\n"));
  403862:	6830      	ldr	r0, [r6, #0]
  403864:	b1e0      	cbz	r0, 4038a0 <parse_serial_packet+0xd84>
  403866:	2100      	movs	r1, #0
  403868:	f04f 32ff 	mov.w	r2, #4294967295
  40386c:	460b      	mov	r3, r1
  40386e:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 403928 <parse_serial_packet+0xe0c>
  403872:	47e0      	blx	ip
  403874:	4b1e      	ldr	r3, [pc, #120]	; (4038f0 <parse_serial_packet+0xdd4>)
  403876:	4798      	blx	r3
  403878:	4681      	mov	r9, r0
  40387a:	2000      	movs	r0, #0
  40387c:	4b1d      	ldr	r3, [pc, #116]	; (4038f4 <parse_serial_packet+0xdd8>)
  40387e:	4798      	blx	r3
  403880:	4602      	mov	r2, r0
  403882:	481d      	ldr	r0, [pc, #116]	; (4038f8 <parse_serial_packet+0xddc>)
  403884:	4649      	mov	r1, r9
  403886:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4038fc <parse_serial_packet+0xde0>
  40388a:	47c8      	blx	r9
  40388c:	4824      	ldr	r0, [pc, #144]	; (403920 <parse_serial_packet+0xe04>)
  40388e:	47c8      	blx	r9
  403890:	6830      	ldr	r0, [r6, #0]
  403892:	2100      	movs	r1, #0
  403894:	460a      	mov	r2, r1
  403896:	460b      	mov	r3, r1
  403898:	f8df c090 	ldr.w	ip, [pc, #144]	; 40392c <parse_serial_packet+0xe10>
  40389c:	47e0      	blx	ip
  40389e:	e0da      	b.n	403a56 <parse_serial_packet+0xf3a>
  4038a0:	481f      	ldr	r0, [pc, #124]	; (403920 <parse_serial_packet+0xe04>)
  4038a2:	4b16      	ldr	r3, [pc, #88]	; (4038fc <parse_serial_packet+0xde0>)
  4038a4:	4798      	blx	r3
  4038a6:	e0d6      	b.n	403a56 <parse_serial_packet+0xf3a>
		break;
		
		case CMD_OUT_OF_MEMORY:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: out of memory.\r\n"));
  4038a8:	6830      	ldr	r0, [r6, #0]
  4038aa:	b1e0      	cbz	r0, 4038e6 <parse_serial_packet+0xdca>
  4038ac:	2100      	movs	r1, #0
  4038ae:	f04f 32ff 	mov.w	r2, #4294967295
  4038b2:	460b      	mov	r3, r1
  4038b4:	f8df c070 	ldr.w	ip, [pc, #112]	; 403928 <parse_serial_packet+0xe0c>
  4038b8:	47e0      	blx	ip
  4038ba:	4b0d      	ldr	r3, [pc, #52]	; (4038f0 <parse_serial_packet+0xdd4>)
  4038bc:	4798      	blx	r3
  4038be:	4681      	mov	r9, r0
  4038c0:	2000      	movs	r0, #0
  4038c2:	4b0c      	ldr	r3, [pc, #48]	; (4038f4 <parse_serial_packet+0xdd8>)
  4038c4:	4798      	blx	r3
  4038c6:	4602      	mov	r2, r0
  4038c8:	480b      	ldr	r0, [pc, #44]	; (4038f8 <parse_serial_packet+0xddc>)
  4038ca:	4649      	mov	r1, r9
  4038cc:	f8df 902c 	ldr.w	r9, [pc, #44]	; 4038fc <parse_serial_packet+0xde0>
  4038d0:	47c8      	blx	r9
  4038d2:	4814      	ldr	r0, [pc, #80]	; (403924 <parse_serial_packet+0xe08>)
  4038d4:	47c8      	blx	r9
  4038d6:	6830      	ldr	r0, [r6, #0]
  4038d8:	2100      	movs	r1, #0
  4038da:	460a      	mov	r2, r1
  4038dc:	460b      	mov	r3, r1
  4038de:	f8df c04c 	ldr.w	ip, [pc, #76]	; 40392c <parse_serial_packet+0xe10>
  4038e2:	47e0      	blx	ip
  4038e4:	e0b7      	b.n	403a56 <parse_serial_packet+0xf3a>
  4038e6:	480f      	ldr	r0, [pc, #60]	; (403924 <parse_serial_packet+0xe08>)
  4038e8:	4b04      	ldr	r3, [pc, #16]	; (4038fc <parse_serial_packet+0xde0>)
  4038ea:	4798      	blx	r3
  4038ec:	e0b3      	b.n	403a56 <parse_serial_packet+0xf3a>
  4038ee:	bf00      	nop
  4038f0:	00401985 	.word	0x00401985
  4038f4:	004019c5 	.word	0x004019c5
  4038f8:	00407550 	.word	0x00407550
  4038fc:	00404371 	.word	0x00404371
  403900:	004078f4 	.word	0x004078f4
  403904:	00402ad1 	.word	0x00402ad1
  403908:	0040790c 	.word	0x0040790c
  40390c:	20018b58 	.word	0x20018b58
  403910:	200194ec 	.word	0x200194ec
  403914:	00407930 	.word	0x00407930
  403918:	0040794c 	.word	0x0040794c
  40391c:	0040796c 	.word	0x0040796c
  403920:	00407990 	.word	0x00407990
  403924:	004079b0 	.word	0x004079b0
  403928:	004014ed 	.word	0x004014ed
  40392c:	00401321 	.word	0x00401321
  403930:	20018c94 	.word	0x20018c94
  403934:	004026c1 	.word	0x004026c1
		break;
		
		case CUSTOMIZE_CMD_FACTORY_TEST_RESP:
			if(*data == 0x0) {
  403938:	7923      	ldrb	r3, [r4, #4]
  40393a:	bb13      	cbnz	r3, 403982 <parse_serial_packet+0xe66>
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("AP can Found.\r\n"));
  40393c:	6830      	ldr	r0, [r6, #0]
  40393e:	b1e0      	cbz	r0, 40397a <parse_serial_packet+0xe5e>
  403940:	2100      	movs	r1, #0
  403942:	f04f 32ff 	mov.w	r2, #4294967295
  403946:	460b      	mov	r3, r1
  403948:	f8df c144 	ldr.w	ip, [pc, #324]	; 403a90 <parse_serial_packet+0xf74>
  40394c:	47e0      	blx	ip
  40394e:	4b48      	ldr	r3, [pc, #288]	; (403a70 <parse_serial_packet+0xf54>)
  403950:	4798      	blx	r3
  403952:	4681      	mov	r9, r0
  403954:	2000      	movs	r0, #0
  403956:	4b47      	ldr	r3, [pc, #284]	; (403a74 <parse_serial_packet+0xf58>)
  403958:	4798      	blx	r3
  40395a:	4602      	mov	r2, r0
  40395c:	4846      	ldr	r0, [pc, #280]	; (403a78 <parse_serial_packet+0xf5c>)
  40395e:	4649      	mov	r1, r9
  403960:	f8df 911c 	ldr.w	r9, [pc, #284]	; 403a80 <parse_serial_packet+0xf64>
  403964:	47c8      	blx	r9
  403966:	4845      	ldr	r0, [pc, #276]	; (403a7c <parse_serial_packet+0xf60>)
  403968:	47c8      	blx	r9
  40396a:	6830      	ldr	r0, [r6, #0]
  40396c:	2100      	movs	r1, #0
  40396e:	460a      	mov	r2, r1
  403970:	460b      	mov	r3, r1
  403972:	f8df c120 	ldr.w	ip, [pc, #288]	; 403a94 <parse_serial_packet+0xf78>
  403976:	47e0      	blx	ip
  403978:	e06d      	b.n	403a56 <parse_serial_packet+0xf3a>
  40397a:	4840      	ldr	r0, [pc, #256]	; (403a7c <parse_serial_packet+0xf60>)
  40397c:	4b40      	ldr	r3, [pc, #256]	; (403a80 <parse_serial_packet+0xf64>)
  40397e:	4798      	blx	r3
  403980:	e069      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
			else {
				IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("AP not Found.\r\n"));
  403982:	6830      	ldr	r0, [r6, #0]
  403984:	b1e0      	cbz	r0, 4039c0 <parse_serial_packet+0xea4>
  403986:	2100      	movs	r1, #0
  403988:	f04f 32ff 	mov.w	r2, #4294967295
  40398c:	460b      	mov	r3, r1
  40398e:	f8df c100 	ldr.w	ip, [pc, #256]	; 403a90 <parse_serial_packet+0xf74>
  403992:	47e0      	blx	ip
  403994:	4b36      	ldr	r3, [pc, #216]	; (403a70 <parse_serial_packet+0xf54>)
  403996:	4798      	blx	r3
  403998:	4681      	mov	r9, r0
  40399a:	2000      	movs	r0, #0
  40399c:	4b35      	ldr	r3, [pc, #212]	; (403a74 <parse_serial_packet+0xf58>)
  40399e:	4798      	blx	r3
  4039a0:	4602      	mov	r2, r0
  4039a2:	4835      	ldr	r0, [pc, #212]	; (403a78 <parse_serial_packet+0xf5c>)
  4039a4:	4649      	mov	r1, r9
  4039a6:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 403a80 <parse_serial_packet+0xf64>
  4039aa:	47c8      	blx	r9
  4039ac:	4835      	ldr	r0, [pc, #212]	; (403a84 <parse_serial_packet+0xf68>)
  4039ae:	47c8      	blx	r9
  4039b0:	6830      	ldr	r0, [r6, #0]
  4039b2:	2100      	movs	r1, #0
  4039b4:	460a      	mov	r2, r1
  4039b6:	460b      	mov	r3, r1
  4039b8:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 403a94 <parse_serial_packet+0xf78>
  4039bc:	47e0      	blx	ip
  4039be:	e04a      	b.n	403a56 <parse_serial_packet+0xf3a>
  4039c0:	4830      	ldr	r0, [pc, #192]	; (403a84 <parse_serial_packet+0xf68>)
  4039c2:	4b2f      	ldr	r3, [pc, #188]	; (403a80 <parse_serial_packet+0xf64>)
  4039c4:	4798      	blx	r3
  4039c6:	e046      	b.n	403a56 <parse_serial_packet+0xf3a>
			}
		break;
		
		case CMD_UART_TIMEOUT:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Error: UART timeout.\r\n"));
  4039c8:	6830      	ldr	r0, [r6, #0]
  4039ca:	b1e0      	cbz	r0, 403a06 <parse_serial_packet+0xeea>
  4039cc:	2100      	movs	r1, #0
  4039ce:	f04f 32ff 	mov.w	r2, #4294967295
  4039d2:	460b      	mov	r3, r1
  4039d4:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 403a90 <parse_serial_packet+0xf74>
  4039d8:	47e0      	blx	ip
  4039da:	4b25      	ldr	r3, [pc, #148]	; (403a70 <parse_serial_packet+0xf54>)
  4039dc:	4798      	blx	r3
  4039de:	4681      	mov	r9, r0
  4039e0:	2000      	movs	r0, #0
  4039e2:	4b24      	ldr	r3, [pc, #144]	; (403a74 <parse_serial_packet+0xf58>)
  4039e4:	4798      	blx	r3
  4039e6:	4602      	mov	r2, r0
  4039e8:	4823      	ldr	r0, [pc, #140]	; (403a78 <parse_serial_packet+0xf5c>)
  4039ea:	4649      	mov	r1, r9
  4039ec:	f8df 9090 	ldr.w	r9, [pc, #144]	; 403a80 <parse_serial_packet+0xf64>
  4039f0:	47c8      	blx	r9
  4039f2:	4825      	ldr	r0, [pc, #148]	; (403a88 <parse_serial_packet+0xf6c>)
  4039f4:	47c8      	blx	r9
  4039f6:	6830      	ldr	r0, [r6, #0]
  4039f8:	2100      	movs	r1, #0
  4039fa:	460a      	mov	r2, r1
  4039fc:	460b      	mov	r3, r1
  4039fe:	f8df c094 	ldr.w	ip, [pc, #148]	; 403a94 <parse_serial_packet+0xf78>
  403a02:	47e0      	blx	ip
  403a04:	e027      	b.n	403a56 <parse_serial_packet+0xf3a>
  403a06:	4820      	ldr	r0, [pc, #128]	; (403a88 <parse_serial_packet+0xf6c>)
  403a08:	4b1d      	ldr	r3, [pc, #116]	; (403a80 <parse_serial_packet+0xf64>)
  403a0a:	4798      	blx	r3
  403a0c:	e023      	b.n	403a56 <parse_serial_packet+0xf3a>
		break;
		
		default:
			IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Unsupported command(%d).\r\n", cmdid));
  403a0e:	6830      	ldr	r0, [r6, #0]
  403a10:	b1e8      	cbz	r0, 403a4e <parse_serial_packet+0xf32>
  403a12:	2100      	movs	r1, #0
  403a14:	f04f 32ff 	mov.w	r2, #4294967295
  403a18:	460b      	mov	r3, r1
  403a1a:	f8df c074 	ldr.w	ip, [pc, #116]	; 403a90 <parse_serial_packet+0xf74>
  403a1e:	47e0      	blx	ip
  403a20:	4b13      	ldr	r3, [pc, #76]	; (403a70 <parse_serial_packet+0xf54>)
  403a22:	4798      	blx	r3
  403a24:	4682      	mov	sl, r0
  403a26:	2000      	movs	r0, #0
  403a28:	4b12      	ldr	r3, [pc, #72]	; (403a74 <parse_serial_packet+0xf58>)
  403a2a:	4798      	blx	r3
  403a2c:	4602      	mov	r2, r0
  403a2e:	4812      	ldr	r0, [pc, #72]	; (403a78 <parse_serial_packet+0xf5c>)
  403a30:	4651      	mov	r1, sl
  403a32:	f8df a04c 	ldr.w	sl, [pc, #76]	; 403a80 <parse_serial_packet+0xf64>
  403a36:	47d0      	blx	sl
  403a38:	4814      	ldr	r0, [pc, #80]	; (403a8c <parse_serial_packet+0xf70>)
  403a3a:	4649      	mov	r1, r9
  403a3c:	47d0      	blx	sl
  403a3e:	6830      	ldr	r0, [r6, #0]
  403a40:	2100      	movs	r1, #0
  403a42:	460a      	mov	r2, r1
  403a44:	460b      	mov	r3, r1
  403a46:	f8df c04c 	ldr.w	ip, [pc, #76]	; 403a94 <parse_serial_packet+0xf78>
  403a4a:	47e0      	blx	ip
  403a4c:	e003      	b.n	403a56 <parse_serial_packet+0xf3a>
  403a4e:	480f      	ldr	r0, [pc, #60]	; (403a8c <parse_serial_packet+0xf70>)
  403a50:	4649      	mov	r1, r9
  403a52:	4b0b      	ldr	r3, [pc, #44]	; (403a80 <parse_serial_packet+0xf64>)
  403a54:	4798      	blx	r3
		cmdid = *(p + 3);
		data = p + 4;
		len = *(p + 1 + 1) - 1;
		execute_serial_cmd(cmdid, data, len);
		//in case two packet coming together
		len = *(p + 1 + 1) + 4;
  403a56:	78a3      	ldrb	r3, [r4, #2]
  403a58:	3304      	adds	r3, #4
  403a5a:	b2db      	uxtb	r3, r3
		p = p + len;
  403a5c:	441c      	add	r4, r3
		buflen = buflen - len;
  403a5e:	1aed      	subs	r5, r5, r3
  403a60:	b2ed      	uxtb	r5, r5
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial IN(%d): %s\r\n", buflen, serial_buf_test));
	
	while(buflen > 3) {
  403a62:	2d03      	cmp	r5, #3
  403a64:	f63f a894 	bhi.w	402b90 <parse_serial_packet+0x74>
		len = *(p + 1 + 1) + 4;
		p = p + len;
		buflen = buflen - len;
	}
	return;
}
  403a68:	b003      	add	sp, #12
  403a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a6e:	bf00      	nop
  403a70:	00401985 	.word	0x00401985
  403a74:	004019c5 	.word	0x004019c5
  403a78:	00407550 	.word	0x00407550
  403a7c:	004079c8 	.word	0x004079c8
  403a80:	00404371 	.word	0x00404371
  403a84:	004079d8 	.word	0x004079d8
  403a88:	004079e8 	.word	0x004079e8
  403a8c:	00407a00 	.word	0x00407a00
  403a90:	004014ed 	.word	0x004014ed
  403a94:	00401321 	.word	0x00401321

00403a98 <serial_in>:

void serial_in(void *parameter)
{
  403a98:	b570      	push	{r4, r5, r6, lr}
  403a9a:	b082      	sub	sp, #8
	serial_in_pk_t *in_data = NULL;
  403a9c:	2300      	movs	r3, #0
  403a9e:	9301      	str	r3, [sp, #4]
	wifi_module_reset();
  403aa0:	4b18      	ldr	r3, [pc, #96]	; (403b04 <serial_in+0x6c>)
  403aa2:	4798      	blx	r3
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("serial_in task started\r\n"));
  403aa4:	4b18      	ldr	r3, [pc, #96]	; (403b08 <serial_in+0x70>)
  403aa6:	6818      	ldr	r0, [r3, #0]
  403aa8:	b1d0      	cbz	r0, 403ae0 <serial_in+0x48>
  403aaa:	2100      	movs	r1, #0
  403aac:	f04f 32ff 	mov.w	r2, #4294967295
  403ab0:	460b      	mov	r3, r1
  403ab2:	4c16      	ldr	r4, [pc, #88]	; (403b0c <serial_in+0x74>)
  403ab4:	47a0      	blx	r4
  403ab6:	4b16      	ldr	r3, [pc, #88]	; (403b10 <serial_in+0x78>)
  403ab8:	4798      	blx	r3
  403aba:	4604      	mov	r4, r0
  403abc:	2000      	movs	r0, #0
  403abe:	4b15      	ldr	r3, [pc, #84]	; (403b14 <serial_in+0x7c>)
  403ac0:	4798      	blx	r3
  403ac2:	4602      	mov	r2, r0
  403ac4:	4814      	ldr	r0, [pc, #80]	; (403b18 <serial_in+0x80>)
  403ac6:	4621      	mov	r1, r4
  403ac8:	4c14      	ldr	r4, [pc, #80]	; (403b1c <serial_in+0x84>)
  403aca:	47a0      	blx	r4
  403acc:	4814      	ldr	r0, [pc, #80]	; (403b20 <serial_in+0x88>)
  403ace:	47a0      	blx	r4
  403ad0:	4b0d      	ldr	r3, [pc, #52]	; (403b08 <serial_in+0x70>)
  403ad2:	6818      	ldr	r0, [r3, #0]
  403ad4:	2100      	movs	r1, #0
  403ad6:	460a      	mov	r2, r1
  403ad8:	460b      	mov	r3, r1
  403ada:	4c12      	ldr	r4, [pc, #72]	; (403b24 <serial_in+0x8c>)
  403adc:	47a0      	blx	r4
  403ade:	e002      	b.n	403ae6 <serial_in+0x4e>
  403ae0:	480f      	ldr	r0, [pc, #60]	; (403b20 <serial_in+0x88>)
  403ae2:	4b0e      	ldr	r3, [pc, #56]	; (403b1c <serial_in+0x84>)
  403ae4:	4798      	blx	r3
	for(;;) {
		IoT_xQueueReceive(serial_in_queue, &in_data, portMAX_DELAY);
  403ae6:	4e10      	ldr	r6, [pc, #64]	; (403b28 <serial_in+0x90>)
  403ae8:	4d08      	ldr	r5, [pc, #32]	; (403b0c <serial_in+0x74>)
		parse_serial_packet(in_data->buf, in_data->len);
  403aea:	4c10      	ldr	r4, [pc, #64]	; (403b2c <serial_in+0x94>)
{
	serial_in_pk_t *in_data = NULL;
	wifi_module_reset();
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("serial_in task started\r\n"));
	for(;;) {
		IoT_xQueueReceive(serial_in_queue, &in_data, portMAX_DELAY);
  403aec:	6830      	ldr	r0, [r6, #0]
  403aee:	a901      	add	r1, sp, #4
  403af0:	f04f 32ff 	mov.w	r2, #4294967295
  403af4:	2300      	movs	r3, #0
  403af6:	47a8      	blx	r5
		parse_serial_packet(in_data->buf, in_data->len);
  403af8:	9b01      	ldr	r3, [sp, #4]
  403afa:	4618      	mov	r0, r3
  403afc:	f893 1400 	ldrb.w	r1, [r3, #1024]	; 0x400
  403b00:	47a0      	blx	r4
	}
  403b02:	e7f3      	b.n	403aec <serial_in+0x54>
  403b04:	00402911 	.word	0x00402911
  403b08:	200194fc 	.word	0x200194fc
  403b0c:	004014ed 	.word	0x004014ed
  403b10:	00401985 	.word	0x00401985
  403b14:	004019c5 	.word	0x004019c5
  403b18:	00407550 	.word	0x00407550
  403b1c:	00404371 	.word	0x00404371
  403b20:	00407a1c 	.word	0x00407a1c
  403b24:	00401321 	.word	0x00401321
  403b28:	20018b40 	.word	0x20018b40
  403b2c:	00402b1d 	.word	0x00402b1d

00403b30 <serial_out>:
		xTimerStop(xConfigTimer, 0);
	}
}

void serial_out(void *parameter)
{
  403b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b34:	b0a8      	sub	sp, #160	; 0xa0
	(void) parameter;
	Pdc *p_pdc = NULL;
	pdc_packet_t packet;
	serial_out_pk_t *out_data = NULL;
  403b36:	2300      	movs	r3, #0
  403b38:	9325      	str	r3, [sp, #148]	; 0x94
	//uint32_t pdc_status;
	//uint8_t out_status;
	
	xConfigTimer = xTimerCreate("xConfigTimer", 1000 , pdTRUE, ( void * ) 0, vConfigModeCallback);
  403b3a:	4a8f      	ldr	r2, [pc, #572]	; (403d78 <serial_out+0x248>)
  403b3c:	9200      	str	r2, [sp, #0]
  403b3e:	488f      	ldr	r0, [pc, #572]	; (403d7c <serial_out+0x24c>)
  403b40:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  403b44:	2201      	movs	r2, #1
  403b46:	4c8e      	ldr	r4, [pc, #568]	; (403d80 <serial_out+0x250>)
  403b48:	47a0      	blx	r4
  403b4a:	4b8e      	ldr	r3, [pc, #568]	; (403d84 <serial_out+0x254>)
  403b4c:	6018      	str	r0, [r3, #0]
	if(xConfigTimer == NULL ){
  403b4e:	bb00      	cbnz	r0, 403b92 <serial_out+0x62>
		IoT_DEBUG(GENERIC_DBG | IoT_DBG_SERIOUS, ("xConfigTimer create failed.\r\n"));
  403b50:	4b8d      	ldr	r3, [pc, #564]	; (403d88 <serial_out+0x258>)
  403b52:	6818      	ldr	r0, [r3, #0]
  403b54:	b1d0      	cbz	r0, 403b8c <serial_out+0x5c>
  403b56:	2100      	movs	r1, #0
  403b58:	f04f 32ff 	mov.w	r2, #4294967295
  403b5c:	460b      	mov	r3, r1
  403b5e:	4c8b      	ldr	r4, [pc, #556]	; (403d8c <serial_out+0x25c>)
  403b60:	47a0      	blx	r4
  403b62:	4b8b      	ldr	r3, [pc, #556]	; (403d90 <serial_out+0x260>)
  403b64:	4798      	blx	r3
  403b66:	4604      	mov	r4, r0
  403b68:	2000      	movs	r0, #0
  403b6a:	4b8a      	ldr	r3, [pc, #552]	; (403d94 <serial_out+0x264>)
  403b6c:	4798      	blx	r3
  403b6e:	4602      	mov	r2, r0
  403b70:	4889      	ldr	r0, [pc, #548]	; (403d98 <serial_out+0x268>)
  403b72:	4621      	mov	r1, r4
  403b74:	4c89      	ldr	r4, [pc, #548]	; (403d9c <serial_out+0x26c>)
  403b76:	47a0      	blx	r4
  403b78:	4889      	ldr	r0, [pc, #548]	; (403da0 <serial_out+0x270>)
  403b7a:	47a0      	blx	r4
  403b7c:	4b82      	ldr	r3, [pc, #520]	; (403d88 <serial_out+0x258>)
  403b7e:	6818      	ldr	r0, [r3, #0]
  403b80:	2100      	movs	r1, #0
  403b82:	460a      	mov	r2, r1
  403b84:	460b      	mov	r3, r1
  403b86:	4c87      	ldr	r4, [pc, #540]	; (403da4 <serial_out+0x274>)
  403b88:	47a0      	blx	r4
  403b8a:	e002      	b.n	403b92 <serial_out+0x62>
  403b8c:	4884      	ldr	r0, [pc, #528]	; (403da0 <serial_out+0x270>)
  403b8e:	4b83      	ldr	r3, [pc, #524]	; (403d9c <serial_out+0x26c>)
  403b90:	4798      	blx	r3
	}
	
	xLedModeTimer = xTimerCreate("xLedTimer", 250 , pdTRUE, ( void * ) 0, vLedModeCallback);
  403b92:	4b85      	ldr	r3, [pc, #532]	; (403da8 <serial_out+0x278>)
  403b94:	9300      	str	r3, [sp, #0]
  403b96:	4885      	ldr	r0, [pc, #532]	; (403dac <serial_out+0x27c>)
  403b98:	21fa      	movs	r1, #250	; 0xfa
  403b9a:	2201      	movs	r2, #1
  403b9c:	2300      	movs	r3, #0
  403b9e:	4c78      	ldr	r4, [pc, #480]	; (403d80 <serial_out+0x250>)
  403ba0:	47a0      	blx	r4
  403ba2:	4604      	mov	r4, r0
  403ba4:	4b82      	ldr	r3, [pc, #520]	; (403db0 <serial_out+0x280>)
  403ba6:	6018      	str	r0, [r3, #0]
	if(xLedModeTimer != NULL ){
  403ba8:	b148      	cbz	r0, 403bbe <serial_out+0x8e>
		xTimerStart(xLedModeTimer, 0 );
  403baa:	4b79      	ldr	r3, [pc, #484]	; (403d90 <serial_out+0x260>)
  403bac:	4798      	blx	r3
  403bae:	4602      	mov	r2, r0
  403bb0:	2300      	movs	r3, #0
  403bb2:	9300      	str	r3, [sp, #0]
  403bb4:	4620      	mov	r0, r4
  403bb6:	4619      	mov	r1, r3
  403bb8:	4c7e      	ldr	r4, [pc, #504]	; (403db4 <serial_out+0x284>)
  403bba:	47a0      	blx	r4
  403bbc:	e020      	b.n	403c00 <serial_out+0xd0>
		// The timer was not created.
	}
	else{
		IoT_DEBUG(GENERIC_DBG | IoT_DBG_SERIOUS, ("xLedModeTimer create failed.\r\n"));
  403bbe:	4b72      	ldr	r3, [pc, #456]	; (403d88 <serial_out+0x258>)
  403bc0:	6818      	ldr	r0, [r3, #0]
  403bc2:	b1d0      	cbz	r0, 403bfa <serial_out+0xca>
  403bc4:	2100      	movs	r1, #0
  403bc6:	f04f 32ff 	mov.w	r2, #4294967295
  403bca:	460b      	mov	r3, r1
  403bcc:	4c6f      	ldr	r4, [pc, #444]	; (403d8c <serial_out+0x25c>)
  403bce:	47a0      	blx	r4
  403bd0:	4b6f      	ldr	r3, [pc, #444]	; (403d90 <serial_out+0x260>)
  403bd2:	4798      	blx	r3
  403bd4:	4604      	mov	r4, r0
  403bd6:	2000      	movs	r0, #0
  403bd8:	4b6e      	ldr	r3, [pc, #440]	; (403d94 <serial_out+0x264>)
  403bda:	4798      	blx	r3
  403bdc:	4602      	mov	r2, r0
  403bde:	486e      	ldr	r0, [pc, #440]	; (403d98 <serial_out+0x268>)
  403be0:	4621      	mov	r1, r4
  403be2:	4c6e      	ldr	r4, [pc, #440]	; (403d9c <serial_out+0x26c>)
  403be4:	47a0      	blx	r4
  403be6:	4874      	ldr	r0, [pc, #464]	; (403db8 <serial_out+0x288>)
  403be8:	47a0      	blx	r4
  403bea:	4b67      	ldr	r3, [pc, #412]	; (403d88 <serial_out+0x258>)
  403bec:	6818      	ldr	r0, [r3, #0]
  403bee:	2100      	movs	r1, #0
  403bf0:	460a      	mov	r2, r1
  403bf2:	460b      	mov	r3, r1
  403bf4:	4c6b      	ldr	r4, [pc, #428]	; (403da4 <serial_out+0x274>)
  403bf6:	47a0      	blx	r4
  403bf8:	e002      	b.n	403c00 <serial_out+0xd0>
  403bfa:	486f      	ldr	r0, [pc, #444]	; (403db8 <serial_out+0x288>)
  403bfc:	4b67      	ldr	r3, [pc, #412]	; (403d9c <serial_out+0x26c>)
  403bfe:	4798      	blx	r3
	}
		
	IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("serial_out task started\r\n"));
  403c00:	4b61      	ldr	r3, [pc, #388]	; (403d88 <serial_out+0x258>)
  403c02:	6818      	ldr	r0, [r3, #0]
  403c04:	b1d0      	cbz	r0, 403c3c <serial_out+0x10c>
  403c06:	2100      	movs	r1, #0
  403c08:	f04f 32ff 	mov.w	r2, #4294967295
  403c0c:	460b      	mov	r3, r1
  403c0e:	4c5f      	ldr	r4, [pc, #380]	; (403d8c <serial_out+0x25c>)
  403c10:	47a0      	blx	r4
  403c12:	4b5f      	ldr	r3, [pc, #380]	; (403d90 <serial_out+0x260>)
  403c14:	4798      	blx	r3
  403c16:	4604      	mov	r4, r0
  403c18:	2000      	movs	r0, #0
  403c1a:	4b5e      	ldr	r3, [pc, #376]	; (403d94 <serial_out+0x264>)
  403c1c:	4798      	blx	r3
  403c1e:	4602      	mov	r2, r0
  403c20:	485d      	ldr	r0, [pc, #372]	; (403d98 <serial_out+0x268>)
  403c22:	4621      	mov	r1, r4
  403c24:	4c5d      	ldr	r4, [pc, #372]	; (403d9c <serial_out+0x26c>)
  403c26:	47a0      	blx	r4
  403c28:	4864      	ldr	r0, [pc, #400]	; (403dbc <serial_out+0x28c>)
  403c2a:	47a0      	blx	r4
  403c2c:	4b56      	ldr	r3, [pc, #344]	; (403d88 <serial_out+0x258>)
  403c2e:	6818      	ldr	r0, [r3, #0]
  403c30:	2100      	movs	r1, #0
  403c32:	460a      	mov	r2, r1
  403c34:	460b      	mov	r3, r1
  403c36:	4c5b      	ldr	r4, [pc, #364]	; (403da4 <serial_out+0x274>)
  403c38:	47a0      	blx	r4
  403c3a:	e002      	b.n	403c42 <serial_out+0x112>
  403c3c:	485f      	ldr	r0, [pc, #380]	; (403dbc <serial_out+0x28c>)
  403c3e:	4b57      	ldr	r3, [pc, #348]	; (403d9c <serial_out+0x26c>)
  403c40:	4798      	blx	r3
	serial_init(BIT_RATE_9600);
  403c42:	f44f 5016 	mov.w	r0, #9600	; 0x2580
  403c46:	4b5e      	ldr	r3, [pc, #376]	; (403dc0 <serial_out+0x290>)
  403c48:	4798      	blx	r3
	
	//uint8_t test_len = sizeof(dataupload_t);
	//IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("test len: %d\r\n", test_len));

	serial_in_queue = IoT_xQueueCreate(SERIAL_IN_QUEUE_LEN, sizeof(void *));
  403c4a:	2001      	movs	r0, #1
  403c4c:	2104      	movs	r1, #4
  403c4e:	2200      	movs	r2, #0
  403c50:	4b5c      	ldr	r3, [pc, #368]	; (403dc4 <serial_out+0x294>)
  403c52:	4798      	blx	r3
  403c54:	4b5c      	ldr	r3, [pc, #368]	; (403dc8 <serial_out+0x298>)
  403c56:	6018      	str	r0, [r3, #0]
	if(serial_in_queue == NULL) {
  403c58:	bb08      	cbnz	r0, 403c9e <serial_out+0x16e>
		IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("Serial Queue In create failed\r\n"));
  403c5a:	4b4b      	ldr	r3, [pc, #300]	; (403d88 <serial_out+0x258>)
  403c5c:	6818      	ldr	r0, [r3, #0]
  403c5e:	b1d0      	cbz	r0, 403c96 <serial_out+0x166>
  403c60:	2100      	movs	r1, #0
  403c62:	f04f 32ff 	mov.w	r2, #4294967295
  403c66:	460b      	mov	r3, r1
  403c68:	4c48      	ldr	r4, [pc, #288]	; (403d8c <serial_out+0x25c>)
  403c6a:	47a0      	blx	r4
  403c6c:	4b48      	ldr	r3, [pc, #288]	; (403d90 <serial_out+0x260>)
  403c6e:	4798      	blx	r3
  403c70:	4604      	mov	r4, r0
  403c72:	2000      	movs	r0, #0
  403c74:	4b47      	ldr	r3, [pc, #284]	; (403d94 <serial_out+0x264>)
  403c76:	4798      	blx	r3
  403c78:	4602      	mov	r2, r0
  403c7a:	4847      	ldr	r0, [pc, #284]	; (403d98 <serial_out+0x268>)
  403c7c:	4621      	mov	r1, r4
  403c7e:	4c47      	ldr	r4, [pc, #284]	; (403d9c <serial_out+0x26c>)
  403c80:	47a0      	blx	r4
  403c82:	4852      	ldr	r0, [pc, #328]	; (403dcc <serial_out+0x29c>)
  403c84:	47a0      	blx	r4
  403c86:	4b40      	ldr	r3, [pc, #256]	; (403d88 <serial_out+0x258>)
  403c88:	6818      	ldr	r0, [r3, #0]
  403c8a:	2100      	movs	r1, #0
  403c8c:	460a      	mov	r2, r1
  403c8e:	460b      	mov	r3, r1
  403c90:	4c44      	ldr	r4, [pc, #272]	; (403da4 <serial_out+0x274>)
  403c92:	47a0      	blx	r4
  403c94:	e002      	b.n	403c9c <serial_out+0x16c>
  403c96:	484d      	ldr	r0, [pc, #308]	; (403dcc <serial_out+0x29c>)
  403c98:	4b40      	ldr	r3, [pc, #256]	; (403d9c <serial_out+0x26c>)
  403c9a:	4798      	blx	r3
		while(true);
  403c9c:	e7fe      	b.n	403c9c <serial_out+0x16c>
	}
	serial_out_queue = IoT_xQueueCreate(SERIAL_OUT_QUEUE_LEN, sizeof(void *));
  403c9e:	2001      	movs	r0, #1
  403ca0:	2104      	movs	r1, #4
  403ca2:	2200      	movs	r2, #0
  403ca4:	4b47      	ldr	r3, [pc, #284]	; (403dc4 <serial_out+0x294>)
  403ca6:	4798      	blx	r3
  403ca8:	4b49      	ldr	r3, [pc, #292]	; (403dd0 <serial_out+0x2a0>)
  403caa:	6018      	str	r0, [r3, #0]
	if(serial_out_queue == NULL) {
  403cac:	bb08      	cbnz	r0, 403cf2 <serial_out+0x1c2>
		IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("Serial Queue Out create failed\r\n"));
  403cae:	4b36      	ldr	r3, [pc, #216]	; (403d88 <serial_out+0x258>)
  403cb0:	6818      	ldr	r0, [r3, #0]
  403cb2:	b1d0      	cbz	r0, 403cea <serial_out+0x1ba>
  403cb4:	2100      	movs	r1, #0
  403cb6:	f04f 32ff 	mov.w	r2, #4294967295
  403cba:	460b      	mov	r3, r1
  403cbc:	4c33      	ldr	r4, [pc, #204]	; (403d8c <serial_out+0x25c>)
  403cbe:	47a0      	blx	r4
  403cc0:	4b33      	ldr	r3, [pc, #204]	; (403d90 <serial_out+0x260>)
  403cc2:	4798      	blx	r3
  403cc4:	4604      	mov	r4, r0
  403cc6:	2000      	movs	r0, #0
  403cc8:	4b32      	ldr	r3, [pc, #200]	; (403d94 <serial_out+0x264>)
  403cca:	4798      	blx	r3
  403ccc:	4602      	mov	r2, r0
  403cce:	4832      	ldr	r0, [pc, #200]	; (403d98 <serial_out+0x268>)
  403cd0:	4621      	mov	r1, r4
  403cd2:	4c32      	ldr	r4, [pc, #200]	; (403d9c <serial_out+0x26c>)
  403cd4:	47a0      	blx	r4
  403cd6:	483f      	ldr	r0, [pc, #252]	; (403dd4 <serial_out+0x2a4>)
  403cd8:	47a0      	blx	r4
  403cda:	4b2b      	ldr	r3, [pc, #172]	; (403d88 <serial_out+0x258>)
  403cdc:	6818      	ldr	r0, [r3, #0]
  403cde:	2100      	movs	r1, #0
  403ce0:	460a      	mov	r2, r1
  403ce2:	460b      	mov	r3, r1
  403ce4:	4c2f      	ldr	r4, [pc, #188]	; (403da4 <serial_out+0x274>)
  403ce6:	47a0      	blx	r4
  403ce8:	e002      	b.n	403cf0 <serial_out+0x1c0>
  403cea:	483a      	ldr	r0, [pc, #232]	; (403dd4 <serial_out+0x2a4>)
  403cec:	4b2b      	ldr	r3, [pc, #172]	; (403d9c <serial_out+0x26c>)
  403cee:	4798      	blx	r3
		while(true);
  403cf0:	e7fe      	b.n	403cf0 <serial_out+0x1c0>
	}
	
	IoT_xTaskCreate(serial_in, "serial_in", WIFI_RECV_TASK_STACK_SIZE, NULL, WIFI_RECV_TASK_PRIORITY, NULL);
  403cf2:	2305      	movs	r3, #5
  403cf4:	9300      	str	r3, [sp, #0]
  403cf6:	2300      	movs	r3, #0
  403cf8:	9301      	str	r3, [sp, #4]
  403cfa:	9302      	str	r3, [sp, #8]
  403cfc:	9303      	str	r3, [sp, #12]
  403cfe:	4836      	ldr	r0, [pc, #216]	; (403dd8 <serial_out+0x2a8>)
  403d00:	4936      	ldr	r1, [pc, #216]	; (403ddc <serial_out+0x2ac>)
  403d02:	f44f 6280 	mov.w	r2, #1024	; 0x400
  403d06:	4c36      	ldr	r4, [pc, #216]	; (403de0 <serial_out+0x2b0>)
  403d08:	47a0      	blx	r4
	
	for(;;) {

		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  403d0a:	4e36      	ldr	r6, [pc, #216]	; (403de4 <serial_out+0x2b4>)
  403d0c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 403df0 <serial_out+0x2c0>
		
		/* Pended here if no message received */
		IoT_xQueueReceive(serial_out_queue, &out_data, portMAX_DELAY);
  403d10:	4f2f      	ldr	r7, [pc, #188]	; (403dd0 <serial_out+0x2a0>)
	
	IoT_xTaskCreate(serial_in, "serial_in", WIFI_RECV_TASK_STACK_SIZE, NULL, WIFI_RECV_TASK_PRIORITY, NULL);
	
	for(;;) {

		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  403d12:	4630      	mov	r0, r6
  403d14:	47c0      	blx	r8
  403d16:	4604      	mov	r4, r0
		
		/* Pended here if no message received */
		IoT_xQueueReceive(serial_out_queue, &out_data, portMAX_DELAY);
  403d18:	6838      	ldr	r0, [r7, #0]
  403d1a:	a925      	add	r1, sp, #148	; 0x94
  403d1c:	f04f 32ff 	mov.w	r2, #4294967295
  403d20:	2300      	movs	r3, #0
  403d22:	4d1a      	ldr	r5, [pc, #104]	; (403d8c <serial_out+0x25c>)
  403d24:	47a8      	blx	r5
		
		uint8_t rbuf[128];
		byte2hexstrstr(out_data->buf, out_data->len, rbuf, 128);
  403d26:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d28:	6818      	ldr	r0, [r3, #0]
  403d2a:	6859      	ldr	r1, [r3, #4]
  403d2c:	aa05      	add	r2, sp, #20
  403d2e:	2380      	movs	r3, #128	; 0x80
  403d30:	4d2d      	ldr	r5, [pc, #180]	; (403de8 <serial_out+0x2b8>)
  403d32:	47a8      	blx	r5
		IoT_DEBUG(SERIAL_DBG | IoT_DBG_INFO, ("Serial OUT(%d): %s\r\n", out_data->len, rbuf));
  403d34:	4b14      	ldr	r3, [pc, #80]	; (403d88 <serial_out+0x258>)
  403d36:	6818      	ldr	r0, [r3, #0]
  403d38:	2800      	cmp	r0, #0
  403d3a:	d05b      	beq.n	403df4 <serial_out+0x2c4>
  403d3c:	2100      	movs	r1, #0
  403d3e:	f04f 32ff 	mov.w	r2, #4294967295
  403d42:	460b      	mov	r3, r1
  403d44:	4d11      	ldr	r5, [pc, #68]	; (403d8c <serial_out+0x25c>)
  403d46:	47a8      	blx	r5
  403d48:	4b11      	ldr	r3, [pc, #68]	; (403d90 <serial_out+0x260>)
  403d4a:	4798      	blx	r3
  403d4c:	4605      	mov	r5, r0
  403d4e:	2000      	movs	r0, #0
  403d50:	4b10      	ldr	r3, [pc, #64]	; (403d94 <serial_out+0x264>)
  403d52:	4798      	blx	r3
  403d54:	4602      	mov	r2, r0
  403d56:	4810      	ldr	r0, [pc, #64]	; (403d98 <serial_out+0x268>)
  403d58:	4629      	mov	r1, r5
  403d5a:	4d10      	ldr	r5, [pc, #64]	; (403d9c <serial_out+0x26c>)
  403d5c:	47a8      	blx	r5
  403d5e:	4823      	ldr	r0, [pc, #140]	; (403dec <serial_out+0x2bc>)
  403d60:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d62:	6859      	ldr	r1, [r3, #4]
  403d64:	aa05      	add	r2, sp, #20
  403d66:	47a8      	blx	r5
  403d68:	4b07      	ldr	r3, [pc, #28]	; (403d88 <serial_out+0x258>)
  403d6a:	6818      	ldr	r0, [r3, #0]
  403d6c:	2100      	movs	r1, #0
  403d6e:	460a      	mov	r2, r1
  403d70:	460b      	mov	r3, r1
  403d72:	4d0c      	ldr	r5, [pc, #48]	; (403da4 <serial_out+0x274>)
  403d74:	47a8      	blx	r5
  403d76:	e043      	b.n	403e00 <serial_out+0x2d0>
  403d78:	00402715 	.word	0x00402715
  403d7c:	00407a38 	.word	0x00407a38
  403d80:	00402205 	.word	0x00402205
  403d84:	20018c80 	.word	0x20018c80
  403d88:	200194fc 	.word	0x200194fc
  403d8c:	004014ed 	.word	0x004014ed
  403d90:	00401985 	.word	0x00401985
  403d94:	004019c5 	.word	0x004019c5
  403d98:	00407550 	.word	0x00407550
  403d9c:	00404371 	.word	0x00404371
  403da0:	00407a48 	.word	0x00407a48
  403da4:	00401321 	.word	0x00401321
  403da8:	004024ed 	.word	0x004024ed
  403dac:	00407a68 	.word	0x00407a68
  403db0:	20018b44 	.word	0x20018b44
  403db4:	0040225d 	.word	0x0040225d
  403db8:	00407a74 	.word	0x00407a74
  403dbc:	00407a94 	.word	0x00407a94
  403dc0:	0040293d 	.word	0x0040293d
  403dc4:	004012c1 	.word	0x004012c1
  403dc8:	20018b40 	.word	0x20018b40
  403dcc:	00407ab0 	.word	0x00407ab0
  403dd0:	200194ec 	.word	0x200194ec
  403dd4:	00407ad0 	.word	0x00407ad0
  403dd8:	00403a99 	.word	0x00403a99
  403ddc:	00407af4 	.word	0x00407af4
  403de0:	004016f5 	.word	0x004016f5
  403de4:	4000c200 	.word	0x4000c200
  403de8:	004025b5 	.word	0x004025b5
  403dec:	00407b00 	.word	0x00407b00
  403df0:	00400a0d 	.word	0x00400a0d
  403df4:	480c      	ldr	r0, [pc, #48]	; (403e28 <serial_out+0x2f8>)
  403df6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403df8:	6859      	ldr	r1, [r3, #4]
  403dfa:	aa05      	add	r2, sp, #20
  403dfc:	4b0b      	ldr	r3, [pc, #44]	; (403e2c <serial_out+0x2fc>)
  403dfe:	4798      	blx	r3
		
		//IoT_DEBUG(SERIAL_DBG | IoT_DBG_SERIOUS, ("sending packet\r\n"));
		packet.ul_addr = (uint32_t)out_data->buf;
  403e00:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e02:	681a      	ldr	r2, [r3, #0]
  403e04:	9226      	str	r2, [sp, #152]	; 0x98
		packet.ul_size = out_data->len;
  403e06:	685b      	ldr	r3, [r3, #4]
  403e08:	9327      	str	r3, [sp, #156]	; 0x9c
		
		pdc_tx_init(p_pdc, &packet, NULL);
  403e0a:	4620      	mov	r0, r4
  403e0c:	a926      	add	r1, sp, #152	; 0x98
  403e0e:	2200      	movs	r2, #0
  403e10:	4b07      	ldr	r3, [pc, #28]	; (403e30 <serial_out+0x300>)
  403e12:	4798      	blx	r3
		pdc_enable_transfer(p_pdc, PERIPH_PTCR_TXTEN);
  403e14:	4620      	mov	r0, r4
  403e16:	f44f 7180 	mov.w	r1, #256	; 0x100
  403e1a:	4b06      	ldr	r3, [pc, #24]	; (403e34 <serial_out+0x304>)
  403e1c:	4798      	blx	r3
		usart_enable_interrupt(WIFI_SERIAL_PORT, US_IER_ENDTX);
  403e1e:	4630      	mov	r0, r6
  403e20:	2110      	movs	r1, #16
  403e22:	4b05      	ldr	r3, [pc, #20]	; (403e38 <serial_out+0x308>)
  403e24:	4798      	blx	r3

	}
  403e26:	e774      	b.n	403d12 <serial_out+0x1e2>
  403e28:	00407b00 	.word	0x00407b00
  403e2c:	00404371 	.word	0x00404371
  403e30:	0040058d 	.word	0x0040058d
  403e34:	004005a5 	.word	0x004005a5
  403e38:	004009cd 	.word	0x004009cd

00403e3c <vFNBtton_Click_Hook>:
}

void vFNBtton_Click_Hook( void )
{
  403e3c:	b570      	push	{r4, r5, r6, lr}
  403e3e:	b084      	sub	sp, #16
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
  403e40:	2500      	movs	r5, #0
  403e42:	ac04      	add	r4, sp, #16
  403e44:	f844 5d04 	str.w	r5, [r4, #-4]!
	
	xTimerStartFromISR(xConfigTimer, &xHigherPriorityTaskWoken );
  403e48:	4b08      	ldr	r3, [pc, #32]	; (403e6c <vFNBtton_Click_Hook+0x30>)
  403e4a:	681e      	ldr	r6, [r3, #0]
  403e4c:	4b08      	ldr	r3, [pc, #32]	; (403e70 <vFNBtton_Click_Hook+0x34>)
  403e4e:	4798      	blx	r3
  403e50:	4602      	mov	r2, r0
  403e52:	9500      	str	r5, [sp, #0]
  403e54:	4630      	mov	r0, r6
  403e56:	4629      	mov	r1, r5
  403e58:	4623      	mov	r3, r4
  403e5a:	4c06      	ldr	r4, [pc, #24]	; (403e74 <vFNBtton_Click_Hook+0x38>)
  403e5c:	47a0      	blx	r4
	if(xHigherPriorityTaskWoken != pdFALSE) {
  403e5e:	9b03      	ldr	r3, [sp, #12]
  403e60:	b10b      	cbz	r3, 403e66 <vFNBtton_Click_Hook+0x2a>
		IoT_vPortYieldFromISR();
  403e62:	4b05      	ldr	r3, [pc, #20]	; (403e78 <vFNBtton_Click_Hook+0x3c>)
  403e64:	4798      	blx	r3
	}
	
  403e66:	b004      	add	sp, #16
  403e68:	bd70      	pop	{r4, r5, r6, pc}
  403e6a:	bf00      	nop
  403e6c:	20018c80 	.word	0x20018c80
  403e70:	004019a5 	.word	0x004019a5
  403e74:	0040225d 	.word	0x0040225d
  403e78:	00400e75 	.word	0x00400e75

00403e7c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e7e:	b083      	sub	sp, #12
  403e80:	4604      	mov	r4, r0
  403e82:	460e      	mov	r6, r1
	uint32_t val = 0;
  403e84:	2300      	movs	r3, #0
  403e86:	9301      	str	r3, [sp, #4]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403e88:	4b34      	ldr	r3, [pc, #208]	; (403f5c <usart_serial_getchar+0xe0>)
  403e8a:	4298      	cmp	r0, r3
  403e8c:	d109      	bne.n	403ea2 <usart_serial_getchar+0x26>
		while (usart_read(p_usart, &val));
  403e8e:	461f      	mov	r7, r3
  403e90:	4d33      	ldr	r5, [pc, #204]	; (403f60 <usart_serial_getchar+0xe4>)
  403e92:	4638      	mov	r0, r7
  403e94:	a901      	add	r1, sp, #4
  403e96:	47a8      	blx	r5
  403e98:	2800      	cmp	r0, #0
  403e9a:	d1fa      	bne.n	403e92 <usart_serial_getchar+0x16>
		*data = (uint8_t)(val & 0xFF);
  403e9c:	9b01      	ldr	r3, [sp, #4]
  403e9e:	7033      	strb	r3, [r6, #0]
  403ea0:	e019      	b.n	403ed6 <usart_serial_getchar+0x5a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403ea2:	4b30      	ldr	r3, [pc, #192]	; (403f64 <usart_serial_getchar+0xe8>)
  403ea4:	4298      	cmp	r0, r3
  403ea6:	d109      	bne.n	403ebc <usart_serial_getchar+0x40>
		while (usart_read(p_usart, &val));
  403ea8:	461f      	mov	r7, r3
  403eaa:	4d2d      	ldr	r5, [pc, #180]	; (403f60 <usart_serial_getchar+0xe4>)
  403eac:	4638      	mov	r0, r7
  403eae:	a901      	add	r1, sp, #4
  403eb0:	47a8      	blx	r5
  403eb2:	2800      	cmp	r0, #0
  403eb4:	d1fa      	bne.n	403eac <usart_serial_getchar+0x30>
		*data = (uint8_t)(val & 0xFF);
  403eb6:	9b01      	ldr	r3, [sp, #4]
  403eb8:	7033      	strb	r3, [r6, #0]
  403eba:	e019      	b.n	403ef0 <usart_serial_getchar+0x74>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403ebc:	4b2a      	ldr	r3, [pc, #168]	; (403f68 <usart_serial_getchar+0xec>)
  403ebe:	4298      	cmp	r0, r3
  403ec0:	d109      	bne.n	403ed6 <usart_serial_getchar+0x5a>
		while (usart_read(p_usart, &val));
  403ec2:	461f      	mov	r7, r3
  403ec4:	4d26      	ldr	r5, [pc, #152]	; (403f60 <usart_serial_getchar+0xe4>)
  403ec6:	4638      	mov	r0, r7
  403ec8:	a901      	add	r1, sp, #4
  403eca:	47a8      	blx	r5
  403ecc:	2800      	cmp	r0, #0
  403ece:	d1fa      	bne.n	403ec6 <usart_serial_getchar+0x4a>
		*data = (uint8_t)(val & 0xFF);
  403ed0:	9b01      	ldr	r3, [sp, #4]
  403ed2:	7033      	strb	r3, [r6, #0]
  403ed4:	e019      	b.n	403f0a <usart_serial_getchar+0x8e>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  403ed6:	4b25      	ldr	r3, [pc, #148]	; (403f6c <usart_serial_getchar+0xf0>)
  403ed8:	429c      	cmp	r4, r3
  403eda:	d109      	bne.n	403ef0 <usart_serial_getchar+0x74>
		while (usart_read(p_usart, &val));
  403edc:	461f      	mov	r7, r3
  403ede:	4d20      	ldr	r5, [pc, #128]	; (403f60 <usart_serial_getchar+0xe4>)
  403ee0:	4638      	mov	r0, r7
  403ee2:	a901      	add	r1, sp, #4
  403ee4:	47a8      	blx	r5
  403ee6:	2800      	cmp	r0, #0
  403ee8:	d1fa      	bne.n	403ee0 <usart_serial_getchar+0x64>
		*data = (uint8_t)(val & 0xFF);
  403eea:	9b01      	ldr	r3, [sp, #4]
  403eec:	7033      	strb	r3, [r6, #0]
  403eee:	e019      	b.n	403f24 <usart_serial_getchar+0xa8>
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  403ef0:	4b1f      	ldr	r3, [pc, #124]	; (403f70 <usart_serial_getchar+0xf4>)
  403ef2:	429c      	cmp	r4, r3
  403ef4:	d109      	bne.n	403f0a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
  403ef6:	461f      	mov	r7, r3
  403ef8:	4d19      	ldr	r5, [pc, #100]	; (403f60 <usart_serial_getchar+0xe4>)
  403efa:	4638      	mov	r0, r7
  403efc:	a901      	add	r1, sp, #4
  403efe:	47a8      	blx	r5
  403f00:	2800      	cmp	r0, #0
  403f02:	d1fa      	bne.n	403efa <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403f04:	9b01      	ldr	r3, [sp, #4]
  403f06:	7033      	strb	r3, [r6, #0]
  403f08:	e019      	b.n	403f3e <usart_serial_getchar+0xc2>
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  403f0a:	4b1a      	ldr	r3, [pc, #104]	; (403f74 <usart_serial_getchar+0xf8>)
  403f0c:	429c      	cmp	r4, r3
  403f0e:	d109      	bne.n	403f24 <usart_serial_getchar+0xa8>
		while (usart_read(p_usart, &val));
  403f10:	461d      	mov	r5, r3
  403f12:	4c13      	ldr	r4, [pc, #76]	; (403f60 <usart_serial_getchar+0xe4>)
  403f14:	4628      	mov	r0, r5
  403f16:	a901      	add	r1, sp, #4
  403f18:	47a0      	blx	r4
  403f1a:	2800      	cmp	r0, #0
  403f1c:	d1fa      	bne.n	403f14 <usart_serial_getchar+0x98>
		*data = (uint8_t)(val & 0xFF);
  403f1e:	9b01      	ldr	r3, [sp, #4]
  403f20:	7033      	strb	r3, [r6, #0]
  403f22:	e018      	b.n	403f56 <usart_serial_getchar+0xda>
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  403f24:	4b14      	ldr	r3, [pc, #80]	; (403f78 <usart_serial_getchar+0xfc>)
  403f26:	429c      	cmp	r4, r3
  403f28:	d109      	bne.n	403f3e <usart_serial_getchar+0xc2>
		while (usart_read(p_usart, &val));
  403f2a:	461d      	mov	r5, r3
  403f2c:	4c0c      	ldr	r4, [pc, #48]	; (403f60 <usart_serial_getchar+0xe4>)
  403f2e:	4628      	mov	r0, r5
  403f30:	a901      	add	r1, sp, #4
  403f32:	47a0      	blx	r4
  403f34:	2800      	cmp	r0, #0
  403f36:	d1fa      	bne.n	403f2e <usart_serial_getchar+0xb2>
		*data = (uint8_t)(val & 0xFF);
  403f38:	9b01      	ldr	r3, [sp, #4]
  403f3a:	7033      	strb	r3, [r6, #0]
  403f3c:	e00b      	b.n	403f56 <usart_serial_getchar+0xda>
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  403f3e:	4b0f      	ldr	r3, [pc, #60]	; (403f7c <usart_serial_getchar+0x100>)
  403f40:	429c      	cmp	r4, r3
  403f42:	d108      	bne.n	403f56 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  403f44:	461d      	mov	r5, r3
  403f46:	4c06      	ldr	r4, [pc, #24]	; (403f60 <usart_serial_getchar+0xe4>)
  403f48:	4628      	mov	r0, r5
  403f4a:	a901      	add	r1, sp, #4
  403f4c:	47a0      	blx	r4
  403f4e:	2800      	cmp	r0, #0
  403f50:	d1fa      	bne.n	403f48 <usart_serial_getchar+0xcc>
		*data = (uint8_t)(val & 0xFF);
  403f52:	9b01      	ldr	r3, [sp, #4]
  403f54:	7033      	strb	r3, [r6, #0]
	}
# endif
#endif /* ifdef USART */

}
  403f56:	b003      	add	sp, #12
  403f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403f5a:	bf00      	nop
  403f5c:	4000c200 	.word	0x4000c200
  403f60:	004009f5 	.word	0x004009f5
  403f64:	40020200 	.word	0x40020200
  403f68:	40024200 	.word	0x40024200
  403f6c:	40018200 	.word	0x40018200
  403f70:	4001c200 	.word	0x4001c200
  403f74:	40008200 	.word	0x40008200
  403f78:	40040200 	.word	0x40040200
  403f7c:	40034200 	.word	0x40034200

00403f80 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  403f80:	b570      	push	{r4, r5, r6, lr}
  403f82:	460c      	mov	r4, r1
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403f84:	4b30      	ldr	r3, [pc, #192]	; (404048 <usart_serial_putchar+0xc8>)
  403f86:	4298      	cmp	r0, r3
  403f88:	d108      	bne.n	403f9c <usart_serial_putchar+0x1c>
		while (usart_write(p_usart, c)!=0);
  403f8a:	461e      	mov	r6, r3
  403f8c:	4d2f      	ldr	r5, [pc, #188]	; (40404c <usart_serial_putchar+0xcc>)
  403f8e:	4630      	mov	r0, r6
  403f90:	4621      	mov	r1, r4
  403f92:	47a8      	blx	r5
  403f94:	2800      	cmp	r0, #0
  403f96:	d1fa      	bne.n	403f8e <usart_serial_putchar+0xe>
		return 1;
  403f98:	2001      	movs	r0, #1
  403f9a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403f9c:	4b2c      	ldr	r3, [pc, #176]	; (404050 <usart_serial_putchar+0xd0>)
  403f9e:	4298      	cmp	r0, r3
  403fa0:	d108      	bne.n	403fb4 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
  403fa2:	461e      	mov	r6, r3
  403fa4:	4d29      	ldr	r5, [pc, #164]	; (40404c <usart_serial_putchar+0xcc>)
  403fa6:	4630      	mov	r0, r6
  403fa8:	4621      	mov	r1, r4
  403faa:	47a8      	blx	r5
  403fac:	2800      	cmp	r0, #0
  403fae:	d1fa      	bne.n	403fa6 <usart_serial_putchar+0x26>
		return 1;
  403fb0:	2001      	movs	r0, #1
  403fb2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403fb4:	4b27      	ldr	r3, [pc, #156]	; (404054 <usart_serial_putchar+0xd4>)
  403fb6:	4298      	cmp	r0, r3
  403fb8:	d108      	bne.n	403fcc <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  403fba:	461e      	mov	r6, r3
  403fbc:	4d23      	ldr	r5, [pc, #140]	; (40404c <usart_serial_putchar+0xcc>)
  403fbe:	4630      	mov	r0, r6
  403fc0:	4621      	mov	r1, r4
  403fc2:	47a8      	blx	r5
  403fc4:	2800      	cmp	r0, #0
  403fc6:	d1fa      	bne.n	403fbe <usart_serial_putchar+0x3e>
		return 1;
  403fc8:	2001      	movs	r0, #1
  403fca:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  403fcc:	4b22      	ldr	r3, [pc, #136]	; (404058 <usart_serial_putchar+0xd8>)
  403fce:	4298      	cmp	r0, r3
  403fd0:	d108      	bne.n	403fe4 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  403fd2:	461e      	mov	r6, r3
  403fd4:	4d1d      	ldr	r5, [pc, #116]	; (40404c <usart_serial_putchar+0xcc>)
  403fd6:	4630      	mov	r0, r6
  403fd8:	4621      	mov	r1, r4
  403fda:	47a8      	blx	r5
  403fdc:	2800      	cmp	r0, #0
  403fde:	d1fa      	bne.n	403fd6 <usart_serial_putchar+0x56>
		return 1;
  403fe0:	2001      	movs	r0, #1
  403fe2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  403fe4:	4b1d      	ldr	r3, [pc, #116]	; (40405c <usart_serial_putchar+0xdc>)
  403fe6:	4298      	cmp	r0, r3
  403fe8:	d108      	bne.n	403ffc <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  403fea:	461e      	mov	r6, r3
  403fec:	4d17      	ldr	r5, [pc, #92]	; (40404c <usart_serial_putchar+0xcc>)
  403fee:	4630      	mov	r0, r6
  403ff0:	4621      	mov	r1, r4
  403ff2:	47a8      	blx	r5
  403ff4:	2800      	cmp	r0, #0
  403ff6:	d1fa      	bne.n	403fee <usart_serial_putchar+0x6e>
		return 1;
  403ff8:	2001      	movs	r0, #1
  403ffa:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  403ffc:	4b18      	ldr	r3, [pc, #96]	; (404060 <usart_serial_putchar+0xe0>)
  403ffe:	4298      	cmp	r0, r3
  404000:	d108      	bne.n	404014 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  404002:	461e      	mov	r6, r3
  404004:	4d11      	ldr	r5, [pc, #68]	; (40404c <usart_serial_putchar+0xcc>)
  404006:	4630      	mov	r0, r6
  404008:	4621      	mov	r1, r4
  40400a:	47a8      	blx	r5
  40400c:	2800      	cmp	r0, #0
  40400e:	d1fa      	bne.n	404006 <usart_serial_putchar+0x86>
		return 1;
  404010:	2001      	movs	r0, #1
  404012:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  404014:	4b13      	ldr	r3, [pc, #76]	; (404064 <usart_serial_putchar+0xe4>)
  404016:	4298      	cmp	r0, r3
  404018:	d108      	bne.n	40402c <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40401a:	461e      	mov	r6, r3
  40401c:	4d0b      	ldr	r5, [pc, #44]	; (40404c <usart_serial_putchar+0xcc>)
  40401e:	4630      	mov	r0, r6
  404020:	4621      	mov	r1, r4
  404022:	47a8      	blx	r5
  404024:	2800      	cmp	r0, #0
  404026:	d1fa      	bne.n	40401e <usart_serial_putchar+0x9e>
		return 1;
  404028:	2001      	movs	r0, #1
  40402a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  40402c:	4b0e      	ldr	r3, [pc, #56]	; (404068 <usart_serial_putchar+0xe8>)
  40402e:	4298      	cmp	r0, r3
  404030:	d108      	bne.n	404044 <usart_serial_putchar+0xc4>
		while (usart_write(p_usart, c)!=0);
  404032:	461e      	mov	r6, r3
  404034:	4d05      	ldr	r5, [pc, #20]	; (40404c <usart_serial_putchar+0xcc>)
  404036:	4630      	mov	r0, r6
  404038:	4621      	mov	r1, r4
  40403a:	47a8      	blx	r5
  40403c:	2800      	cmp	r0, #0
  40403e:	d1fa      	bne.n	404036 <usart_serial_putchar+0xb6>
		return 1;
  404040:	2001      	movs	r0, #1
  404042:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
#endif /* ifdef USART */

	return 0;
  404044:	2000      	movs	r0, #0
}
  404046:	bd70      	pop	{r4, r5, r6, pc}
  404048:	4000c200 	.word	0x4000c200
  40404c:	004009e1 	.word	0x004009e1
  404050:	40020200 	.word	0x40020200
  404054:	40024200 	.word	0x40024200
  404058:	40018200 	.word	0x40018200
  40405c:	4001c200 	.word	0x4001c200
  404060:	40008200 	.word	0x40008200
  404064:	40040200 	.word	0x40040200
  404068:	40034200 	.word	0x40034200

0040406c <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART_CONSOLE, &uart_serial_options);
	
}

int main(void){
  40406c:	b500      	push	{lr}
  40406e:	b08b      	sub	sp, #44	; 0x2c
/*-----------------------------------------------------------*/

static void prvSetupHardware(void)
{
	/* ASF function to setup clocking. */
	sysclk_init();
  404070:	4b2b      	ldr	r3, [pc, #172]	; (404120 <main+0xb4>)
  404072:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  404074:	4a2b      	ldr	r2, [pc, #172]	; (404124 <main+0xb8>)
  404076:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  404078:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  40407c:	041b      	lsls	r3, r3, #16
  40407e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                 |
  404080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  404084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  404088:	60d3      	str	r3, [r2, #12]
	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();	
  40408a:	4b27      	ldr	r3, [pc, #156]	; (404128 <main+0xbc>)
  40408c:	4798      	blx	r3
  40408e:	2007      	movs	r0, #7
  404090:	4b26      	ldr	r3, [pc, #152]	; (40412c <main+0xc0>)
  404092:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  404094:	4d26      	ldr	r5, [pc, #152]	; (404130 <main+0xc4>)
  404096:	4b27      	ldr	r3, [pc, #156]	; (404134 <main+0xc8>)
  404098:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40409a:	4a27      	ldr	r2, [pc, #156]	; (404138 <main+0xcc>)
  40409c:	4b27      	ldr	r3, [pc, #156]	; (40413c <main+0xd0>)
  40409e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4040a0:	4a27      	ldr	r2, [pc, #156]	; (404140 <main+0xd4>)
  4040a2:	4b28      	ldr	r3, [pc, #160]	; (404144 <main+0xd8>)
  4040a4:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4040a6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4040aa:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4040ac:	23c0      	movs	r3, #192	; 0xc0
  4040ae:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4040b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4040b4:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4040b6:	2400      	movs	r4, #0
  4040b8:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4040ba:	9408      	str	r4, [sp, #32]
# endif
# ifdef USART7
	if (USART7 == p_usart) {
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM7);
  4040bc:	4e22      	ldr	r6, [pc, #136]	; (404148 <main+0xdc>)
  4040be:	4630      	mov	r0, r6
  4040c0:	4b22      	ldr	r3, [pc, #136]	; (40414c <main+0xe0>)
  4040c2:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM7, FLEXCOM_USART);
  4040c4:	4630      	mov	r0, r6
  4040c6:	2101      	movs	r1, #1
  4040c8:	4b21      	ldr	r3, [pc, #132]	; (404150 <main+0xe4>)
  4040ca:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART7);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4040cc:	4628      	mov	r0, r5
  4040ce:	a904      	add	r1, sp, #16
  4040d0:	4a20      	ldr	r2, [pc, #128]	; (404154 <main+0xe8>)
  4040d2:	4b21      	ldr	r3, [pc, #132]	; (404158 <main+0xec>)
  4040d4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4040d6:	4628      	mov	r0, r5
  4040d8:	4b20      	ldr	r3, [pc, #128]	; (40415c <main+0xf0>)
  4040da:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4040dc:	4628      	mov	r0, r5
  4040de:	4b20      	ldr	r3, [pc, #128]	; (404160 <main+0xf4>)
  4040e0:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4040e2:	4e20      	ldr	r6, [pc, #128]	; (404164 <main+0xf8>)
  4040e4:	6833      	ldr	r3, [r6, #0]
  4040e6:	6898      	ldr	r0, [r3, #8]
  4040e8:	4621      	mov	r1, r4
  4040ea:	4d1f      	ldr	r5, [pc, #124]	; (404168 <main+0xfc>)
  4040ec:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4040ee:	6833      	ldr	r3, [r6, #0]
  4040f0:	6858      	ldr	r0, [r3, #4]
  4040f2:	4621      	mov	r1, r4
  4040f4:	47a8      	blx	r5
	/* Prepare the console*/
	configure_console();
	
	puts(STRING_HEADER);
  4040f6:	481d      	ldr	r0, [pc, #116]	; (40416c <main+0x100>)
  4040f8:	4b1d      	ldr	r3, [pc, #116]	; (404170 <main+0x104>)
  4040fa:	4798      	blx	r3
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
	
#ifdef __IoT_DEBUG__
	//void create_dbg_sem();
	create_dbg_sem();
  4040fc:	4b1d      	ldr	r3, [pc, #116]	; (404174 <main+0x108>)
  4040fe:	4798      	blx	r3
#endif
			
	IoT_xTaskCreate(serial_out, "serial_out", WIFI_SERIAL_TASK_STACK_SIZE, NULL, tskIDLE_PRIORITY + 3, NULL);
  404100:	2303      	movs	r3, #3
  404102:	9300      	str	r3, [sp, #0]
  404104:	9401      	str	r4, [sp, #4]
  404106:	9402      	str	r4, [sp, #8]
  404108:	9403      	str	r4, [sp, #12]
  40410a:	481b      	ldr	r0, [pc, #108]	; (404178 <main+0x10c>)
  40410c:	491b      	ldr	r1, [pc, #108]	; (40417c <main+0x110>)
  40410e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404112:	4623      	mov	r3, r4
  404114:	4c1a      	ldr	r4, [pc, #104]	; (404180 <main+0x114>)
  404116:	47a0      	blx	r4
	
	/* Start the RTOS scheduler. */
	vTaskStartScheduler();
  404118:	4b1a      	ldr	r3, [pc, #104]	; (404184 <main+0x118>)
  40411a:	4798      	blx	r3
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for (;;) {
	}
  40411c:	e7fe      	b.n	40411c <main+0xb0>
  40411e:	bf00      	nop
  404120:	004001a5 	.word	0x004001a5
  404124:	e000ed00 	.word	0xe000ed00
  404128:	004002b1 	.word	0x004002b1
  40412c:	00400821 	.word	0x00400821
  404130:	40034200 	.word	0x40034200
  404134:	20019548 	.word	0x20019548
  404138:	00403f81 	.word	0x00403f81
  40413c:	20019544 	.word	0x20019544
  404140:	00403e7d 	.word	0x00403e7d
  404144:	20019540 	.word	0x20019540
  404148:	40034000 	.word	0x40034000
  40414c:	00400419 	.word	0x00400419
  404150:	00400589 	.word	0x00400589
  404154:	07270000 	.word	0x07270000
  404158:	00400965 	.word	0x00400965
  40415c:	004009b9 	.word	0x004009b9
  404160:	004009c1 	.word	0x004009c1
  404164:	20000458 	.word	0x20000458
  404168:	00404639 	.word	0x00404639
  40416c:	00407b18 	.word	0x00407b18
  404170:	00404629 	.word	0x00404629
  404174:	00404291 	.word	0x00404291
  404178:	00403b31 	.word	0x00403b31
  40417c:	00407b78 	.word	0x00407b78
  404180:	004016f5 	.word	0x004016f5
  404184:	004018f9 	.word	0x004018f9

00404188 <vApplicationMallocFailedHook>:
}

/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook(void)
{
  404188:	b508      	push	{r3, lr}
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("vApplicationMallocFailedHook\r\n"));
  40418a:	4b12      	ldr	r3, [pc, #72]	; (4041d4 <vApplicationMallocFailedHook+0x4c>)
  40418c:	6818      	ldr	r0, [r3, #0]
  40418e:	b1d0      	cbz	r0, 4041c6 <vApplicationMallocFailedHook+0x3e>
  404190:	2100      	movs	r1, #0
  404192:	f04f 32ff 	mov.w	r2, #4294967295
  404196:	460b      	mov	r3, r1
  404198:	4c0f      	ldr	r4, [pc, #60]	; (4041d8 <vApplicationMallocFailedHook+0x50>)
  40419a:	47a0      	blx	r4
  40419c:	4b0f      	ldr	r3, [pc, #60]	; (4041dc <vApplicationMallocFailedHook+0x54>)
  40419e:	4798      	blx	r3
  4041a0:	4604      	mov	r4, r0
  4041a2:	2000      	movs	r0, #0
  4041a4:	4b0e      	ldr	r3, [pc, #56]	; (4041e0 <vApplicationMallocFailedHook+0x58>)
  4041a6:	4798      	blx	r3
  4041a8:	4602      	mov	r2, r0
  4041aa:	480e      	ldr	r0, [pc, #56]	; (4041e4 <vApplicationMallocFailedHook+0x5c>)
  4041ac:	4621      	mov	r1, r4
  4041ae:	4c0e      	ldr	r4, [pc, #56]	; (4041e8 <vApplicationMallocFailedHook+0x60>)
  4041b0:	47a0      	blx	r4
  4041b2:	480e      	ldr	r0, [pc, #56]	; (4041ec <vApplicationMallocFailedHook+0x64>)
  4041b4:	47a0      	blx	r4
  4041b6:	4b07      	ldr	r3, [pc, #28]	; (4041d4 <vApplicationMallocFailedHook+0x4c>)
  4041b8:	6818      	ldr	r0, [r3, #0]
  4041ba:	2100      	movs	r1, #0
  4041bc:	460a      	mov	r2, r1
  4041be:	460b      	mov	r3, r1
  4041c0:	4c0b      	ldr	r4, [pc, #44]	; (4041f0 <vApplicationMallocFailedHook+0x68>)
  4041c2:	47a0      	blx	r4
  4041c4:	e002      	b.n	4041cc <vApplicationMallocFailedHook+0x44>
  4041c6:	4809      	ldr	r0, [pc, #36]	; (4041ec <vApplicationMallocFailedHook+0x64>)
  4041c8:	4b07      	ldr	r3, [pc, #28]	; (4041e8 <vApplicationMallocFailedHook+0x60>)
  4041ca:	4798      	blx	r3
	taskDISABLE_INTERRUPTS();
  4041cc:	4b09      	ldr	r3, [pc, #36]	; (4041f4 <vApplicationMallocFailedHook+0x6c>)
  4041ce:	4798      	blx	r3
	for (;;) {
	}
  4041d0:	e7fe      	b.n	4041d0 <vApplicationMallocFailedHook+0x48>
  4041d2:	bf00      	nop
  4041d4:	200194fc 	.word	0x200194fc
  4041d8:	004014ed 	.word	0x004014ed
  4041dc:	00401985 	.word	0x00401985
  4041e0:	004019c5 	.word	0x004019c5
  4041e4:	00407550 	.word	0x00407550
  4041e8:	00404371 	.word	0x00404371
  4041ec:	00407b84 	.word	0x00407b84
  4041f0:	00401321 	.word	0x00401321
  4041f4:	00400e85 	.word	0x00400e85

004041f8 <vApplicationStackOverflowHook>:

/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook(xTaskHandle pxTask,
		signed char *pcTaskName)
{
  4041f8:	b508      	push	{r3, lr}
	(void) pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	IoT_DEBUG(GENERIC_DBG | IoT_DBG_INFO, ("vApplicationStackOverflowHook\r\n"));
  4041fa:	4b12      	ldr	r3, [pc, #72]	; (404244 <vApplicationStackOverflowHook+0x4c>)
  4041fc:	6818      	ldr	r0, [r3, #0]
  4041fe:	b1d0      	cbz	r0, 404236 <vApplicationStackOverflowHook+0x3e>
  404200:	2100      	movs	r1, #0
  404202:	f04f 32ff 	mov.w	r2, #4294967295
  404206:	460b      	mov	r3, r1
  404208:	4c0f      	ldr	r4, [pc, #60]	; (404248 <vApplicationStackOverflowHook+0x50>)
  40420a:	47a0      	blx	r4
  40420c:	4b0f      	ldr	r3, [pc, #60]	; (40424c <vApplicationStackOverflowHook+0x54>)
  40420e:	4798      	blx	r3
  404210:	4604      	mov	r4, r0
  404212:	2000      	movs	r0, #0
  404214:	4b0e      	ldr	r3, [pc, #56]	; (404250 <vApplicationStackOverflowHook+0x58>)
  404216:	4798      	blx	r3
  404218:	4602      	mov	r2, r0
  40421a:	480e      	ldr	r0, [pc, #56]	; (404254 <vApplicationStackOverflowHook+0x5c>)
  40421c:	4621      	mov	r1, r4
  40421e:	4c0e      	ldr	r4, [pc, #56]	; (404258 <vApplicationStackOverflowHook+0x60>)
  404220:	47a0      	blx	r4
  404222:	480e      	ldr	r0, [pc, #56]	; (40425c <vApplicationStackOverflowHook+0x64>)
  404224:	47a0      	blx	r4
  404226:	4b07      	ldr	r3, [pc, #28]	; (404244 <vApplicationStackOverflowHook+0x4c>)
  404228:	6818      	ldr	r0, [r3, #0]
  40422a:	2100      	movs	r1, #0
  40422c:	460a      	mov	r2, r1
  40422e:	460b      	mov	r3, r1
  404230:	4c0b      	ldr	r4, [pc, #44]	; (404260 <vApplicationStackOverflowHook+0x68>)
  404232:	47a0      	blx	r4
  404234:	e002      	b.n	40423c <vApplicationStackOverflowHook+0x44>
  404236:	4809      	ldr	r0, [pc, #36]	; (40425c <vApplicationStackOverflowHook+0x64>)
  404238:	4b07      	ldr	r3, [pc, #28]	; (404258 <vApplicationStackOverflowHook+0x60>)
  40423a:	4798      	blx	r3
	taskDISABLE_INTERRUPTS();
  40423c:	4b09      	ldr	r3, [pc, #36]	; (404264 <vApplicationStackOverflowHook+0x6c>)
  40423e:	4798      	blx	r3
	for (;;) {
	}
  404240:	e7fe      	b.n	404240 <vApplicationStackOverflowHook+0x48>
  404242:	bf00      	nop
  404244:	200194fc 	.word	0x200194fc
  404248:	004014ed 	.word	0x004014ed
  40424c:	00401985 	.word	0x00401985
  404250:	004019c5 	.word	0x004019c5
  404254:	00407550 	.word	0x00407550
  404258:	00404371 	.word	0x00404371
  40425c:	00407ba4 	.word	0x00407ba4
  404260:	00401321 	.word	0x00401321
  404264:	00400e85 	.word	0x00400e85

00404268 <assert_triggered>:
}

/*-----------------------------------------------------------*/

void assert_triggered(const char *file, uint32_t line)
{
  404268:	b500      	push	{lr}
  40426a:	b083      	sub	sp, #12
	volatile uint32_t block_var = 0, line_in;
  40426c:	2300      	movs	r3, #0
  40426e:	9301      	str	r3, [sp, #4]
	const char *file_in;

	/* These assignments are made to prevent the compiler optimizing the
	values away. */
	file_in = file;
	line_in = line;
  404270:	9100      	str	r1, [sp, #0]
	(void) file_in;
	(void) line_in;
  404272:	9b00      	ldr	r3, [sp, #0]

	taskENTER_CRITICAL();
  404274:	4b04      	ldr	r3, [pc, #16]	; (404288 <assert_triggered+0x20>)
  404276:	4798      	blx	r3
	{
		while (block_var == 0) {
  404278:	9b01      	ldr	r3, [sp, #4]
  40427a:	2b00      	cmp	r3, #0
  40427c:	d0fc      	beq.n	404278 <assert_triggered+0x10>
			/* Set block_var to a non-zero value in the debugger to
			step out of this function. */
		}
	}
	taskEXIT_CRITICAL();
  40427e:	4b03      	ldr	r3, [pc, #12]	; (40428c <assert_triggered+0x24>)
  404280:	4798      	blx	r3
}
  404282:	b003      	add	sp, #12
  404284:	f85d fb04 	ldr.w	pc, [sp], #4
  404288:	00400e95 	.word	0x00400e95
  40428c:	00400eb5 	.word	0x00400eb5

00404290 <create_dbg_sem>:

xSemaphoreHandle xsem_dbg = NULL;


void create_dbg_sem(void)
{
  404290:	b510      	push	{r4, lr}
	IoT_vSemaphoreCreateBinary(xsem_dbg);
  404292:	2001      	movs	r0, #1
  404294:	2100      	movs	r1, #0
  404296:	2203      	movs	r2, #3
  404298:	4b05      	ldr	r3, [pc, #20]	; (4042b0 <create_dbg_sem+0x20>)
  40429a:	4798      	blx	r3
  40429c:	4b05      	ldr	r3, [pc, #20]	; (4042b4 <create_dbg_sem+0x24>)
  40429e:	6018      	str	r0, [r3, #0]
  4042a0:	b120      	cbz	r0, 4042ac <create_dbg_sem+0x1c>
  4042a2:	2100      	movs	r1, #0
  4042a4:	460a      	mov	r2, r1
  4042a6:	460b      	mov	r3, r1
  4042a8:	4c03      	ldr	r4, [pc, #12]	; (4042b8 <create_dbg_sem+0x28>)
  4042aa:	47a0      	blx	r4
  4042ac:	bd10      	pop	{r4, pc}
  4042ae:	bf00      	nop
  4042b0:	004012c1 	.word	0x004012c1
  4042b4:	200194fc 	.word	0x200194fc
  4042b8:	00401321 	.word	0x00401321

004042bc <configure_timer_for_run_time_stats>:
/*-----------------------------------------------------------*/

void configure_timer_for_run_time_stats(void)
{
	/* How many clocks are there per tenth of a millisecond? */
	clocks_per_10th_ms = configCPU_CLOCK_HZ / 10000UL;
  4042bc:	f642 62df 	movw	r2, #11999	; 0x2edf
  4042c0:	4b01      	ldr	r3, [pc, #4]	; (4042c8 <configure_timer_for_run_time_stats+0xc>)
  4042c2:	601a      	str	r2, [r3, #0]
  4042c4:	4770      	bx	lr
  4042c6:	bf00      	nop
  4042c8:	20019500 	.word	0x20019500

004042cc <get_run_time_counter_value>:
}

/*-----------------------------------------------------------*/

uint32_t get_run_time_counter_value(void)
{
  4042cc:	b538      	push	{r3, r4, r5, lr}
	used anyway to keep the examples simple, and to avoid reliance on a
	separate timer peripheral. */

	/* The SysTick is a down counter.  How many clocks have passed since it
	was last reloaded? */
	sys_tick_counts = sys_tick_reload_value - *current_sys_tick_count;
  4042ce:	4b0f      	ldr	r3, [pc, #60]	; (40430c <get_run_time_counter_value+0x40>)
  4042d0:	681c      	ldr	r4, [r3, #0]

	/* How many times has it overflowed? */
	tick_count = xTaskGetTickCountFromISR();
  4042d2:	4b0f      	ldr	r3, [pc, #60]	; (404310 <get_run_time_counter_value+0x44>)
  4042d4:	4798      	blx	r3
  4042d6:	4605      	mov	r5, r0

	/* This is called from the context switch, so will be called from a
	critical section.  xTaskGetTickCountFromISR() contains its own critical
	section, and the ISR safe critical sections are not designed to nest,
	so reset the critical section. */
	ulReturn = portSET_INTERRUPT_MASK_FROM_ISR();
  4042d8:	4b0e      	ldr	r3, [pc, #56]	; (404314 <get_run_time_counter_value+0x48>)
  4042da:	4798      	blx	r3
	(void) ulReturn;

	/* Is there a SysTick interrupt pending? */
	if ((*interrupt_ctrl_statee & sys_tick_pending_bit) != 0UL) {
  4042dc:	4b0e      	ldr	r3, [pc, #56]	; (404318 <get_run_time_counter_value+0x4c>)
  4042de:	681b      	ldr	r3, [r3, #0]
  4042e0:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  4042e4:	d103      	bne.n	4042ee <get_run_time_counter_value+0x22>
	used anyway to keep the examples simple, and to avoid reliance on a
	separate timer peripheral. */

	/* The SysTick is a down counter.  How many clocks have passed since it
	was last reloaded? */
	sys_tick_counts = sys_tick_reload_value - *current_sys_tick_count;
  4042e6:	f5c4 33ea 	rsb	r3, r4, #119808	; 0x1d400
  4042ea:	33bb      	adds	r3, #187	; 0xbb
  4042ec:	e005      	b.n	4042fa <get_run_time_counter_value+0x2e>

	/* Is there a SysTick interrupt pending? */
	if ((*interrupt_ctrl_statee & sys_tick_pending_bit) != 0UL) {
		/* There is a SysTick interrupt pending, so the SysTick has overflowed
		but the tick count not yet incremented. */
		tick_count++;
  4042ee:	3501      	adds	r5, #1

		/* Read the SysTick again, as the overflow might have occurred since
		it was read last. */
		sys_tick_counts = sys_tick_reload_value -
				*current_sys_tick_count;
  4042f0:	4b06      	ldr	r3, [pc, #24]	; (40430c <get_run_time_counter_value+0x40>)
  4042f2:	681b      	ldr	r3, [r3, #0]
		but the tick count not yet incremented. */
		tick_count++;

		/* Read the SysTick again, as the overflow might have occurred since
		it was read last. */
		sys_tick_counts = sys_tick_reload_value -
  4042f4:	f5c3 33ea 	rsb	r3, r3, #119808	; 0x1d400
  4042f8:	33bb      	adds	r3, #187	; 0xbb
				*current_sys_tick_count;
	}

	/* Convert the tick count into tenths of a millisecond.  THIS ASSUMES
	configTICK_RATE_HZ is 1000! */
	ulReturn = (tick_count * 10UL);
  4042fa:	eb05 0585 	add.w	r5, r5, r5, lsl #2

	/* Add on the number of tenths of a millisecond that have passed since
	the tick count last got updated. */
	ulReturn += (sys_tick_counts / clocks_per_10th_ms);
  4042fe:	4a07      	ldr	r2, [pc, #28]	; (40431c <get_run_time_counter_value+0x50>)
  404300:	6810      	ldr	r0, [r2, #0]
  404302:	fbb3 f0f0 	udiv	r0, r3, r0

	return ulReturn;
}
  404306:	eb00 0045 	add.w	r0, r0, r5, lsl #1
  40430a:	bd38      	pop	{r3, r4, r5, pc}
  40430c:	e000e018 	.word	0xe000e018
  404310:	004019a5 	.word	0x004019a5
  404314:	00400e85 	.word	0x00400e85
  404318:	e000ed04 	.word	0xe000ed04
  40431c:	20019500 	.word	0x20019500

00404320 <__libc_init_array>:
  404320:	b570      	push	{r4, r5, r6, lr}
  404322:	4e0f      	ldr	r6, [pc, #60]	; (404360 <__libc_init_array+0x40>)
  404324:	4d0f      	ldr	r5, [pc, #60]	; (404364 <__libc_init_array+0x44>)
  404326:	1b76      	subs	r6, r6, r5
  404328:	10b6      	asrs	r6, r6, #2
  40432a:	bf18      	it	ne
  40432c:	2400      	movne	r4, #0
  40432e:	d005      	beq.n	40433c <__libc_init_array+0x1c>
  404330:	3401      	adds	r4, #1
  404332:	f855 3b04 	ldr.w	r3, [r5], #4
  404336:	4798      	blx	r3
  404338:	42a6      	cmp	r6, r4
  40433a:	d1f9      	bne.n	404330 <__libc_init_array+0x10>
  40433c:	4e0a      	ldr	r6, [pc, #40]	; (404368 <__libc_init_array+0x48>)
  40433e:	4d0b      	ldr	r5, [pc, #44]	; (40436c <__libc_init_array+0x4c>)
  404340:	1b76      	subs	r6, r6, r5
  404342:	f003 fc61 	bl	407c08 <_init>
  404346:	10b6      	asrs	r6, r6, #2
  404348:	bf18      	it	ne
  40434a:	2400      	movne	r4, #0
  40434c:	d006      	beq.n	40435c <__libc_init_array+0x3c>
  40434e:	3401      	adds	r4, #1
  404350:	f855 3b04 	ldr.w	r3, [r5], #4
  404354:	4798      	blx	r3
  404356:	42a6      	cmp	r6, r4
  404358:	d1f9      	bne.n	40434e <__libc_init_array+0x2e>
  40435a:	bd70      	pop	{r4, r5, r6, pc}
  40435c:	bd70      	pop	{r4, r5, r6, pc}
  40435e:	bf00      	nop
  404360:	00407c14 	.word	0x00407c14
  404364:	00407c14 	.word	0x00407c14
  404368:	00407c1c 	.word	0x00407c1c
  40436c:	00407c14 	.word	0x00407c14

00404370 <iprintf>:
  404370:	b40f      	push	{r0, r1, r2, r3}
  404372:	b500      	push	{lr}
  404374:	4907      	ldr	r1, [pc, #28]	; (404394 <iprintf+0x24>)
  404376:	b083      	sub	sp, #12
  404378:	ab04      	add	r3, sp, #16
  40437a:	6808      	ldr	r0, [r1, #0]
  40437c:	f853 2b04 	ldr.w	r2, [r3], #4
  404380:	6881      	ldr	r1, [r0, #8]
  404382:	9301      	str	r3, [sp, #4]
  404384:	f000 fa7a 	bl	40487c <_vfiprintf_r>
  404388:	b003      	add	sp, #12
  40438a:	f85d eb04 	ldr.w	lr, [sp], #4
  40438e:	b004      	add	sp, #16
  404390:	4770      	bx	lr
  404392:	bf00      	nop
  404394:	20000458 	.word	0x20000458

00404398 <memcmp>:
  404398:	2a03      	cmp	r2, #3
  40439a:	b470      	push	{r4, r5, r6}
  40439c:	d926      	bls.n	4043ec <memcmp+0x54>
  40439e:	ea40 0301 	orr.w	r3, r0, r1
  4043a2:	079b      	lsls	r3, r3, #30
  4043a4:	d011      	beq.n	4043ca <memcmp+0x32>
  4043a6:	7804      	ldrb	r4, [r0, #0]
  4043a8:	780d      	ldrb	r5, [r1, #0]
  4043aa:	42ac      	cmp	r4, r5
  4043ac:	d122      	bne.n	4043f4 <memcmp+0x5c>
  4043ae:	4402      	add	r2, r0
  4043b0:	1c43      	adds	r3, r0, #1
  4043b2:	e005      	b.n	4043c0 <memcmp+0x28>
  4043b4:	f813 4b01 	ldrb.w	r4, [r3], #1
  4043b8:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  4043bc:	42ac      	cmp	r4, r5
  4043be:	d119      	bne.n	4043f4 <memcmp+0x5c>
  4043c0:	4293      	cmp	r3, r2
  4043c2:	d1f7      	bne.n	4043b4 <memcmp+0x1c>
  4043c4:	2000      	movs	r0, #0
  4043c6:	bc70      	pop	{r4, r5, r6}
  4043c8:	4770      	bx	lr
  4043ca:	460c      	mov	r4, r1
  4043cc:	4603      	mov	r3, r0
  4043ce:	681e      	ldr	r6, [r3, #0]
  4043d0:	6825      	ldr	r5, [r4, #0]
  4043d2:	42ae      	cmp	r6, r5
  4043d4:	4618      	mov	r0, r3
  4043d6:	4621      	mov	r1, r4
  4043d8:	f103 0304 	add.w	r3, r3, #4
  4043dc:	f104 0404 	add.w	r4, r4, #4
  4043e0:	d104      	bne.n	4043ec <memcmp+0x54>
  4043e2:	3a04      	subs	r2, #4
  4043e4:	2a03      	cmp	r2, #3
  4043e6:	4618      	mov	r0, r3
  4043e8:	4621      	mov	r1, r4
  4043ea:	d8f0      	bhi.n	4043ce <memcmp+0x36>
  4043ec:	2a00      	cmp	r2, #0
  4043ee:	d1da      	bne.n	4043a6 <memcmp+0xe>
  4043f0:	4610      	mov	r0, r2
  4043f2:	e7e8      	b.n	4043c6 <memcmp+0x2e>
  4043f4:	1b60      	subs	r0, r4, r5
  4043f6:	bc70      	pop	{r4, r5, r6}
  4043f8:	4770      	bx	lr
  4043fa:	bf00      	nop

004043fc <memcpy>:
  4043fc:	4684      	mov	ip, r0
  4043fe:	ea41 0300 	orr.w	r3, r1, r0
  404402:	f013 0303 	ands.w	r3, r3, #3
  404406:	d16d      	bne.n	4044e4 <memcpy+0xe8>
  404408:	3a40      	subs	r2, #64	; 0x40
  40440a:	d341      	bcc.n	404490 <memcpy+0x94>
  40440c:	f851 3b04 	ldr.w	r3, [r1], #4
  404410:	f840 3b04 	str.w	r3, [r0], #4
  404414:	f851 3b04 	ldr.w	r3, [r1], #4
  404418:	f840 3b04 	str.w	r3, [r0], #4
  40441c:	f851 3b04 	ldr.w	r3, [r1], #4
  404420:	f840 3b04 	str.w	r3, [r0], #4
  404424:	f851 3b04 	ldr.w	r3, [r1], #4
  404428:	f840 3b04 	str.w	r3, [r0], #4
  40442c:	f851 3b04 	ldr.w	r3, [r1], #4
  404430:	f840 3b04 	str.w	r3, [r0], #4
  404434:	f851 3b04 	ldr.w	r3, [r1], #4
  404438:	f840 3b04 	str.w	r3, [r0], #4
  40443c:	f851 3b04 	ldr.w	r3, [r1], #4
  404440:	f840 3b04 	str.w	r3, [r0], #4
  404444:	f851 3b04 	ldr.w	r3, [r1], #4
  404448:	f840 3b04 	str.w	r3, [r0], #4
  40444c:	f851 3b04 	ldr.w	r3, [r1], #4
  404450:	f840 3b04 	str.w	r3, [r0], #4
  404454:	f851 3b04 	ldr.w	r3, [r1], #4
  404458:	f840 3b04 	str.w	r3, [r0], #4
  40445c:	f851 3b04 	ldr.w	r3, [r1], #4
  404460:	f840 3b04 	str.w	r3, [r0], #4
  404464:	f851 3b04 	ldr.w	r3, [r1], #4
  404468:	f840 3b04 	str.w	r3, [r0], #4
  40446c:	f851 3b04 	ldr.w	r3, [r1], #4
  404470:	f840 3b04 	str.w	r3, [r0], #4
  404474:	f851 3b04 	ldr.w	r3, [r1], #4
  404478:	f840 3b04 	str.w	r3, [r0], #4
  40447c:	f851 3b04 	ldr.w	r3, [r1], #4
  404480:	f840 3b04 	str.w	r3, [r0], #4
  404484:	f851 3b04 	ldr.w	r3, [r1], #4
  404488:	f840 3b04 	str.w	r3, [r0], #4
  40448c:	3a40      	subs	r2, #64	; 0x40
  40448e:	d2bd      	bcs.n	40440c <memcpy+0x10>
  404490:	3230      	adds	r2, #48	; 0x30
  404492:	d311      	bcc.n	4044b8 <memcpy+0xbc>
  404494:	f851 3b04 	ldr.w	r3, [r1], #4
  404498:	f840 3b04 	str.w	r3, [r0], #4
  40449c:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a0:	f840 3b04 	str.w	r3, [r0], #4
  4044a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a8:	f840 3b04 	str.w	r3, [r0], #4
  4044ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4044b0:	f840 3b04 	str.w	r3, [r0], #4
  4044b4:	3a10      	subs	r2, #16
  4044b6:	d2ed      	bcs.n	404494 <memcpy+0x98>
  4044b8:	320c      	adds	r2, #12
  4044ba:	d305      	bcc.n	4044c8 <memcpy+0xcc>
  4044bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4044c0:	f840 3b04 	str.w	r3, [r0], #4
  4044c4:	3a04      	subs	r2, #4
  4044c6:	d2f9      	bcs.n	4044bc <memcpy+0xc0>
  4044c8:	3204      	adds	r2, #4
  4044ca:	d008      	beq.n	4044de <memcpy+0xe2>
  4044cc:	07d2      	lsls	r2, r2, #31
  4044ce:	bf1c      	itt	ne
  4044d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4044d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4044d8:	d301      	bcc.n	4044de <memcpy+0xe2>
  4044da:	880b      	ldrh	r3, [r1, #0]
  4044dc:	8003      	strh	r3, [r0, #0]
  4044de:	4660      	mov	r0, ip
  4044e0:	4770      	bx	lr
  4044e2:	bf00      	nop
  4044e4:	2a08      	cmp	r2, #8
  4044e6:	d313      	bcc.n	404510 <memcpy+0x114>
  4044e8:	078b      	lsls	r3, r1, #30
  4044ea:	d08d      	beq.n	404408 <memcpy+0xc>
  4044ec:	f010 0303 	ands.w	r3, r0, #3
  4044f0:	d08a      	beq.n	404408 <memcpy+0xc>
  4044f2:	f1c3 0304 	rsb	r3, r3, #4
  4044f6:	1ad2      	subs	r2, r2, r3
  4044f8:	07db      	lsls	r3, r3, #31
  4044fa:	bf1c      	itt	ne
  4044fc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404500:	f800 3b01 	strbne.w	r3, [r0], #1
  404504:	d380      	bcc.n	404408 <memcpy+0xc>
  404506:	f831 3b02 	ldrh.w	r3, [r1], #2
  40450a:	f820 3b02 	strh.w	r3, [r0], #2
  40450e:	e77b      	b.n	404408 <memcpy+0xc>
  404510:	3a04      	subs	r2, #4
  404512:	d3d9      	bcc.n	4044c8 <memcpy+0xcc>
  404514:	3a01      	subs	r2, #1
  404516:	f811 3b01 	ldrb.w	r3, [r1], #1
  40451a:	f800 3b01 	strb.w	r3, [r0], #1
  40451e:	d2f9      	bcs.n	404514 <memcpy+0x118>
  404520:	780b      	ldrb	r3, [r1, #0]
  404522:	7003      	strb	r3, [r0, #0]
  404524:	784b      	ldrb	r3, [r1, #1]
  404526:	7043      	strb	r3, [r0, #1]
  404528:	788b      	ldrb	r3, [r1, #2]
  40452a:	7083      	strb	r3, [r0, #2]
  40452c:	4660      	mov	r0, ip
  40452e:	4770      	bx	lr

00404530 <memset>:
  404530:	b470      	push	{r4, r5, r6}
  404532:	0784      	lsls	r4, r0, #30
  404534:	d046      	beq.n	4045c4 <memset+0x94>
  404536:	1e54      	subs	r4, r2, #1
  404538:	2a00      	cmp	r2, #0
  40453a:	d041      	beq.n	4045c0 <memset+0x90>
  40453c:	b2cd      	uxtb	r5, r1
  40453e:	4603      	mov	r3, r0
  404540:	e002      	b.n	404548 <memset+0x18>
  404542:	1e62      	subs	r2, r4, #1
  404544:	b3e4      	cbz	r4, 4045c0 <memset+0x90>
  404546:	4614      	mov	r4, r2
  404548:	f803 5b01 	strb.w	r5, [r3], #1
  40454c:	079a      	lsls	r2, r3, #30
  40454e:	d1f8      	bne.n	404542 <memset+0x12>
  404550:	2c03      	cmp	r4, #3
  404552:	d92e      	bls.n	4045b2 <memset+0x82>
  404554:	b2cd      	uxtb	r5, r1
  404556:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40455a:	2c0f      	cmp	r4, #15
  40455c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404560:	d919      	bls.n	404596 <memset+0x66>
  404562:	f103 0210 	add.w	r2, r3, #16
  404566:	4626      	mov	r6, r4
  404568:	3e10      	subs	r6, #16
  40456a:	2e0f      	cmp	r6, #15
  40456c:	f842 5c10 	str.w	r5, [r2, #-16]
  404570:	f842 5c0c 	str.w	r5, [r2, #-12]
  404574:	f842 5c08 	str.w	r5, [r2, #-8]
  404578:	f842 5c04 	str.w	r5, [r2, #-4]
  40457c:	f102 0210 	add.w	r2, r2, #16
  404580:	d8f2      	bhi.n	404568 <memset+0x38>
  404582:	f1a4 0210 	sub.w	r2, r4, #16
  404586:	f022 020f 	bic.w	r2, r2, #15
  40458a:	f004 040f 	and.w	r4, r4, #15
  40458e:	3210      	adds	r2, #16
  404590:	2c03      	cmp	r4, #3
  404592:	4413      	add	r3, r2
  404594:	d90d      	bls.n	4045b2 <memset+0x82>
  404596:	461e      	mov	r6, r3
  404598:	4622      	mov	r2, r4
  40459a:	3a04      	subs	r2, #4
  40459c:	2a03      	cmp	r2, #3
  40459e:	f846 5b04 	str.w	r5, [r6], #4
  4045a2:	d8fa      	bhi.n	40459a <memset+0x6a>
  4045a4:	1f22      	subs	r2, r4, #4
  4045a6:	f022 0203 	bic.w	r2, r2, #3
  4045aa:	3204      	adds	r2, #4
  4045ac:	4413      	add	r3, r2
  4045ae:	f004 0403 	and.w	r4, r4, #3
  4045b2:	b12c      	cbz	r4, 4045c0 <memset+0x90>
  4045b4:	b2c9      	uxtb	r1, r1
  4045b6:	441c      	add	r4, r3
  4045b8:	f803 1b01 	strb.w	r1, [r3], #1
  4045bc:	42a3      	cmp	r3, r4
  4045be:	d1fb      	bne.n	4045b8 <memset+0x88>
  4045c0:	bc70      	pop	{r4, r5, r6}
  4045c2:	4770      	bx	lr
  4045c4:	4614      	mov	r4, r2
  4045c6:	4603      	mov	r3, r0
  4045c8:	e7c2      	b.n	404550 <memset+0x20>
  4045ca:	bf00      	nop

004045cc <_puts_r>:
  4045cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4045ce:	4604      	mov	r4, r0
  4045d0:	b089      	sub	sp, #36	; 0x24
  4045d2:	4608      	mov	r0, r1
  4045d4:	460d      	mov	r5, r1
  4045d6:	f000 f8b3 	bl	404740 <strlen>
  4045da:	68a3      	ldr	r3, [r4, #8]
  4045dc:	4f11      	ldr	r7, [pc, #68]	; (404624 <_puts_r+0x58>)
  4045de:	899a      	ldrh	r2, [r3, #12]
  4045e0:	9504      	str	r5, [sp, #16]
  4045e2:	2102      	movs	r1, #2
  4045e4:	f100 0e01 	add.w	lr, r0, #1
  4045e8:	2601      	movs	r6, #1
  4045ea:	ad04      	add	r5, sp, #16
  4045ec:	9102      	str	r1, [sp, #8]
  4045ee:	0491      	lsls	r1, r2, #18
  4045f0:	9005      	str	r0, [sp, #20]
  4045f2:	f8cd e00c 	str.w	lr, [sp, #12]
  4045f6:	9706      	str	r7, [sp, #24]
  4045f8:	9607      	str	r6, [sp, #28]
  4045fa:	9501      	str	r5, [sp, #4]
  4045fc:	d406      	bmi.n	40460c <_puts_r+0x40>
  4045fe:	6e59      	ldr	r1, [r3, #100]	; 0x64
  404600:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404604:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404608:	819a      	strh	r2, [r3, #12]
  40460a:	6659      	str	r1, [r3, #100]	; 0x64
  40460c:	4620      	mov	r0, r4
  40460e:	4619      	mov	r1, r3
  404610:	aa01      	add	r2, sp, #4
  404612:	f001 fad7 	bl	405bc4 <__sfvwrite_r>
  404616:	2800      	cmp	r0, #0
  404618:	bf14      	ite	ne
  40461a:	f04f 30ff 	movne.w	r0, #4294967295
  40461e:	200a      	moveq	r0, #10
  404620:	b009      	add	sp, #36	; 0x24
  404622:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404624:	0040785c 	.word	0x0040785c

00404628 <puts>:
  404628:	4b02      	ldr	r3, [pc, #8]	; (404634 <puts+0xc>)
  40462a:	4601      	mov	r1, r0
  40462c:	6818      	ldr	r0, [r3, #0]
  40462e:	f7ff bfcd 	b.w	4045cc <_puts_r>
  404632:	bf00      	nop
  404634:	20000458 	.word	0x20000458

00404638 <setbuf>:
  404638:	2900      	cmp	r1, #0
  40463a:	bf0c      	ite	eq
  40463c:	2202      	moveq	r2, #2
  40463e:	2200      	movne	r2, #0
  404640:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404644:	f000 b800 	b.w	404648 <setvbuf>

00404648 <setvbuf>:
  404648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40464c:	4c3a      	ldr	r4, [pc, #232]	; (404738 <setvbuf+0xf0>)
  40464e:	6826      	ldr	r6, [r4, #0]
  404650:	460d      	mov	r5, r1
  404652:	4604      	mov	r4, r0
  404654:	4690      	mov	r8, r2
  404656:	461f      	mov	r7, r3
  404658:	b116      	cbz	r6, 404660 <setvbuf+0x18>
  40465a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  40465c:	2b00      	cmp	r3, #0
  40465e:	d03c      	beq.n	4046da <setvbuf+0x92>
  404660:	f1b8 0f02 	cmp.w	r8, #2
  404664:	d82f      	bhi.n	4046c6 <setvbuf+0x7e>
  404666:	2f00      	cmp	r7, #0
  404668:	db2d      	blt.n	4046c6 <setvbuf+0x7e>
  40466a:	4621      	mov	r1, r4
  40466c:	4630      	mov	r0, r6
  40466e:	f001 f865 	bl	40573c <_fflush_r>
  404672:	89a1      	ldrh	r1, [r4, #12]
  404674:	2300      	movs	r3, #0
  404676:	6063      	str	r3, [r4, #4]
  404678:	61a3      	str	r3, [r4, #24]
  40467a:	060b      	lsls	r3, r1, #24
  40467c:	d427      	bmi.n	4046ce <setvbuf+0x86>
  40467e:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  404682:	b289      	uxth	r1, r1
  404684:	f1b8 0f02 	cmp.w	r8, #2
  404688:	81a1      	strh	r1, [r4, #12]
  40468a:	d02a      	beq.n	4046e2 <setvbuf+0x9a>
  40468c:	2d00      	cmp	r5, #0
  40468e:	d036      	beq.n	4046fe <setvbuf+0xb6>
  404690:	f1b8 0f01 	cmp.w	r8, #1
  404694:	d011      	beq.n	4046ba <setvbuf+0x72>
  404696:	b289      	uxth	r1, r1
  404698:	f001 0008 	and.w	r0, r1, #8
  40469c:	4b27      	ldr	r3, [pc, #156]	; (40473c <setvbuf+0xf4>)
  40469e:	63f3      	str	r3, [r6, #60]	; 0x3c
  4046a0:	b280      	uxth	r0, r0
  4046a2:	6025      	str	r5, [r4, #0]
  4046a4:	6125      	str	r5, [r4, #16]
  4046a6:	6167      	str	r7, [r4, #20]
  4046a8:	b178      	cbz	r0, 4046ca <setvbuf+0x82>
  4046aa:	f011 0f03 	tst.w	r1, #3
  4046ae:	bf18      	it	ne
  4046b0:	2700      	movne	r7, #0
  4046b2:	60a7      	str	r7, [r4, #8]
  4046b4:	2000      	movs	r0, #0
  4046b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4046ba:	f041 0101 	orr.w	r1, r1, #1
  4046be:	427b      	negs	r3, r7
  4046c0:	81a1      	strh	r1, [r4, #12]
  4046c2:	61a3      	str	r3, [r4, #24]
  4046c4:	e7e7      	b.n	404696 <setvbuf+0x4e>
  4046c6:	f04f 30ff 	mov.w	r0, #4294967295
  4046ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4046ce:	6921      	ldr	r1, [r4, #16]
  4046d0:	4630      	mov	r0, r6
  4046d2:	f001 f99f 	bl	405a14 <_free_r>
  4046d6:	89a1      	ldrh	r1, [r4, #12]
  4046d8:	e7d1      	b.n	40467e <setvbuf+0x36>
  4046da:	4630      	mov	r0, r6
  4046dc:	f001 f8c2 	bl	405864 <__sinit>
  4046e0:	e7be      	b.n	404660 <setvbuf+0x18>
  4046e2:	2000      	movs	r0, #0
  4046e4:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4046e8:	f041 0102 	orr.w	r1, r1, #2
  4046ec:	2500      	movs	r5, #0
  4046ee:	2201      	movs	r2, #1
  4046f0:	81a1      	strh	r1, [r4, #12]
  4046f2:	60a5      	str	r5, [r4, #8]
  4046f4:	6023      	str	r3, [r4, #0]
  4046f6:	6123      	str	r3, [r4, #16]
  4046f8:	6162      	str	r2, [r4, #20]
  4046fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4046fe:	2f00      	cmp	r7, #0
  404700:	bf08      	it	eq
  404702:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  404706:	4638      	mov	r0, r7
  404708:	f001 fc8c 	bl	406024 <malloc>
  40470c:	4605      	mov	r5, r0
  40470e:	b128      	cbz	r0, 40471c <setvbuf+0xd4>
  404710:	89a1      	ldrh	r1, [r4, #12]
  404712:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  404716:	b289      	uxth	r1, r1
  404718:	81a1      	strh	r1, [r4, #12]
  40471a:	e7b9      	b.n	404690 <setvbuf+0x48>
  40471c:	f44f 6080 	mov.w	r0, #1024	; 0x400
  404720:	f001 fc80 	bl	406024 <malloc>
  404724:	4605      	mov	r5, r0
  404726:	b918      	cbnz	r0, 404730 <setvbuf+0xe8>
  404728:	89a1      	ldrh	r1, [r4, #12]
  40472a:	f04f 30ff 	mov.w	r0, #4294967295
  40472e:	e7d9      	b.n	4046e4 <setvbuf+0x9c>
  404730:	f44f 6780 	mov.w	r7, #1024	; 0x400
  404734:	e7ec      	b.n	404710 <setvbuf+0xc8>
  404736:	bf00      	nop
  404738:	20000458 	.word	0x20000458
  40473c:	00405769 	.word	0x00405769

00404740 <strlen>:
  404740:	f020 0103 	bic.w	r1, r0, #3
  404744:	f010 0003 	ands.w	r0, r0, #3
  404748:	f1c0 0000 	rsb	r0, r0, #0
  40474c:	f851 3b04 	ldr.w	r3, [r1], #4
  404750:	f100 0c04 	add.w	ip, r0, #4
  404754:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  404758:	f06f 0200 	mvn.w	r2, #0
  40475c:	bf1c      	itt	ne
  40475e:	fa22 f20c 	lsrne.w	r2, r2, ip
  404762:	4313      	orrne	r3, r2
  404764:	f04f 0c01 	mov.w	ip, #1
  404768:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40476c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  404770:	eba3 020c 	sub.w	r2, r3, ip
  404774:	ea22 0203 	bic.w	r2, r2, r3
  404778:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40477c:	bf04      	itt	eq
  40477e:	f851 3b04 	ldreq.w	r3, [r1], #4
  404782:	3004      	addeq	r0, #4
  404784:	d0f4      	beq.n	404770 <strlen+0x30>
  404786:	f1c2 0100 	rsb	r1, r2, #0
  40478a:	ea02 0201 	and.w	r2, r2, r1
  40478e:	fab2 f282 	clz	r2, r2
  404792:	f1c2 021f 	rsb	r2, r2, #31
  404796:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40479a:	4770      	bx	lr

0040479c <strncpy>:
  40479c:	ea40 0301 	orr.w	r3, r0, r1
  4047a0:	079b      	lsls	r3, r3, #30
  4047a2:	b470      	push	{r4, r5, r6}
  4047a4:	d12b      	bne.n	4047fe <strncpy+0x62>
  4047a6:	2a03      	cmp	r2, #3
  4047a8:	d929      	bls.n	4047fe <strncpy+0x62>
  4047aa:	460c      	mov	r4, r1
  4047ac:	4603      	mov	r3, r0
  4047ae:	4621      	mov	r1, r4
  4047b0:	f854 6b04 	ldr.w	r6, [r4], #4
  4047b4:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  4047b8:	ea25 0506 	bic.w	r5, r5, r6
  4047bc:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  4047c0:	d105      	bne.n	4047ce <strncpy+0x32>
  4047c2:	3a04      	subs	r2, #4
  4047c4:	2a03      	cmp	r2, #3
  4047c6:	f843 6b04 	str.w	r6, [r3], #4
  4047ca:	4621      	mov	r1, r4
  4047cc:	d8ef      	bhi.n	4047ae <strncpy+0x12>
  4047ce:	b1a2      	cbz	r2, 4047fa <strncpy+0x5e>
  4047d0:	780c      	ldrb	r4, [r1, #0]
  4047d2:	701c      	strb	r4, [r3, #0]
  4047d4:	3a01      	subs	r2, #1
  4047d6:	3301      	adds	r3, #1
  4047d8:	3101      	adds	r1, #1
  4047da:	b13c      	cbz	r4, 4047ec <strncpy+0x50>
  4047dc:	b16a      	cbz	r2, 4047fa <strncpy+0x5e>
  4047de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4047e2:	f803 4b01 	strb.w	r4, [r3], #1
  4047e6:	3a01      	subs	r2, #1
  4047e8:	2c00      	cmp	r4, #0
  4047ea:	d1f7      	bne.n	4047dc <strncpy+0x40>
  4047ec:	b12a      	cbz	r2, 4047fa <strncpy+0x5e>
  4047ee:	441a      	add	r2, r3
  4047f0:	2100      	movs	r1, #0
  4047f2:	f803 1b01 	strb.w	r1, [r3], #1
  4047f6:	4293      	cmp	r3, r2
  4047f8:	d1fb      	bne.n	4047f2 <strncpy+0x56>
  4047fa:	bc70      	pop	{r4, r5, r6}
  4047fc:	4770      	bx	lr
  4047fe:	4603      	mov	r3, r0
  404800:	e7e5      	b.n	4047ce <strncpy+0x32>
  404802:	bf00      	nop

00404804 <__sprint_r.part.0>:
  404804:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404806:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40480a:	049c      	lsls	r4, r3, #18
  40480c:	460f      	mov	r7, r1
  40480e:	4692      	mov	sl, r2
  404810:	d52b      	bpl.n	40486a <__sprint_r.part.0+0x66>
  404812:	6893      	ldr	r3, [r2, #8]
  404814:	6812      	ldr	r2, [r2, #0]
  404816:	b333      	cbz	r3, 404866 <__sprint_r.part.0+0x62>
  404818:	4680      	mov	r8, r0
  40481a:	f102 0908 	add.w	r9, r2, #8
  40481e:	e919 0060 	ldmdb	r9, {r5, r6}
  404822:	08b6      	lsrs	r6, r6, #2
  404824:	d017      	beq.n	404856 <__sprint_r.part.0+0x52>
  404826:	3d04      	subs	r5, #4
  404828:	2400      	movs	r4, #0
  40482a:	e001      	b.n	404830 <__sprint_r.part.0+0x2c>
  40482c:	42a6      	cmp	r6, r4
  40482e:	d010      	beq.n	404852 <__sprint_r.part.0+0x4e>
  404830:	4640      	mov	r0, r8
  404832:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404836:	463a      	mov	r2, r7
  404838:	f001 f88c 	bl	405954 <_fputwc_r>
  40483c:	1c43      	adds	r3, r0, #1
  40483e:	f104 0401 	add.w	r4, r4, #1
  404842:	d1f3      	bne.n	40482c <__sprint_r.part.0+0x28>
  404844:	2300      	movs	r3, #0
  404846:	f8ca 3008 	str.w	r3, [sl, #8]
  40484a:	f8ca 3004 	str.w	r3, [sl, #4]
  40484e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404852:	f8da 3008 	ldr.w	r3, [sl, #8]
  404856:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40485a:	f8ca 3008 	str.w	r3, [sl, #8]
  40485e:	f109 0908 	add.w	r9, r9, #8
  404862:	2b00      	cmp	r3, #0
  404864:	d1db      	bne.n	40481e <__sprint_r.part.0+0x1a>
  404866:	2000      	movs	r0, #0
  404868:	e7ec      	b.n	404844 <__sprint_r.part.0+0x40>
  40486a:	f001 f9ab 	bl	405bc4 <__sfvwrite_r>
  40486e:	2300      	movs	r3, #0
  404870:	f8ca 3008 	str.w	r3, [sl, #8]
  404874:	f8ca 3004 	str.w	r3, [sl, #4]
  404878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040487c <_vfiprintf_r>:
  40487c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404880:	b0ab      	sub	sp, #172	; 0xac
  404882:	461c      	mov	r4, r3
  404884:	9100      	str	r1, [sp, #0]
  404886:	4693      	mov	fp, r2
  404888:	9304      	str	r3, [sp, #16]
  40488a:	9001      	str	r0, [sp, #4]
  40488c:	b118      	cbz	r0, 404896 <_vfiprintf_r+0x1a>
  40488e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404890:	2b00      	cmp	r3, #0
  404892:	f000 80e3 	beq.w	404a5c <_vfiprintf_r+0x1e0>
  404896:	9b00      	ldr	r3, [sp, #0]
  404898:	8999      	ldrh	r1, [r3, #12]
  40489a:	b28a      	uxth	r2, r1
  40489c:	0490      	lsls	r0, r2, #18
  40489e:	d408      	bmi.n	4048b2 <_vfiprintf_r+0x36>
  4048a0:	4618      	mov	r0, r3
  4048a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  4048a4:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4048a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4048ac:	8182      	strh	r2, [r0, #12]
  4048ae:	6643      	str	r3, [r0, #100]	; 0x64
  4048b0:	b292      	uxth	r2, r2
  4048b2:	0711      	lsls	r1, r2, #28
  4048b4:	f140 80b2 	bpl.w	404a1c <_vfiprintf_r+0x1a0>
  4048b8:	9b00      	ldr	r3, [sp, #0]
  4048ba:	691b      	ldr	r3, [r3, #16]
  4048bc:	2b00      	cmp	r3, #0
  4048be:	f000 80ad 	beq.w	404a1c <_vfiprintf_r+0x1a0>
  4048c2:	f002 021a 	and.w	r2, r2, #26
  4048c6:	2a0a      	cmp	r2, #10
  4048c8:	f000 80b4 	beq.w	404a34 <_vfiprintf_r+0x1b8>
  4048cc:	2300      	movs	r3, #0
  4048ce:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  4048d2:	9309      	str	r3, [sp, #36]	; 0x24
  4048d4:	930f      	str	r3, [sp, #60]	; 0x3c
  4048d6:	930e      	str	r3, [sp, #56]	; 0x38
  4048d8:	9302      	str	r3, [sp, #8]
  4048da:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4048de:	4654      	mov	r4, sl
  4048e0:	f89b 3000 	ldrb.w	r3, [fp]
  4048e4:	2b00      	cmp	r3, #0
  4048e6:	f000 84a3 	beq.w	405230 <_vfiprintf_r+0x9b4>
  4048ea:	2b25      	cmp	r3, #37	; 0x25
  4048ec:	f000 84a0 	beq.w	405230 <_vfiprintf_r+0x9b4>
  4048f0:	465a      	mov	r2, fp
  4048f2:	e001      	b.n	4048f8 <_vfiprintf_r+0x7c>
  4048f4:	2b25      	cmp	r3, #37	; 0x25
  4048f6:	d003      	beq.n	404900 <_vfiprintf_r+0x84>
  4048f8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4048fc:	2b00      	cmp	r3, #0
  4048fe:	d1f9      	bne.n	4048f4 <_vfiprintf_r+0x78>
  404900:	ebcb 0602 	rsb	r6, fp, r2
  404904:	4615      	mov	r5, r2
  404906:	b196      	cbz	r6, 40492e <_vfiprintf_r+0xb2>
  404908:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40490a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40490c:	f8c4 b000 	str.w	fp, [r4]
  404910:	3301      	adds	r3, #1
  404912:	4432      	add	r2, r6
  404914:	2b07      	cmp	r3, #7
  404916:	6066      	str	r6, [r4, #4]
  404918:	920f      	str	r2, [sp, #60]	; 0x3c
  40491a:	930e      	str	r3, [sp, #56]	; 0x38
  40491c:	dd79      	ble.n	404a12 <_vfiprintf_r+0x196>
  40491e:	2a00      	cmp	r2, #0
  404920:	f040 84af 	bne.w	405282 <_vfiprintf_r+0xa06>
  404924:	9b02      	ldr	r3, [sp, #8]
  404926:	920e      	str	r2, [sp, #56]	; 0x38
  404928:	4433      	add	r3, r6
  40492a:	4654      	mov	r4, sl
  40492c:	9302      	str	r3, [sp, #8]
  40492e:	782b      	ldrb	r3, [r5, #0]
  404930:	2b00      	cmp	r3, #0
  404932:	f000 8360 	beq.w	404ff6 <_vfiprintf_r+0x77a>
  404936:	2100      	movs	r1, #0
  404938:	f04f 0300 	mov.w	r3, #0
  40493c:	f04f 3cff 	mov.w	ip, #4294967295
  404940:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404944:	1c68      	adds	r0, r5, #1
  404946:	786b      	ldrb	r3, [r5, #1]
  404948:	4688      	mov	r8, r1
  40494a:	460d      	mov	r5, r1
  40494c:	4666      	mov	r6, ip
  40494e:	f100 0b01 	add.w	fp, r0, #1
  404952:	f1a3 0220 	sub.w	r2, r3, #32
  404956:	2a58      	cmp	r2, #88	; 0x58
  404958:	f200 82ab 	bhi.w	404eb2 <_vfiprintf_r+0x636>
  40495c:	e8df f012 	tbh	[pc, r2, lsl #1]
  404960:	02a9029b 	.word	0x02a9029b
  404964:	02a302a9 	.word	0x02a302a9
  404968:	02a902a9 	.word	0x02a902a9
  40496c:	02a902a9 	.word	0x02a902a9
  404970:	02a902a9 	.word	0x02a902a9
  404974:	02620255 	.word	0x02620255
  404978:	010d02a9 	.word	0x010d02a9
  40497c:	02a9026e 	.word	0x02a9026e
  404980:	012f0129 	.word	0x012f0129
  404984:	012f012f 	.word	0x012f012f
  404988:	012f012f 	.word	0x012f012f
  40498c:	012f012f 	.word	0x012f012f
  404990:	012f012f 	.word	0x012f012f
  404994:	02a902a9 	.word	0x02a902a9
  404998:	02a902a9 	.word	0x02a902a9
  40499c:	02a902a9 	.word	0x02a902a9
  4049a0:	02a902a9 	.word	0x02a902a9
  4049a4:	02a902a9 	.word	0x02a902a9
  4049a8:	02a9013d 	.word	0x02a9013d
  4049ac:	02a902a9 	.word	0x02a902a9
  4049b0:	02a902a9 	.word	0x02a902a9
  4049b4:	02a902a9 	.word	0x02a902a9
  4049b8:	02a902a9 	.word	0x02a902a9
  4049bc:	017402a9 	.word	0x017402a9
  4049c0:	02a902a9 	.word	0x02a902a9
  4049c4:	02a902a9 	.word	0x02a902a9
  4049c8:	018b02a9 	.word	0x018b02a9
  4049cc:	02a902a9 	.word	0x02a902a9
  4049d0:	02a901a3 	.word	0x02a901a3
  4049d4:	02a902a9 	.word	0x02a902a9
  4049d8:	02a902a9 	.word	0x02a902a9
  4049dc:	02a902a9 	.word	0x02a902a9
  4049e0:	02a902a9 	.word	0x02a902a9
  4049e4:	01c702a9 	.word	0x01c702a9
  4049e8:	02a901da 	.word	0x02a901da
  4049ec:	02a902a9 	.word	0x02a902a9
  4049f0:	01da0123 	.word	0x01da0123
  4049f4:	02a902a9 	.word	0x02a902a9
  4049f8:	02a9024c 	.word	0x02a9024c
  4049fc:	0113028a 	.word	0x0113028a
  404a00:	020701f3 	.word	0x020701f3
  404a04:	020d02a9 	.word	0x020d02a9
  404a08:	008102a9 	.word	0x008102a9
  404a0c:	02a902a9 	.word	0x02a902a9
  404a10:	0233      	.short	0x0233
  404a12:	3408      	adds	r4, #8
  404a14:	9b02      	ldr	r3, [sp, #8]
  404a16:	4433      	add	r3, r6
  404a18:	9302      	str	r3, [sp, #8]
  404a1a:	e788      	b.n	40492e <_vfiprintf_r+0xb2>
  404a1c:	9801      	ldr	r0, [sp, #4]
  404a1e:	9900      	ldr	r1, [sp, #0]
  404a20:	f000 fd70 	bl	405504 <__swsetup_r>
  404a24:	b9a8      	cbnz	r0, 404a52 <_vfiprintf_r+0x1d6>
  404a26:	9b00      	ldr	r3, [sp, #0]
  404a28:	899a      	ldrh	r2, [r3, #12]
  404a2a:	f002 021a 	and.w	r2, r2, #26
  404a2e:	2a0a      	cmp	r2, #10
  404a30:	f47f af4c 	bne.w	4048cc <_vfiprintf_r+0x50>
  404a34:	9b00      	ldr	r3, [sp, #0]
  404a36:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  404a3a:	2b00      	cmp	r3, #0
  404a3c:	f6ff af46 	blt.w	4048cc <_vfiprintf_r+0x50>
  404a40:	9801      	ldr	r0, [sp, #4]
  404a42:	9900      	ldr	r1, [sp, #0]
  404a44:	465a      	mov	r2, fp
  404a46:	4623      	mov	r3, r4
  404a48:	f000 fd20 	bl	40548c <__sbprintf>
  404a4c:	b02b      	add	sp, #172	; 0xac
  404a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a52:	f04f 30ff 	mov.w	r0, #4294967295
  404a56:	b02b      	add	sp, #172	; 0xac
  404a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a5c:	f000 ff02 	bl	405864 <__sinit>
  404a60:	e719      	b.n	404896 <_vfiprintf_r+0x1a>
  404a62:	f018 0f20 	tst.w	r8, #32
  404a66:	9503      	str	r5, [sp, #12]
  404a68:	46b4      	mov	ip, r6
  404a6a:	f000 810c 	beq.w	404c86 <_vfiprintf_r+0x40a>
  404a6e:	9b04      	ldr	r3, [sp, #16]
  404a70:	3307      	adds	r3, #7
  404a72:	f023 0307 	bic.w	r3, r3, #7
  404a76:	f103 0208 	add.w	r2, r3, #8
  404a7a:	e9d3 6700 	ldrd	r6, r7, [r3]
  404a7e:	9204      	str	r2, [sp, #16]
  404a80:	2301      	movs	r3, #1
  404a82:	f04f 0200 	mov.w	r2, #0
  404a86:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404a8a:	46e1      	mov	r9, ip
  404a8c:	2500      	movs	r5, #0
  404a8e:	f1bc 0f00 	cmp.w	ip, #0
  404a92:	bfa8      	it	ge
  404a94:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  404a98:	ea56 0207 	orrs.w	r2, r6, r7
  404a9c:	f040 80c4 	bne.w	404c28 <_vfiprintf_r+0x3ac>
  404aa0:	f1bc 0f00 	cmp.w	ip, #0
  404aa4:	f000 8381 	beq.w	4051aa <_vfiprintf_r+0x92e>
  404aa8:	2b01      	cmp	r3, #1
  404aaa:	f000 80c5 	beq.w	404c38 <_vfiprintf_r+0x3bc>
  404aae:	2b02      	cmp	r3, #2
  404ab0:	f000 8387 	beq.w	4051c2 <_vfiprintf_r+0x946>
  404ab4:	4651      	mov	r1, sl
  404ab6:	08f2      	lsrs	r2, r6, #3
  404ab8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404abc:	08f8      	lsrs	r0, r7, #3
  404abe:	f006 0307 	and.w	r3, r6, #7
  404ac2:	4607      	mov	r7, r0
  404ac4:	4616      	mov	r6, r2
  404ac6:	3330      	adds	r3, #48	; 0x30
  404ac8:	ea56 0207 	orrs.w	r2, r6, r7
  404acc:	f801 3d01 	strb.w	r3, [r1, #-1]!
  404ad0:	d1f1      	bne.n	404ab6 <_vfiprintf_r+0x23a>
  404ad2:	f018 0f01 	tst.w	r8, #1
  404ad6:	9107      	str	r1, [sp, #28]
  404ad8:	f040 83fc 	bne.w	4052d4 <_vfiprintf_r+0xa58>
  404adc:	ebc1 090a 	rsb	r9, r1, sl
  404ae0:	45e1      	cmp	r9, ip
  404ae2:	464e      	mov	r6, r9
  404ae4:	bfb8      	it	lt
  404ae6:	4666      	movlt	r6, ip
  404ae8:	b105      	cbz	r5, 404aec <_vfiprintf_r+0x270>
  404aea:	3601      	adds	r6, #1
  404aec:	f018 0302 	ands.w	r3, r8, #2
  404af0:	9305      	str	r3, [sp, #20]
  404af2:	bf18      	it	ne
  404af4:	3602      	addne	r6, #2
  404af6:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  404afa:	9306      	str	r3, [sp, #24]
  404afc:	f040 81fa 	bne.w	404ef4 <_vfiprintf_r+0x678>
  404b00:	9b03      	ldr	r3, [sp, #12]
  404b02:	1b9d      	subs	r5, r3, r6
  404b04:	2d00      	cmp	r5, #0
  404b06:	f340 81f5 	ble.w	404ef4 <_vfiprintf_r+0x678>
  404b0a:	2d10      	cmp	r5, #16
  404b0c:	f340 848c 	ble.w	405428 <_vfiprintf_r+0xbac>
  404b10:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  404b14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404b16:	4fc6      	ldr	r7, [pc, #792]	; (404e30 <_vfiprintf_r+0x5b4>)
  404b18:	4620      	mov	r0, r4
  404b1a:	2310      	movs	r3, #16
  404b1c:	4664      	mov	r4, ip
  404b1e:	4671      	mov	r1, lr
  404b20:	4684      	mov	ip, r0
  404b22:	e007      	b.n	404b34 <_vfiprintf_r+0x2b8>
  404b24:	f101 0e02 	add.w	lr, r1, #2
  404b28:	f10c 0c08 	add.w	ip, ip, #8
  404b2c:	4601      	mov	r1, r0
  404b2e:	3d10      	subs	r5, #16
  404b30:	2d10      	cmp	r5, #16
  404b32:	dd13      	ble.n	404b5c <_vfiprintf_r+0x2e0>
  404b34:	1c48      	adds	r0, r1, #1
  404b36:	3210      	adds	r2, #16
  404b38:	2807      	cmp	r0, #7
  404b3a:	920f      	str	r2, [sp, #60]	; 0x3c
  404b3c:	f8cc 7000 	str.w	r7, [ip]
  404b40:	f8cc 3004 	str.w	r3, [ip, #4]
  404b44:	900e      	str	r0, [sp, #56]	; 0x38
  404b46:	dded      	ble.n	404b24 <_vfiprintf_r+0x2a8>
  404b48:	2a00      	cmp	r2, #0
  404b4a:	f040 81c3 	bne.w	404ed4 <_vfiprintf_r+0x658>
  404b4e:	3d10      	subs	r5, #16
  404b50:	2d10      	cmp	r5, #16
  404b52:	4611      	mov	r1, r2
  404b54:	f04f 0e01 	mov.w	lr, #1
  404b58:	46d4      	mov	ip, sl
  404b5a:	dceb      	bgt.n	404b34 <_vfiprintf_r+0x2b8>
  404b5c:	4663      	mov	r3, ip
  404b5e:	4671      	mov	r1, lr
  404b60:	46a4      	mov	ip, r4
  404b62:	461c      	mov	r4, r3
  404b64:	442a      	add	r2, r5
  404b66:	2907      	cmp	r1, #7
  404b68:	920f      	str	r2, [sp, #60]	; 0x3c
  404b6a:	6027      	str	r7, [r4, #0]
  404b6c:	6065      	str	r5, [r4, #4]
  404b6e:	910e      	str	r1, [sp, #56]	; 0x38
  404b70:	f300 8346 	bgt.w	405200 <_vfiprintf_r+0x984>
  404b74:	3408      	adds	r4, #8
  404b76:	1c48      	adds	r0, r1, #1
  404b78:	e1bf      	b.n	404efa <_vfiprintf_r+0x67e>
  404b7a:	4658      	mov	r0, fp
  404b7c:	f048 0804 	orr.w	r8, r8, #4
  404b80:	f89b 3000 	ldrb.w	r3, [fp]
  404b84:	e6e3      	b.n	40494e <_vfiprintf_r+0xd2>
  404b86:	f018 0320 	ands.w	r3, r8, #32
  404b8a:	9503      	str	r5, [sp, #12]
  404b8c:	46b4      	mov	ip, r6
  404b8e:	d062      	beq.n	404c56 <_vfiprintf_r+0x3da>
  404b90:	9b04      	ldr	r3, [sp, #16]
  404b92:	3307      	adds	r3, #7
  404b94:	f023 0307 	bic.w	r3, r3, #7
  404b98:	f103 0208 	add.w	r2, r3, #8
  404b9c:	e9d3 6700 	ldrd	r6, r7, [r3]
  404ba0:	9204      	str	r2, [sp, #16]
  404ba2:	2300      	movs	r3, #0
  404ba4:	e76d      	b.n	404a82 <_vfiprintf_r+0x206>
  404ba6:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  404baa:	f89b 3000 	ldrb.w	r3, [fp]
  404bae:	4658      	mov	r0, fp
  404bb0:	e6cd      	b.n	40494e <_vfiprintf_r+0xd2>
  404bb2:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  404bb6:	f89b 3000 	ldrb.w	r3, [fp]
  404bba:	4658      	mov	r0, fp
  404bbc:	e6c7      	b.n	40494e <_vfiprintf_r+0xd2>
  404bbe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404bc2:	2500      	movs	r5, #0
  404bc4:	f81b 3b01 	ldrb.w	r3, [fp], #1
  404bc8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  404bcc:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  404bd0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404bd4:	2a09      	cmp	r2, #9
  404bd6:	d9f5      	bls.n	404bc4 <_vfiprintf_r+0x348>
  404bd8:	e6bb      	b.n	404952 <_vfiprintf_r+0xd6>
  404bda:	f048 0810 	orr.w	r8, r8, #16
  404bde:	f018 0f20 	tst.w	r8, #32
  404be2:	9503      	str	r5, [sp, #12]
  404be4:	46b4      	mov	ip, r6
  404be6:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404bea:	f000 809b 	beq.w	404d24 <_vfiprintf_r+0x4a8>
  404bee:	9904      	ldr	r1, [sp, #16]
  404bf0:	3107      	adds	r1, #7
  404bf2:	f021 0107 	bic.w	r1, r1, #7
  404bf6:	e9d1 2300 	ldrd	r2, r3, [r1]
  404bfa:	3108      	adds	r1, #8
  404bfc:	9104      	str	r1, [sp, #16]
  404bfe:	4616      	mov	r6, r2
  404c00:	461f      	mov	r7, r3
  404c02:	2a00      	cmp	r2, #0
  404c04:	f173 0300 	sbcs.w	r3, r3, #0
  404c08:	f2c0 83a6 	blt.w	405358 <_vfiprintf_r+0xadc>
  404c0c:	f1bc 0f00 	cmp.w	ip, #0
  404c10:	bfa8      	it	ge
  404c12:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  404c16:	ea56 0207 	orrs.w	r2, r6, r7
  404c1a:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  404c1e:	46e1      	mov	r9, ip
  404c20:	f04f 0301 	mov.w	r3, #1
  404c24:	f43f af3c 	beq.w	404aa0 <_vfiprintf_r+0x224>
  404c28:	2b01      	cmp	r3, #1
  404c2a:	f47f af40 	bne.w	404aae <_vfiprintf_r+0x232>
  404c2e:	2f00      	cmp	r7, #0
  404c30:	bf08      	it	eq
  404c32:	2e0a      	cmpeq	r6, #10
  404c34:	f080 8334 	bcs.w	4052a0 <_vfiprintf_r+0xa24>
  404c38:	ab2a      	add	r3, sp, #168	; 0xa8
  404c3a:	3630      	adds	r6, #48	; 0x30
  404c3c:	f803 6d41 	strb.w	r6, [r3, #-65]!
  404c40:	ebc3 090a 	rsb	r9, r3, sl
  404c44:	9307      	str	r3, [sp, #28]
  404c46:	e74b      	b.n	404ae0 <_vfiprintf_r+0x264>
  404c48:	f048 0810 	orr.w	r8, r8, #16
  404c4c:	f018 0320 	ands.w	r3, r8, #32
  404c50:	9503      	str	r5, [sp, #12]
  404c52:	46b4      	mov	ip, r6
  404c54:	d19c      	bne.n	404b90 <_vfiprintf_r+0x314>
  404c56:	f018 0210 	ands.w	r2, r8, #16
  404c5a:	f040 82f7 	bne.w	40524c <_vfiprintf_r+0x9d0>
  404c5e:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  404c62:	f000 82f3 	beq.w	40524c <_vfiprintf_r+0x9d0>
  404c66:	9904      	ldr	r1, [sp, #16]
  404c68:	4613      	mov	r3, r2
  404c6a:	460a      	mov	r2, r1
  404c6c:	3204      	adds	r2, #4
  404c6e:	880e      	ldrh	r6, [r1, #0]
  404c70:	9204      	str	r2, [sp, #16]
  404c72:	2700      	movs	r7, #0
  404c74:	e705      	b.n	404a82 <_vfiprintf_r+0x206>
  404c76:	f048 0810 	orr.w	r8, r8, #16
  404c7a:	f018 0f20 	tst.w	r8, #32
  404c7e:	9503      	str	r5, [sp, #12]
  404c80:	46b4      	mov	ip, r6
  404c82:	f47f aef4 	bne.w	404a6e <_vfiprintf_r+0x1f2>
  404c86:	9a04      	ldr	r2, [sp, #16]
  404c88:	f018 0f10 	tst.w	r8, #16
  404c8c:	4613      	mov	r3, r2
  404c8e:	f040 82e4 	bne.w	40525a <_vfiprintf_r+0x9de>
  404c92:	f018 0f40 	tst.w	r8, #64	; 0x40
  404c96:	f000 82e0 	beq.w	40525a <_vfiprintf_r+0x9de>
  404c9a:	8816      	ldrh	r6, [r2, #0]
  404c9c:	3204      	adds	r2, #4
  404c9e:	2700      	movs	r7, #0
  404ca0:	2301      	movs	r3, #1
  404ca2:	9204      	str	r2, [sp, #16]
  404ca4:	e6ed      	b.n	404a82 <_vfiprintf_r+0x206>
  404ca6:	4a63      	ldr	r2, [pc, #396]	; (404e34 <_vfiprintf_r+0x5b8>)
  404ca8:	9503      	str	r5, [sp, #12]
  404caa:	f018 0f20 	tst.w	r8, #32
  404cae:	46b4      	mov	ip, r6
  404cb0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404cb4:	9209      	str	r2, [sp, #36]	; 0x24
  404cb6:	f000 8090 	beq.w	404dda <_vfiprintf_r+0x55e>
  404cba:	9a04      	ldr	r2, [sp, #16]
  404cbc:	3207      	adds	r2, #7
  404cbe:	f022 0207 	bic.w	r2, r2, #7
  404cc2:	e9d2 6700 	ldrd	r6, r7, [r2]
  404cc6:	f102 0108 	add.w	r1, r2, #8
  404cca:	9104      	str	r1, [sp, #16]
  404ccc:	f018 0f01 	tst.w	r8, #1
  404cd0:	f000 8290 	beq.w	4051f4 <_vfiprintf_r+0x978>
  404cd4:	ea56 0207 	orrs.w	r2, r6, r7
  404cd8:	f000 828c 	beq.w	4051f4 <_vfiprintf_r+0x978>
  404cdc:	2230      	movs	r2, #48	; 0x30
  404cde:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  404ce2:	f048 0802 	orr.w	r8, r8, #2
  404ce6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  404cea:	2302      	movs	r3, #2
  404cec:	e6c9      	b.n	404a82 <_vfiprintf_r+0x206>
  404cee:	9a04      	ldr	r2, [sp, #16]
  404cf0:	9503      	str	r5, [sp, #12]
  404cf2:	6813      	ldr	r3, [r2, #0]
  404cf4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404cf8:	4613      	mov	r3, r2
  404cfa:	3304      	adds	r3, #4
  404cfc:	2601      	movs	r6, #1
  404cfe:	f04f 0100 	mov.w	r1, #0
  404d02:	9304      	str	r3, [sp, #16]
  404d04:	ab10      	add	r3, sp, #64	; 0x40
  404d06:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404d0a:	46b1      	mov	r9, r6
  404d0c:	9307      	str	r3, [sp, #28]
  404d0e:	f04f 0c00 	mov.w	ip, #0
  404d12:	e6eb      	b.n	404aec <_vfiprintf_r+0x270>
  404d14:	f018 0f20 	tst.w	r8, #32
  404d18:	9503      	str	r5, [sp, #12]
  404d1a:	46b4      	mov	ip, r6
  404d1c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404d20:	f47f af65 	bne.w	404bee <_vfiprintf_r+0x372>
  404d24:	f018 0f10 	tst.w	r8, #16
  404d28:	f040 82a2 	bne.w	405270 <_vfiprintf_r+0x9f4>
  404d2c:	f018 0f40 	tst.w	r8, #64	; 0x40
  404d30:	f000 829e 	beq.w	405270 <_vfiprintf_r+0x9f4>
  404d34:	9904      	ldr	r1, [sp, #16]
  404d36:	f9b1 6000 	ldrsh.w	r6, [r1]
  404d3a:	3104      	adds	r1, #4
  404d3c:	17f7      	asrs	r7, r6, #31
  404d3e:	4632      	mov	r2, r6
  404d40:	463b      	mov	r3, r7
  404d42:	9104      	str	r1, [sp, #16]
  404d44:	e75d      	b.n	404c02 <_vfiprintf_r+0x386>
  404d46:	9904      	ldr	r1, [sp, #16]
  404d48:	9503      	str	r5, [sp, #12]
  404d4a:	2330      	movs	r3, #48	; 0x30
  404d4c:	460a      	mov	r2, r1
  404d4e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  404d52:	2378      	movs	r3, #120	; 0x78
  404d54:	3204      	adds	r2, #4
  404d56:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  404d5a:	4b37      	ldr	r3, [pc, #220]	; (404e38 <_vfiprintf_r+0x5bc>)
  404d5c:	9309      	str	r3, [sp, #36]	; 0x24
  404d5e:	46b4      	mov	ip, r6
  404d60:	f048 0802 	orr.w	r8, r8, #2
  404d64:	680e      	ldr	r6, [r1, #0]
  404d66:	9204      	str	r2, [sp, #16]
  404d68:	2700      	movs	r7, #0
  404d6a:	2302      	movs	r3, #2
  404d6c:	e689      	b.n	404a82 <_vfiprintf_r+0x206>
  404d6e:	f048 0820 	orr.w	r8, r8, #32
  404d72:	f89b 3000 	ldrb.w	r3, [fp]
  404d76:	4658      	mov	r0, fp
  404d78:	e5e9      	b.n	40494e <_vfiprintf_r+0xd2>
  404d7a:	9a04      	ldr	r2, [sp, #16]
  404d7c:	9503      	str	r5, [sp, #12]
  404d7e:	6813      	ldr	r3, [r2, #0]
  404d80:	9307      	str	r3, [sp, #28]
  404d82:	f04f 0100 	mov.w	r1, #0
  404d86:	46b4      	mov	ip, r6
  404d88:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404d8c:	1d16      	adds	r6, r2, #4
  404d8e:	2b00      	cmp	r3, #0
  404d90:	f000 8350 	beq.w	405434 <_vfiprintf_r+0xbb8>
  404d94:	f1bc 0f00 	cmp.w	ip, #0
  404d98:	f2c0 832a 	blt.w	4053f0 <_vfiprintf_r+0xb74>
  404d9c:	9d07      	ldr	r5, [sp, #28]
  404d9e:	f8cd c010 	str.w	ip, [sp, #16]
  404da2:	4662      	mov	r2, ip
  404da4:	4628      	mov	r0, r5
  404da6:	2100      	movs	r1, #0
  404da8:	f001 fbd6 	bl	406558 <memchr>
  404dac:	f8dd c010 	ldr.w	ip, [sp, #16]
  404db0:	2800      	cmp	r0, #0
  404db2:	f000 8350 	beq.w	405456 <_vfiprintf_r+0xbda>
  404db6:	ebc5 0900 	rsb	r9, r5, r0
  404dba:	9604      	str	r6, [sp, #16]
  404dbc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  404dc0:	f04f 0c00 	mov.w	ip, #0
  404dc4:	e68c      	b.n	404ae0 <_vfiprintf_r+0x264>
  404dc6:	4a1c      	ldr	r2, [pc, #112]	; (404e38 <_vfiprintf_r+0x5bc>)
  404dc8:	9503      	str	r5, [sp, #12]
  404dca:	f018 0f20 	tst.w	r8, #32
  404dce:	46b4      	mov	ip, r6
  404dd0:	9209      	str	r2, [sp, #36]	; 0x24
  404dd2:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404dd6:	f47f af70 	bne.w	404cba <_vfiprintf_r+0x43e>
  404dda:	9904      	ldr	r1, [sp, #16]
  404ddc:	f018 0f10 	tst.w	r8, #16
  404de0:	460a      	mov	r2, r1
  404de2:	f040 8240 	bne.w	405266 <_vfiprintf_r+0x9ea>
  404de6:	f018 0f40 	tst.w	r8, #64	; 0x40
  404dea:	f000 823c 	beq.w	405266 <_vfiprintf_r+0x9ea>
  404dee:	3204      	adds	r2, #4
  404df0:	880e      	ldrh	r6, [r1, #0]
  404df2:	9204      	str	r2, [sp, #16]
  404df4:	2700      	movs	r7, #0
  404df6:	e769      	b.n	404ccc <_vfiprintf_r+0x450>
  404df8:	f89b 3000 	ldrb.w	r3, [fp]
  404dfc:	2b6c      	cmp	r3, #108	; 0x6c
  404dfe:	f000 82ea 	beq.w	4053d6 <_vfiprintf_r+0xb5a>
  404e02:	f048 0810 	orr.w	r8, r8, #16
  404e06:	4658      	mov	r0, fp
  404e08:	e5a1      	b.n	40494e <_vfiprintf_r+0xd2>
  404e0a:	9a04      	ldr	r2, [sp, #16]
  404e0c:	6815      	ldr	r5, [r2, #0]
  404e0e:	4613      	mov	r3, r2
  404e10:	2d00      	cmp	r5, #0
  404e12:	f103 0304 	add.w	r3, r3, #4
  404e16:	f2c0 82e6 	blt.w	4053e6 <_vfiprintf_r+0xb6a>
  404e1a:	9304      	str	r3, [sp, #16]
  404e1c:	f89b 3000 	ldrb.w	r3, [fp]
  404e20:	4658      	mov	r0, fp
  404e22:	e594      	b.n	40494e <_vfiprintf_r+0xd2>
  404e24:	f89b 3000 	ldrb.w	r3, [fp]
  404e28:	4658      	mov	r0, fp
  404e2a:	212b      	movs	r1, #43	; 0x2b
  404e2c:	e58f      	b.n	40494e <_vfiprintf_r+0xd2>
  404e2e:	bf00      	nop
  404e30:	00407bf8 	.word	0x00407bf8
  404e34:	00407bdc 	.word	0x00407bdc
  404e38:	0040753c 	.word	0x0040753c
  404e3c:	f89b 3000 	ldrb.w	r3, [fp]
  404e40:	2b2a      	cmp	r3, #42	; 0x2a
  404e42:	f10b 0001 	add.w	r0, fp, #1
  404e46:	f000 830f 	beq.w	405468 <_vfiprintf_r+0xbec>
  404e4a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404e4e:	2a09      	cmp	r2, #9
  404e50:	4683      	mov	fp, r0
  404e52:	f04f 0600 	mov.w	r6, #0
  404e56:	f63f ad7c 	bhi.w	404952 <_vfiprintf_r+0xd6>
  404e5a:	f81b 3b01 	ldrb.w	r3, [fp], #1
  404e5e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404e62:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  404e66:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404e6a:	2a09      	cmp	r2, #9
  404e6c:	d9f5      	bls.n	404e5a <_vfiprintf_r+0x5de>
  404e6e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  404e72:	e56e      	b.n	404952 <_vfiprintf_r+0xd6>
  404e74:	f018 0f20 	tst.w	r8, #32
  404e78:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404e7c:	f000 8283 	beq.w	405386 <_vfiprintf_r+0xb0a>
  404e80:	9a04      	ldr	r2, [sp, #16]
  404e82:	9902      	ldr	r1, [sp, #8]
  404e84:	6813      	ldr	r3, [r2, #0]
  404e86:	17cf      	asrs	r7, r1, #31
  404e88:	4608      	mov	r0, r1
  404e8a:	3204      	adds	r2, #4
  404e8c:	4639      	mov	r1, r7
  404e8e:	9204      	str	r2, [sp, #16]
  404e90:	e9c3 0100 	strd	r0, r1, [r3]
  404e94:	e524      	b.n	4048e0 <_vfiprintf_r+0x64>
  404e96:	4658      	mov	r0, fp
  404e98:	f89b 3000 	ldrb.w	r3, [fp]
  404e9c:	2900      	cmp	r1, #0
  404e9e:	f47f ad56 	bne.w	40494e <_vfiprintf_r+0xd2>
  404ea2:	2120      	movs	r1, #32
  404ea4:	e553      	b.n	40494e <_vfiprintf_r+0xd2>
  404ea6:	f048 0801 	orr.w	r8, r8, #1
  404eaa:	4658      	mov	r0, fp
  404eac:	f89b 3000 	ldrb.w	r3, [fp]
  404eb0:	e54d      	b.n	40494e <_vfiprintf_r+0xd2>
  404eb2:	9503      	str	r5, [sp, #12]
  404eb4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  404eb8:	2b00      	cmp	r3, #0
  404eba:	f000 809c 	beq.w	404ff6 <_vfiprintf_r+0x77a>
  404ebe:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404ec2:	f04f 0300 	mov.w	r3, #0
  404ec6:	2601      	movs	r6, #1
  404ec8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404ecc:	ab10      	add	r3, sp, #64	; 0x40
  404ece:	46b1      	mov	r9, r6
  404ed0:	9307      	str	r3, [sp, #28]
  404ed2:	e71c      	b.n	404d0e <_vfiprintf_r+0x492>
  404ed4:	9801      	ldr	r0, [sp, #4]
  404ed6:	9900      	ldr	r1, [sp, #0]
  404ed8:	9308      	str	r3, [sp, #32]
  404eda:	aa0d      	add	r2, sp, #52	; 0x34
  404edc:	f7ff fc92 	bl	404804 <__sprint_r.part.0>
  404ee0:	2800      	cmp	r0, #0
  404ee2:	f040 808f 	bne.w	405004 <_vfiprintf_r+0x788>
  404ee6:	990e      	ldr	r1, [sp, #56]	; 0x38
  404ee8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404eea:	9b08      	ldr	r3, [sp, #32]
  404eec:	f101 0e01 	add.w	lr, r1, #1
  404ef0:	46d4      	mov	ip, sl
  404ef2:	e61c      	b.n	404b2e <_vfiprintf_r+0x2b2>
  404ef4:	990e      	ldr	r1, [sp, #56]	; 0x38
  404ef6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404ef8:	1c48      	adds	r0, r1, #1
  404efa:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404efe:	b16b      	cbz	r3, 404f1c <_vfiprintf_r+0x6a0>
  404f00:	3201      	adds	r2, #1
  404f02:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  404f06:	2101      	movs	r1, #1
  404f08:	2807      	cmp	r0, #7
  404f0a:	920f      	str	r2, [sp, #60]	; 0x3c
  404f0c:	900e      	str	r0, [sp, #56]	; 0x38
  404f0e:	6023      	str	r3, [r4, #0]
  404f10:	6061      	str	r1, [r4, #4]
  404f12:	f300 8134 	bgt.w	40517e <_vfiprintf_r+0x902>
  404f16:	4601      	mov	r1, r0
  404f18:	3408      	adds	r4, #8
  404f1a:	3001      	adds	r0, #1
  404f1c:	9b05      	ldr	r3, [sp, #20]
  404f1e:	b163      	cbz	r3, 404f3a <_vfiprintf_r+0x6be>
  404f20:	3202      	adds	r2, #2
  404f22:	a90c      	add	r1, sp, #48	; 0x30
  404f24:	2302      	movs	r3, #2
  404f26:	2807      	cmp	r0, #7
  404f28:	920f      	str	r2, [sp, #60]	; 0x3c
  404f2a:	900e      	str	r0, [sp, #56]	; 0x38
  404f2c:	e884 000a 	stmia.w	r4, {r1, r3}
  404f30:	f300 8134 	bgt.w	40519c <_vfiprintf_r+0x920>
  404f34:	4601      	mov	r1, r0
  404f36:	3408      	adds	r4, #8
  404f38:	3001      	adds	r0, #1
  404f3a:	9b06      	ldr	r3, [sp, #24]
  404f3c:	2b80      	cmp	r3, #128	; 0x80
  404f3e:	f000 80d4 	beq.w	4050ea <_vfiprintf_r+0x86e>
  404f42:	ebc9 070c 	rsb	r7, r9, ip
  404f46:	2f00      	cmp	r7, #0
  404f48:	dd2b      	ble.n	404fa2 <_vfiprintf_r+0x726>
  404f4a:	2f10      	cmp	r7, #16
  404f4c:	4daa      	ldr	r5, [pc, #680]	; (4051f8 <_vfiprintf_r+0x97c>)
  404f4e:	dd1f      	ble.n	404f90 <_vfiprintf_r+0x714>
  404f50:	46a6      	mov	lr, r4
  404f52:	2310      	movs	r3, #16
  404f54:	9c01      	ldr	r4, [sp, #4]
  404f56:	e007      	b.n	404f68 <_vfiprintf_r+0x6ec>
  404f58:	f101 0c02 	add.w	ip, r1, #2
  404f5c:	f10e 0e08 	add.w	lr, lr, #8
  404f60:	4601      	mov	r1, r0
  404f62:	3f10      	subs	r7, #16
  404f64:	2f10      	cmp	r7, #16
  404f66:	dd11      	ble.n	404f8c <_vfiprintf_r+0x710>
  404f68:	1c48      	adds	r0, r1, #1
  404f6a:	3210      	adds	r2, #16
  404f6c:	2807      	cmp	r0, #7
  404f6e:	920f      	str	r2, [sp, #60]	; 0x3c
  404f70:	f8ce 5000 	str.w	r5, [lr]
  404f74:	f8ce 3004 	str.w	r3, [lr, #4]
  404f78:	900e      	str	r0, [sp, #56]	; 0x38
  404f7a:	dded      	ble.n	404f58 <_vfiprintf_r+0x6dc>
  404f7c:	bb6a      	cbnz	r2, 404fda <_vfiprintf_r+0x75e>
  404f7e:	3f10      	subs	r7, #16
  404f80:	2f10      	cmp	r7, #16
  404f82:	f04f 0c01 	mov.w	ip, #1
  404f86:	4611      	mov	r1, r2
  404f88:	46d6      	mov	lr, sl
  404f8a:	dced      	bgt.n	404f68 <_vfiprintf_r+0x6ec>
  404f8c:	4674      	mov	r4, lr
  404f8e:	4660      	mov	r0, ip
  404f90:	443a      	add	r2, r7
  404f92:	2807      	cmp	r0, #7
  404f94:	920f      	str	r2, [sp, #60]	; 0x3c
  404f96:	e884 00a0 	stmia.w	r4, {r5, r7}
  404f9a:	900e      	str	r0, [sp, #56]	; 0x38
  404f9c:	dc3b      	bgt.n	405016 <_vfiprintf_r+0x79a>
  404f9e:	3408      	adds	r4, #8
  404fa0:	3001      	adds	r0, #1
  404fa2:	eb02 0309 	add.w	r3, r2, r9
  404fa6:	9a07      	ldr	r2, [sp, #28]
  404fa8:	930f      	str	r3, [sp, #60]	; 0x3c
  404faa:	2807      	cmp	r0, #7
  404fac:	e884 0204 	stmia.w	r4, {r2, r9}
  404fb0:	900e      	str	r0, [sp, #56]	; 0x38
  404fb2:	dd3d      	ble.n	405030 <_vfiprintf_r+0x7b4>
  404fb4:	2b00      	cmp	r3, #0
  404fb6:	f040 813e 	bne.w	405236 <_vfiprintf_r+0x9ba>
  404fba:	f018 0f04 	tst.w	r8, #4
  404fbe:	930e      	str	r3, [sp, #56]	; 0x38
  404fc0:	f040 812f 	bne.w	405222 <_vfiprintf_r+0x9a6>
  404fc4:	9b02      	ldr	r3, [sp, #8]
  404fc6:	9a03      	ldr	r2, [sp, #12]
  404fc8:	4296      	cmp	r6, r2
  404fca:	bfac      	ite	ge
  404fcc:	199b      	addge	r3, r3, r6
  404fce:	189b      	addlt	r3, r3, r2
  404fd0:	9302      	str	r3, [sp, #8]
  404fd2:	2300      	movs	r3, #0
  404fd4:	930e      	str	r3, [sp, #56]	; 0x38
  404fd6:	4654      	mov	r4, sl
  404fd8:	e482      	b.n	4048e0 <_vfiprintf_r+0x64>
  404fda:	4620      	mov	r0, r4
  404fdc:	9900      	ldr	r1, [sp, #0]
  404fde:	9305      	str	r3, [sp, #20]
  404fe0:	aa0d      	add	r2, sp, #52	; 0x34
  404fe2:	f7ff fc0f 	bl	404804 <__sprint_r.part.0>
  404fe6:	b968      	cbnz	r0, 405004 <_vfiprintf_r+0x788>
  404fe8:	990e      	ldr	r1, [sp, #56]	; 0x38
  404fea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404fec:	9b05      	ldr	r3, [sp, #20]
  404fee:	f101 0c01 	add.w	ip, r1, #1
  404ff2:	46d6      	mov	lr, sl
  404ff4:	e7b5      	b.n	404f62 <_vfiprintf_r+0x6e6>
  404ff6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404ff8:	b123      	cbz	r3, 405004 <_vfiprintf_r+0x788>
  404ffa:	9801      	ldr	r0, [sp, #4]
  404ffc:	9900      	ldr	r1, [sp, #0]
  404ffe:	aa0d      	add	r2, sp, #52	; 0x34
  405000:	f7ff fc00 	bl	404804 <__sprint_r.part.0>
  405004:	9b00      	ldr	r3, [sp, #0]
  405006:	899b      	ldrh	r3, [r3, #12]
  405008:	065b      	lsls	r3, r3, #25
  40500a:	f53f ad22 	bmi.w	404a52 <_vfiprintf_r+0x1d6>
  40500e:	9802      	ldr	r0, [sp, #8]
  405010:	b02b      	add	sp, #172	; 0xac
  405012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405016:	2a00      	cmp	r2, #0
  405018:	f040 8191 	bne.w	40533e <_vfiprintf_r+0xac2>
  40501c:	2201      	movs	r2, #1
  40501e:	9907      	ldr	r1, [sp, #28]
  405020:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  405024:	464b      	mov	r3, r9
  405026:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40502a:	911a      	str	r1, [sp, #104]	; 0x68
  40502c:	920e      	str	r2, [sp, #56]	; 0x38
  40502e:	4654      	mov	r4, sl
  405030:	f104 0208 	add.w	r2, r4, #8
  405034:	f018 0f04 	tst.w	r8, #4
  405038:	d039      	beq.n	4050ae <_vfiprintf_r+0x832>
  40503a:	9903      	ldr	r1, [sp, #12]
  40503c:	1b8d      	subs	r5, r1, r6
  40503e:	2d00      	cmp	r5, #0
  405040:	dd35      	ble.n	4050ae <_vfiprintf_r+0x832>
  405042:	2d10      	cmp	r5, #16
  405044:	f340 8202 	ble.w	40544c <_vfiprintf_r+0xbd0>
  405048:	980e      	ldr	r0, [sp, #56]	; 0x38
  40504a:	4f6c      	ldr	r7, [pc, #432]	; (4051fc <_vfiprintf_r+0x980>)
  40504c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  405050:	f8dd 9000 	ldr.w	r9, [sp]
  405054:	2410      	movs	r4, #16
  405056:	e006      	b.n	405066 <_vfiprintf_r+0x7ea>
  405058:	f100 0e02 	add.w	lr, r0, #2
  40505c:	3208      	adds	r2, #8
  40505e:	4608      	mov	r0, r1
  405060:	3d10      	subs	r5, #16
  405062:	2d10      	cmp	r5, #16
  405064:	dd10      	ble.n	405088 <_vfiprintf_r+0x80c>
  405066:	1c41      	adds	r1, r0, #1
  405068:	3310      	adds	r3, #16
  40506a:	2907      	cmp	r1, #7
  40506c:	930f      	str	r3, [sp, #60]	; 0x3c
  40506e:	6017      	str	r7, [r2, #0]
  405070:	6054      	str	r4, [r2, #4]
  405072:	910e      	str	r1, [sp, #56]	; 0x38
  405074:	ddf0      	ble.n	405058 <_vfiprintf_r+0x7dc>
  405076:	2b00      	cmp	r3, #0
  405078:	d12a      	bne.n	4050d0 <_vfiprintf_r+0x854>
  40507a:	3d10      	subs	r5, #16
  40507c:	2d10      	cmp	r5, #16
  40507e:	f04f 0e01 	mov.w	lr, #1
  405082:	4618      	mov	r0, r3
  405084:	4652      	mov	r2, sl
  405086:	dcee      	bgt.n	405066 <_vfiprintf_r+0x7ea>
  405088:	442b      	add	r3, r5
  40508a:	f1be 0f07 	cmp.w	lr, #7
  40508e:	930f      	str	r3, [sp, #60]	; 0x3c
  405090:	6017      	str	r7, [r2, #0]
  405092:	6055      	str	r5, [r2, #4]
  405094:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405098:	dd09      	ble.n	4050ae <_vfiprintf_r+0x832>
  40509a:	2b00      	cmp	r3, #0
  40509c:	d092      	beq.n	404fc4 <_vfiprintf_r+0x748>
  40509e:	9801      	ldr	r0, [sp, #4]
  4050a0:	9900      	ldr	r1, [sp, #0]
  4050a2:	aa0d      	add	r2, sp, #52	; 0x34
  4050a4:	f7ff fbae 	bl	404804 <__sprint_r.part.0>
  4050a8:	2800      	cmp	r0, #0
  4050aa:	d1ab      	bne.n	405004 <_vfiprintf_r+0x788>
  4050ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4050ae:	9a02      	ldr	r2, [sp, #8]
  4050b0:	9903      	ldr	r1, [sp, #12]
  4050b2:	428e      	cmp	r6, r1
  4050b4:	bfac      	ite	ge
  4050b6:	1992      	addge	r2, r2, r6
  4050b8:	1852      	addlt	r2, r2, r1
  4050ba:	9202      	str	r2, [sp, #8]
  4050bc:	2b00      	cmp	r3, #0
  4050be:	d088      	beq.n	404fd2 <_vfiprintf_r+0x756>
  4050c0:	9801      	ldr	r0, [sp, #4]
  4050c2:	9900      	ldr	r1, [sp, #0]
  4050c4:	aa0d      	add	r2, sp, #52	; 0x34
  4050c6:	f7ff fb9d 	bl	404804 <__sprint_r.part.0>
  4050ca:	2800      	cmp	r0, #0
  4050cc:	d081      	beq.n	404fd2 <_vfiprintf_r+0x756>
  4050ce:	e799      	b.n	405004 <_vfiprintf_r+0x788>
  4050d0:	4640      	mov	r0, r8
  4050d2:	4649      	mov	r1, r9
  4050d4:	aa0d      	add	r2, sp, #52	; 0x34
  4050d6:	f7ff fb95 	bl	404804 <__sprint_r.part.0>
  4050da:	2800      	cmp	r0, #0
  4050dc:	d192      	bne.n	405004 <_vfiprintf_r+0x788>
  4050de:	980e      	ldr	r0, [sp, #56]	; 0x38
  4050e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4050e2:	f100 0e01 	add.w	lr, r0, #1
  4050e6:	4652      	mov	r2, sl
  4050e8:	e7ba      	b.n	405060 <_vfiprintf_r+0x7e4>
  4050ea:	9b03      	ldr	r3, [sp, #12]
  4050ec:	1b9f      	subs	r7, r3, r6
  4050ee:	2f00      	cmp	r7, #0
  4050f0:	f77f af27 	ble.w	404f42 <_vfiprintf_r+0x6c6>
  4050f4:	2f10      	cmp	r7, #16
  4050f6:	4d40      	ldr	r5, [pc, #256]	; (4051f8 <_vfiprintf_r+0x97c>)
  4050f8:	f340 81b4 	ble.w	405464 <_vfiprintf_r+0xbe8>
  4050fc:	4620      	mov	r0, r4
  4050fe:	2310      	movs	r3, #16
  405100:	4664      	mov	r4, ip
  405102:	4684      	mov	ip, r0
  405104:	e007      	b.n	405116 <_vfiprintf_r+0x89a>
  405106:	f101 0e02 	add.w	lr, r1, #2
  40510a:	f10c 0c08 	add.w	ip, ip, #8
  40510e:	4601      	mov	r1, r0
  405110:	3f10      	subs	r7, #16
  405112:	2f10      	cmp	r7, #16
  405114:	dd11      	ble.n	40513a <_vfiprintf_r+0x8be>
  405116:	1c48      	adds	r0, r1, #1
  405118:	3210      	adds	r2, #16
  40511a:	2807      	cmp	r0, #7
  40511c:	920f      	str	r2, [sp, #60]	; 0x3c
  40511e:	f8cc 5000 	str.w	r5, [ip]
  405122:	f8cc 3004 	str.w	r3, [ip, #4]
  405126:	900e      	str	r0, [sp, #56]	; 0x38
  405128:	dded      	ble.n	405106 <_vfiprintf_r+0x88a>
  40512a:	b9c2      	cbnz	r2, 40515e <_vfiprintf_r+0x8e2>
  40512c:	3f10      	subs	r7, #16
  40512e:	2f10      	cmp	r7, #16
  405130:	f04f 0e01 	mov.w	lr, #1
  405134:	4611      	mov	r1, r2
  405136:	46d4      	mov	ip, sl
  405138:	dced      	bgt.n	405116 <_vfiprintf_r+0x89a>
  40513a:	4663      	mov	r3, ip
  40513c:	46a4      	mov	ip, r4
  40513e:	461c      	mov	r4, r3
  405140:	443a      	add	r2, r7
  405142:	f1be 0f07 	cmp.w	lr, #7
  405146:	920f      	str	r2, [sp, #60]	; 0x3c
  405148:	e884 00a0 	stmia.w	r4, {r5, r7}
  40514c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405150:	f300 80ef 	bgt.w	405332 <_vfiprintf_r+0xab6>
  405154:	3408      	adds	r4, #8
  405156:	f10e 0001 	add.w	r0, lr, #1
  40515a:	4671      	mov	r1, lr
  40515c:	e6f1      	b.n	404f42 <_vfiprintf_r+0x6c6>
  40515e:	9801      	ldr	r0, [sp, #4]
  405160:	9900      	ldr	r1, [sp, #0]
  405162:	9305      	str	r3, [sp, #20]
  405164:	aa0d      	add	r2, sp, #52	; 0x34
  405166:	f7ff fb4d 	bl	404804 <__sprint_r.part.0>
  40516a:	2800      	cmp	r0, #0
  40516c:	f47f af4a 	bne.w	405004 <_vfiprintf_r+0x788>
  405170:	990e      	ldr	r1, [sp, #56]	; 0x38
  405172:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405174:	9b05      	ldr	r3, [sp, #20]
  405176:	f101 0e01 	add.w	lr, r1, #1
  40517a:	46d4      	mov	ip, sl
  40517c:	e7c8      	b.n	405110 <_vfiprintf_r+0x894>
  40517e:	2a00      	cmp	r2, #0
  405180:	f040 80c6 	bne.w	405310 <_vfiprintf_r+0xa94>
  405184:	9b05      	ldr	r3, [sp, #20]
  405186:	2b00      	cmp	r3, #0
  405188:	f000 8086 	beq.w	405298 <_vfiprintf_r+0xa1c>
  40518c:	aa0c      	add	r2, sp, #48	; 0x30
  40518e:	2302      	movs	r3, #2
  405190:	921a      	str	r2, [sp, #104]	; 0x68
  405192:	4608      	mov	r0, r1
  405194:	931b      	str	r3, [sp, #108]	; 0x6c
  405196:	461a      	mov	r2, r3
  405198:	4654      	mov	r4, sl
  40519a:	e6cb      	b.n	404f34 <_vfiprintf_r+0x6b8>
  40519c:	2a00      	cmp	r2, #0
  40519e:	f040 80a6 	bne.w	4052ee <_vfiprintf_r+0xa72>
  4051a2:	2001      	movs	r0, #1
  4051a4:	4611      	mov	r1, r2
  4051a6:	4654      	mov	r4, sl
  4051a8:	e6c7      	b.n	404f3a <_vfiprintf_r+0x6be>
  4051aa:	bb03      	cbnz	r3, 4051ee <_vfiprintf_r+0x972>
  4051ac:	f018 0f01 	tst.w	r8, #1
  4051b0:	d01d      	beq.n	4051ee <_vfiprintf_r+0x972>
  4051b2:	ab2a      	add	r3, sp, #168	; 0xa8
  4051b4:	2230      	movs	r2, #48	; 0x30
  4051b6:	f803 2d41 	strb.w	r2, [r3, #-65]!
  4051ba:	ebc3 090a 	rsb	r9, r3, sl
  4051be:	9307      	str	r3, [sp, #28]
  4051c0:	e48e      	b.n	404ae0 <_vfiprintf_r+0x264>
  4051c2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4051c4:	46d1      	mov	r9, sl
  4051c6:	0933      	lsrs	r3, r6, #4
  4051c8:	f006 010f 	and.w	r1, r6, #15
  4051cc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4051d0:	093a      	lsrs	r2, r7, #4
  4051d2:	461e      	mov	r6, r3
  4051d4:	4617      	mov	r7, r2
  4051d6:	5c43      	ldrb	r3, [r0, r1]
  4051d8:	f809 3d01 	strb.w	r3, [r9, #-1]!
  4051dc:	ea56 0307 	orrs.w	r3, r6, r7
  4051e0:	d1f1      	bne.n	4051c6 <_vfiprintf_r+0x94a>
  4051e2:	464b      	mov	r3, r9
  4051e4:	f8cd 901c 	str.w	r9, [sp, #28]
  4051e8:	ebc3 090a 	rsb	r9, r3, sl
  4051ec:	e478      	b.n	404ae0 <_vfiprintf_r+0x264>
  4051ee:	f8cd a01c 	str.w	sl, [sp, #28]
  4051f2:	e475      	b.n	404ae0 <_vfiprintf_r+0x264>
  4051f4:	2302      	movs	r3, #2
  4051f6:	e444      	b.n	404a82 <_vfiprintf_r+0x206>
  4051f8:	00407bcc 	.word	0x00407bcc
  4051fc:	00407bf8 	.word	0x00407bf8
  405200:	2a00      	cmp	r2, #0
  405202:	f040 80d7 	bne.w	4053b4 <_vfiprintf_r+0xb38>
  405206:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40520a:	2b00      	cmp	r3, #0
  40520c:	f000 80ae 	beq.w	40536c <_vfiprintf_r+0xaf0>
  405210:	2301      	movs	r3, #1
  405212:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405216:	4618      	mov	r0, r3
  405218:	931b      	str	r3, [sp, #108]	; 0x6c
  40521a:	461a      	mov	r2, r3
  40521c:	911a      	str	r1, [sp, #104]	; 0x68
  40521e:	4654      	mov	r4, sl
  405220:	e679      	b.n	404f16 <_vfiprintf_r+0x69a>
  405222:	9a03      	ldr	r2, [sp, #12]
  405224:	1b95      	subs	r5, r2, r6
  405226:	2d00      	cmp	r5, #0
  405228:	4652      	mov	r2, sl
  40522a:	f73f af0a 	bgt.w	405042 <_vfiprintf_r+0x7c6>
  40522e:	e6c9      	b.n	404fc4 <_vfiprintf_r+0x748>
  405230:	465d      	mov	r5, fp
  405232:	f7ff bb7c 	b.w	40492e <_vfiprintf_r+0xb2>
  405236:	9801      	ldr	r0, [sp, #4]
  405238:	9900      	ldr	r1, [sp, #0]
  40523a:	aa0d      	add	r2, sp, #52	; 0x34
  40523c:	f7ff fae2 	bl	404804 <__sprint_r.part.0>
  405240:	2800      	cmp	r0, #0
  405242:	f47f aedf 	bne.w	405004 <_vfiprintf_r+0x788>
  405246:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405248:	4652      	mov	r2, sl
  40524a:	e6f3      	b.n	405034 <_vfiprintf_r+0x7b8>
  40524c:	9904      	ldr	r1, [sp, #16]
  40524e:	460a      	mov	r2, r1
  405250:	3204      	adds	r2, #4
  405252:	680e      	ldr	r6, [r1, #0]
  405254:	9204      	str	r2, [sp, #16]
  405256:	2700      	movs	r7, #0
  405258:	e413      	b.n	404a82 <_vfiprintf_r+0x206>
  40525a:	3204      	adds	r2, #4
  40525c:	681e      	ldr	r6, [r3, #0]
  40525e:	9204      	str	r2, [sp, #16]
  405260:	2301      	movs	r3, #1
  405262:	2700      	movs	r7, #0
  405264:	e40d      	b.n	404a82 <_vfiprintf_r+0x206>
  405266:	6816      	ldr	r6, [r2, #0]
  405268:	3204      	adds	r2, #4
  40526a:	9204      	str	r2, [sp, #16]
  40526c:	2700      	movs	r7, #0
  40526e:	e52d      	b.n	404ccc <_vfiprintf_r+0x450>
  405270:	9a04      	ldr	r2, [sp, #16]
  405272:	6816      	ldr	r6, [r2, #0]
  405274:	4613      	mov	r3, r2
  405276:	3304      	adds	r3, #4
  405278:	17f7      	asrs	r7, r6, #31
  40527a:	9304      	str	r3, [sp, #16]
  40527c:	4632      	mov	r2, r6
  40527e:	463b      	mov	r3, r7
  405280:	e4bf      	b.n	404c02 <_vfiprintf_r+0x386>
  405282:	9801      	ldr	r0, [sp, #4]
  405284:	9900      	ldr	r1, [sp, #0]
  405286:	aa0d      	add	r2, sp, #52	; 0x34
  405288:	f7ff fabc 	bl	404804 <__sprint_r.part.0>
  40528c:	2800      	cmp	r0, #0
  40528e:	f47f aeb9 	bne.w	405004 <_vfiprintf_r+0x788>
  405292:	4654      	mov	r4, sl
  405294:	f7ff bbbe 	b.w	404a14 <_vfiprintf_r+0x198>
  405298:	4608      	mov	r0, r1
  40529a:	4654      	mov	r4, sl
  40529c:	4611      	mov	r1, r2
  40529e:	e64c      	b.n	404f3a <_vfiprintf_r+0x6be>
  4052a0:	46d1      	mov	r9, sl
  4052a2:	f8cd c014 	str.w	ip, [sp, #20]
  4052a6:	4630      	mov	r0, r6
  4052a8:	4639      	mov	r1, r7
  4052aa:	220a      	movs	r2, #10
  4052ac:	2300      	movs	r3, #0
  4052ae:	f001 fde3 	bl	406e78 <__aeabi_uldivmod>
  4052b2:	3230      	adds	r2, #48	; 0x30
  4052b4:	4630      	mov	r0, r6
  4052b6:	4639      	mov	r1, r7
  4052b8:	f809 2d01 	strb.w	r2, [r9, #-1]!
  4052bc:	2300      	movs	r3, #0
  4052be:	220a      	movs	r2, #10
  4052c0:	f001 fdda 	bl	406e78 <__aeabi_uldivmod>
  4052c4:	4606      	mov	r6, r0
  4052c6:	460f      	mov	r7, r1
  4052c8:	ea56 0307 	orrs.w	r3, r6, r7
  4052cc:	d1eb      	bne.n	4052a6 <_vfiprintf_r+0xa2a>
  4052ce:	f8dd c014 	ldr.w	ip, [sp, #20]
  4052d2:	e786      	b.n	4051e2 <_vfiprintf_r+0x966>
  4052d4:	2b30      	cmp	r3, #48	; 0x30
  4052d6:	9b07      	ldr	r3, [sp, #28]
  4052d8:	d086      	beq.n	4051e8 <_vfiprintf_r+0x96c>
  4052da:	3b01      	subs	r3, #1
  4052dc:	461a      	mov	r2, r3
  4052de:	9307      	str	r3, [sp, #28]
  4052e0:	2330      	movs	r3, #48	; 0x30
  4052e2:	ebc2 090a 	rsb	r9, r2, sl
  4052e6:	f801 3c01 	strb.w	r3, [r1, #-1]
  4052ea:	f7ff bbf9 	b.w	404ae0 <_vfiprintf_r+0x264>
  4052ee:	9801      	ldr	r0, [sp, #4]
  4052f0:	9900      	ldr	r1, [sp, #0]
  4052f2:	f8cd c014 	str.w	ip, [sp, #20]
  4052f6:	aa0d      	add	r2, sp, #52	; 0x34
  4052f8:	f7ff fa84 	bl	404804 <__sprint_r.part.0>
  4052fc:	2800      	cmp	r0, #0
  4052fe:	f47f ae81 	bne.w	405004 <_vfiprintf_r+0x788>
  405302:	990e      	ldr	r1, [sp, #56]	; 0x38
  405304:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405306:	f8dd c014 	ldr.w	ip, [sp, #20]
  40530a:	1c48      	adds	r0, r1, #1
  40530c:	4654      	mov	r4, sl
  40530e:	e614      	b.n	404f3a <_vfiprintf_r+0x6be>
  405310:	9801      	ldr	r0, [sp, #4]
  405312:	9900      	ldr	r1, [sp, #0]
  405314:	f8cd c020 	str.w	ip, [sp, #32]
  405318:	aa0d      	add	r2, sp, #52	; 0x34
  40531a:	f7ff fa73 	bl	404804 <__sprint_r.part.0>
  40531e:	2800      	cmp	r0, #0
  405320:	f47f ae70 	bne.w	405004 <_vfiprintf_r+0x788>
  405324:	990e      	ldr	r1, [sp, #56]	; 0x38
  405326:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405328:	f8dd c020 	ldr.w	ip, [sp, #32]
  40532c:	1c48      	adds	r0, r1, #1
  40532e:	4654      	mov	r4, sl
  405330:	e5f4      	b.n	404f1c <_vfiprintf_r+0x6a0>
  405332:	2a00      	cmp	r2, #0
  405334:	d167      	bne.n	405406 <_vfiprintf_r+0xb8a>
  405336:	2001      	movs	r0, #1
  405338:	4611      	mov	r1, r2
  40533a:	4654      	mov	r4, sl
  40533c:	e601      	b.n	404f42 <_vfiprintf_r+0x6c6>
  40533e:	9801      	ldr	r0, [sp, #4]
  405340:	9900      	ldr	r1, [sp, #0]
  405342:	aa0d      	add	r2, sp, #52	; 0x34
  405344:	f7ff fa5e 	bl	404804 <__sprint_r.part.0>
  405348:	2800      	cmp	r0, #0
  40534a:	f47f ae5b 	bne.w	405004 <_vfiprintf_r+0x788>
  40534e:	980e      	ldr	r0, [sp, #56]	; 0x38
  405350:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405352:	3001      	adds	r0, #1
  405354:	4654      	mov	r4, sl
  405356:	e624      	b.n	404fa2 <_vfiprintf_r+0x726>
  405358:	252d      	movs	r5, #45	; 0x2d
  40535a:	4276      	negs	r6, r6
  40535c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405360:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  405364:	46e1      	mov	r9, ip
  405366:	2301      	movs	r3, #1
  405368:	f7ff bb91 	b.w	404a8e <_vfiprintf_r+0x212>
  40536c:	9b05      	ldr	r3, [sp, #20]
  40536e:	4611      	mov	r1, r2
  405370:	2001      	movs	r0, #1
  405372:	4654      	mov	r4, sl
  405374:	2b00      	cmp	r3, #0
  405376:	f43f ade4 	beq.w	404f42 <_vfiprintf_r+0x6c6>
  40537a:	aa0c      	add	r2, sp, #48	; 0x30
  40537c:	2302      	movs	r3, #2
  40537e:	e88a 000c 	stmia.w	sl, {r2, r3}
  405382:	461a      	mov	r2, r3
  405384:	e5d6      	b.n	404f34 <_vfiprintf_r+0x6b8>
  405386:	f018 0f10 	tst.w	r8, #16
  40538a:	d10b      	bne.n	4053a4 <_vfiprintf_r+0xb28>
  40538c:	f018 0f40 	tst.w	r8, #64	; 0x40
  405390:	d008      	beq.n	4053a4 <_vfiprintf_r+0xb28>
  405392:	9a04      	ldr	r2, [sp, #16]
  405394:	6813      	ldr	r3, [r2, #0]
  405396:	3204      	adds	r2, #4
  405398:	9204      	str	r2, [sp, #16]
  40539a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40539e:	801a      	strh	r2, [r3, #0]
  4053a0:	f7ff ba9e 	b.w	4048e0 <_vfiprintf_r+0x64>
  4053a4:	9a04      	ldr	r2, [sp, #16]
  4053a6:	6813      	ldr	r3, [r2, #0]
  4053a8:	3204      	adds	r2, #4
  4053aa:	9204      	str	r2, [sp, #16]
  4053ac:	9a02      	ldr	r2, [sp, #8]
  4053ae:	601a      	str	r2, [r3, #0]
  4053b0:	f7ff ba96 	b.w	4048e0 <_vfiprintf_r+0x64>
  4053b4:	9801      	ldr	r0, [sp, #4]
  4053b6:	9900      	ldr	r1, [sp, #0]
  4053b8:	f8cd c020 	str.w	ip, [sp, #32]
  4053bc:	aa0d      	add	r2, sp, #52	; 0x34
  4053be:	f7ff fa21 	bl	404804 <__sprint_r.part.0>
  4053c2:	2800      	cmp	r0, #0
  4053c4:	f47f ae1e 	bne.w	405004 <_vfiprintf_r+0x788>
  4053c8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4053ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4053cc:	f8dd c020 	ldr.w	ip, [sp, #32]
  4053d0:	1c48      	adds	r0, r1, #1
  4053d2:	4654      	mov	r4, sl
  4053d4:	e591      	b.n	404efa <_vfiprintf_r+0x67e>
  4053d6:	f048 0820 	orr.w	r8, r8, #32
  4053da:	f10b 0001 	add.w	r0, fp, #1
  4053de:	f89b 3001 	ldrb.w	r3, [fp, #1]
  4053e2:	f7ff bab4 	b.w	40494e <_vfiprintf_r+0xd2>
  4053e6:	426d      	negs	r5, r5
  4053e8:	9304      	str	r3, [sp, #16]
  4053ea:	4658      	mov	r0, fp
  4053ec:	f7ff bbc6 	b.w	404b7c <_vfiprintf_r+0x300>
  4053f0:	9807      	ldr	r0, [sp, #28]
  4053f2:	9604      	str	r6, [sp, #16]
  4053f4:	f7ff f9a4 	bl	404740 <strlen>
  4053f8:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4053fc:	4681      	mov	r9, r0
  4053fe:	f04f 0c00 	mov.w	ip, #0
  405402:	f7ff bb6d 	b.w	404ae0 <_vfiprintf_r+0x264>
  405406:	9801      	ldr	r0, [sp, #4]
  405408:	9900      	ldr	r1, [sp, #0]
  40540a:	f8cd c014 	str.w	ip, [sp, #20]
  40540e:	aa0d      	add	r2, sp, #52	; 0x34
  405410:	f7ff f9f8 	bl	404804 <__sprint_r.part.0>
  405414:	2800      	cmp	r0, #0
  405416:	f47f adf5 	bne.w	405004 <_vfiprintf_r+0x788>
  40541a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40541c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40541e:	f8dd c014 	ldr.w	ip, [sp, #20]
  405422:	1c48      	adds	r0, r1, #1
  405424:	4654      	mov	r4, sl
  405426:	e58c      	b.n	404f42 <_vfiprintf_r+0x6c6>
  405428:	990e      	ldr	r1, [sp, #56]	; 0x38
  40542a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40542c:	4f15      	ldr	r7, [pc, #84]	; (405484 <_vfiprintf_r+0xc08>)
  40542e:	3101      	adds	r1, #1
  405430:	f7ff bb98 	b.w	404b64 <_vfiprintf_r+0x2e8>
  405434:	f1bc 0f06 	cmp.w	ip, #6
  405438:	bf28      	it	cs
  40543a:	f04f 0c06 	movcs.w	ip, #6
  40543e:	4b12      	ldr	r3, [pc, #72]	; (405488 <_vfiprintf_r+0xc0c>)
  405440:	9604      	str	r6, [sp, #16]
  405442:	46e1      	mov	r9, ip
  405444:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  405448:	9307      	str	r3, [sp, #28]
  40544a:	e460      	b.n	404d0e <_vfiprintf_r+0x492>
  40544c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40544e:	4f0d      	ldr	r7, [pc, #52]	; (405484 <_vfiprintf_r+0xc08>)
  405450:	f101 0e01 	add.w	lr, r1, #1
  405454:	e618      	b.n	405088 <_vfiprintf_r+0x80c>
  405456:	46e1      	mov	r9, ip
  405458:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  40545c:	9604      	str	r6, [sp, #16]
  40545e:	4684      	mov	ip, r0
  405460:	f7ff bb3e 	b.w	404ae0 <_vfiprintf_r+0x264>
  405464:	4686      	mov	lr, r0
  405466:	e66b      	b.n	405140 <_vfiprintf_r+0x8c4>
  405468:	9a04      	ldr	r2, [sp, #16]
  40546a:	f89b 3001 	ldrb.w	r3, [fp, #1]
  40546e:	6816      	ldr	r6, [r2, #0]
  405470:	3204      	adds	r2, #4
  405472:	2e00      	cmp	r6, #0
  405474:	9204      	str	r2, [sp, #16]
  405476:	f6bf aa6a 	bge.w	40494e <_vfiprintf_r+0xd2>
  40547a:	f04f 36ff 	mov.w	r6, #4294967295
  40547e:	f7ff ba66 	b.w	40494e <_vfiprintf_r+0xd2>
  405482:	bf00      	nop
  405484:	00407bf8 	.word	0x00407bf8
  405488:	00407bf0 	.word	0x00407bf0

0040548c <__sbprintf>:
  40548c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  405490:	460c      	mov	r4, r1
  405492:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405496:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40549a:	69e7      	ldr	r7, [r4, #28]
  40549c:	6e49      	ldr	r1, [r1, #100]	; 0x64
  40549e:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  4054a2:	9119      	str	r1, [sp, #100]	; 0x64
  4054a4:	ad1a      	add	r5, sp, #104	; 0x68
  4054a6:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4054aa:	f02e 0e02 	bic.w	lr, lr, #2
  4054ae:	f04f 0c00 	mov.w	ip, #0
  4054b2:	9707      	str	r7, [sp, #28]
  4054b4:	4669      	mov	r1, sp
  4054b6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4054b8:	9500      	str	r5, [sp, #0]
  4054ba:	9504      	str	r5, [sp, #16]
  4054bc:	9602      	str	r6, [sp, #8]
  4054be:	9605      	str	r6, [sp, #20]
  4054c0:	f8ad e00c 	strh.w	lr, [sp, #12]
  4054c4:	f8ad 900e 	strh.w	r9, [sp, #14]
  4054c8:	9709      	str	r7, [sp, #36]	; 0x24
  4054ca:	f8cd c018 	str.w	ip, [sp, #24]
  4054ce:	4606      	mov	r6, r0
  4054d0:	f7ff f9d4 	bl	40487c <_vfiprintf_r>
  4054d4:	1e05      	subs	r5, r0, #0
  4054d6:	db07      	blt.n	4054e8 <__sbprintf+0x5c>
  4054d8:	4630      	mov	r0, r6
  4054da:	4669      	mov	r1, sp
  4054dc:	f000 f92e 	bl	40573c <_fflush_r>
  4054e0:	2800      	cmp	r0, #0
  4054e2:	bf18      	it	ne
  4054e4:	f04f 35ff 	movne.w	r5, #4294967295
  4054e8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4054ec:	065b      	lsls	r3, r3, #25
  4054ee:	d503      	bpl.n	4054f8 <__sbprintf+0x6c>
  4054f0:	89a3      	ldrh	r3, [r4, #12]
  4054f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054f6:	81a3      	strh	r3, [r4, #12]
  4054f8:	4628      	mov	r0, r5
  4054fa:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4054fe:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  405502:	bf00      	nop

00405504 <__swsetup_r>:
  405504:	b538      	push	{r3, r4, r5, lr}
  405506:	4b2f      	ldr	r3, [pc, #188]	; (4055c4 <__swsetup_r+0xc0>)
  405508:	681b      	ldr	r3, [r3, #0]
  40550a:	4605      	mov	r5, r0
  40550c:	460c      	mov	r4, r1
  40550e:	b113      	cbz	r3, 405516 <__swsetup_r+0x12>
  405510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405512:	2a00      	cmp	r2, #0
  405514:	d036      	beq.n	405584 <__swsetup_r+0x80>
  405516:	89a2      	ldrh	r2, [r4, #12]
  405518:	b293      	uxth	r3, r2
  40551a:	0718      	lsls	r0, r3, #28
  40551c:	d50c      	bpl.n	405538 <__swsetup_r+0x34>
  40551e:	6920      	ldr	r0, [r4, #16]
  405520:	b1a8      	cbz	r0, 40554e <__swsetup_r+0x4a>
  405522:	f013 0201 	ands.w	r2, r3, #1
  405526:	d01e      	beq.n	405566 <__swsetup_r+0x62>
  405528:	6963      	ldr	r3, [r4, #20]
  40552a:	2200      	movs	r2, #0
  40552c:	425b      	negs	r3, r3
  40552e:	61a3      	str	r3, [r4, #24]
  405530:	60a2      	str	r2, [r4, #8]
  405532:	b1f0      	cbz	r0, 405572 <__swsetup_r+0x6e>
  405534:	2000      	movs	r0, #0
  405536:	bd38      	pop	{r3, r4, r5, pc}
  405538:	06d9      	lsls	r1, r3, #27
  40553a:	d53b      	bpl.n	4055b4 <__swsetup_r+0xb0>
  40553c:	0758      	lsls	r0, r3, #29
  40553e:	d425      	bmi.n	40558c <__swsetup_r+0x88>
  405540:	6920      	ldr	r0, [r4, #16]
  405542:	f042 0308 	orr.w	r3, r2, #8
  405546:	81a3      	strh	r3, [r4, #12]
  405548:	b29b      	uxth	r3, r3
  40554a:	2800      	cmp	r0, #0
  40554c:	d1e9      	bne.n	405522 <__swsetup_r+0x1e>
  40554e:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405552:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405556:	d0e4      	beq.n	405522 <__swsetup_r+0x1e>
  405558:	4628      	mov	r0, r5
  40555a:	4621      	mov	r1, r4
  40555c:	f000 fcf2 	bl	405f44 <__smakebuf_r>
  405560:	89a3      	ldrh	r3, [r4, #12]
  405562:	6920      	ldr	r0, [r4, #16]
  405564:	e7dd      	b.n	405522 <__swsetup_r+0x1e>
  405566:	0799      	lsls	r1, r3, #30
  405568:	bf58      	it	pl
  40556a:	6962      	ldrpl	r2, [r4, #20]
  40556c:	60a2      	str	r2, [r4, #8]
  40556e:	2800      	cmp	r0, #0
  405570:	d1e0      	bne.n	405534 <__swsetup_r+0x30>
  405572:	89a3      	ldrh	r3, [r4, #12]
  405574:	061a      	lsls	r2, r3, #24
  405576:	d5de      	bpl.n	405536 <__swsetup_r+0x32>
  405578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40557c:	81a3      	strh	r3, [r4, #12]
  40557e:	f04f 30ff 	mov.w	r0, #4294967295
  405582:	bd38      	pop	{r3, r4, r5, pc}
  405584:	4618      	mov	r0, r3
  405586:	f000 f96d 	bl	405864 <__sinit>
  40558a:	e7c4      	b.n	405516 <__swsetup_r+0x12>
  40558c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40558e:	b149      	cbz	r1, 4055a4 <__swsetup_r+0xa0>
  405590:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405594:	4299      	cmp	r1, r3
  405596:	d003      	beq.n	4055a0 <__swsetup_r+0x9c>
  405598:	4628      	mov	r0, r5
  40559a:	f000 fa3b 	bl	405a14 <_free_r>
  40559e:	89a2      	ldrh	r2, [r4, #12]
  4055a0:	2300      	movs	r3, #0
  4055a2:	6323      	str	r3, [r4, #48]	; 0x30
  4055a4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4055a8:	2300      	movs	r3, #0
  4055aa:	6920      	ldr	r0, [r4, #16]
  4055ac:	6063      	str	r3, [r4, #4]
  4055ae:	b292      	uxth	r2, r2
  4055b0:	6020      	str	r0, [r4, #0]
  4055b2:	e7c6      	b.n	405542 <__swsetup_r+0x3e>
  4055b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4055b8:	2309      	movs	r3, #9
  4055ba:	602b      	str	r3, [r5, #0]
  4055bc:	f04f 30ff 	mov.w	r0, #4294967295
  4055c0:	81a2      	strh	r2, [r4, #12]
  4055c2:	bd38      	pop	{r3, r4, r5, pc}
  4055c4:	20000458 	.word	0x20000458

004055c8 <register_fini>:
  4055c8:	4b02      	ldr	r3, [pc, #8]	; (4055d4 <register_fini+0xc>)
  4055ca:	b113      	cbz	r3, 4055d2 <register_fini+0xa>
  4055cc:	4802      	ldr	r0, [pc, #8]	; (4055d8 <register_fini+0x10>)
  4055ce:	f000 b805 	b.w	4055dc <atexit>
  4055d2:	4770      	bx	lr
  4055d4:	00000000 	.word	0x00000000
  4055d8:	00405879 	.word	0x00405879

004055dc <atexit>:
  4055dc:	4601      	mov	r1, r0
  4055de:	2000      	movs	r0, #0
  4055e0:	4602      	mov	r2, r0
  4055e2:	4603      	mov	r3, r0
  4055e4:	f001 bb54 	b.w	406c90 <__register_exitproc>

004055e8 <__sflush_r>:
  4055e8:	898b      	ldrh	r3, [r1, #12]
  4055ea:	b29a      	uxth	r2, r3
  4055ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055f0:	460d      	mov	r5, r1
  4055f2:	0711      	lsls	r1, r2, #28
  4055f4:	4680      	mov	r8, r0
  4055f6:	d43c      	bmi.n	405672 <__sflush_r+0x8a>
  4055f8:	686a      	ldr	r2, [r5, #4]
  4055fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4055fe:	2a00      	cmp	r2, #0
  405600:	81ab      	strh	r3, [r5, #12]
  405602:	dd65      	ble.n	4056d0 <__sflush_r+0xe8>
  405604:	6aae      	ldr	r6, [r5, #40]	; 0x28
  405606:	2e00      	cmp	r6, #0
  405608:	d04b      	beq.n	4056a2 <__sflush_r+0xba>
  40560a:	b29b      	uxth	r3, r3
  40560c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  405610:	2100      	movs	r1, #0
  405612:	b292      	uxth	r2, r2
  405614:	f8d8 4000 	ldr.w	r4, [r8]
  405618:	f8c8 1000 	str.w	r1, [r8]
  40561c:	2a00      	cmp	r2, #0
  40561e:	d05b      	beq.n	4056d8 <__sflush_r+0xf0>
  405620:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405622:	075f      	lsls	r7, r3, #29
  405624:	d505      	bpl.n	405632 <__sflush_r+0x4a>
  405626:	6869      	ldr	r1, [r5, #4]
  405628:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40562a:	1a52      	subs	r2, r2, r1
  40562c:	b10b      	cbz	r3, 405632 <__sflush_r+0x4a>
  40562e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405630:	1ad2      	subs	r2, r2, r3
  405632:	4640      	mov	r0, r8
  405634:	69e9      	ldr	r1, [r5, #28]
  405636:	2300      	movs	r3, #0
  405638:	47b0      	blx	r6
  40563a:	1c46      	adds	r6, r0, #1
  40563c:	d056      	beq.n	4056ec <__sflush_r+0x104>
  40563e:	89ab      	ldrh	r3, [r5, #12]
  405640:	692a      	ldr	r2, [r5, #16]
  405642:	602a      	str	r2, [r5, #0]
  405644:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405648:	b29b      	uxth	r3, r3
  40564a:	2200      	movs	r2, #0
  40564c:	606a      	str	r2, [r5, #4]
  40564e:	04da      	lsls	r2, r3, #19
  405650:	81ab      	strh	r3, [r5, #12]
  405652:	d43b      	bmi.n	4056cc <__sflush_r+0xe4>
  405654:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405656:	f8c8 4000 	str.w	r4, [r8]
  40565a:	b311      	cbz	r1, 4056a2 <__sflush_r+0xba>
  40565c:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405660:	4299      	cmp	r1, r3
  405662:	d002      	beq.n	40566a <__sflush_r+0x82>
  405664:	4640      	mov	r0, r8
  405666:	f000 f9d5 	bl	405a14 <_free_r>
  40566a:	2000      	movs	r0, #0
  40566c:	6328      	str	r0, [r5, #48]	; 0x30
  40566e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405672:	692e      	ldr	r6, [r5, #16]
  405674:	b1ae      	cbz	r6, 4056a2 <__sflush_r+0xba>
  405676:	682c      	ldr	r4, [r5, #0]
  405678:	602e      	str	r6, [r5, #0]
  40567a:	0791      	lsls	r1, r2, #30
  40567c:	bf0c      	ite	eq
  40567e:	696b      	ldreq	r3, [r5, #20]
  405680:	2300      	movne	r3, #0
  405682:	1ba4      	subs	r4, r4, r6
  405684:	60ab      	str	r3, [r5, #8]
  405686:	e00a      	b.n	40569e <__sflush_r+0xb6>
  405688:	4632      	mov	r2, r6
  40568a:	4623      	mov	r3, r4
  40568c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40568e:	69e9      	ldr	r1, [r5, #28]
  405690:	4640      	mov	r0, r8
  405692:	47b8      	blx	r7
  405694:	2800      	cmp	r0, #0
  405696:	eba4 0400 	sub.w	r4, r4, r0
  40569a:	4406      	add	r6, r0
  40569c:	dd04      	ble.n	4056a8 <__sflush_r+0xc0>
  40569e:	2c00      	cmp	r4, #0
  4056a0:	dcf2      	bgt.n	405688 <__sflush_r+0xa0>
  4056a2:	2000      	movs	r0, #0
  4056a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056a8:	89ab      	ldrh	r3, [r5, #12]
  4056aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4056ae:	81ab      	strh	r3, [r5, #12]
  4056b0:	f04f 30ff 	mov.w	r0, #4294967295
  4056b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056b8:	89ab      	ldrh	r3, [r5, #12]
  4056ba:	692a      	ldr	r2, [r5, #16]
  4056bc:	6069      	str	r1, [r5, #4]
  4056be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4056c2:	b29b      	uxth	r3, r3
  4056c4:	81ab      	strh	r3, [r5, #12]
  4056c6:	04db      	lsls	r3, r3, #19
  4056c8:	602a      	str	r2, [r5, #0]
  4056ca:	d5c3      	bpl.n	405654 <__sflush_r+0x6c>
  4056cc:	6528      	str	r0, [r5, #80]	; 0x50
  4056ce:	e7c1      	b.n	405654 <__sflush_r+0x6c>
  4056d0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4056d2:	2a00      	cmp	r2, #0
  4056d4:	dc96      	bgt.n	405604 <__sflush_r+0x1c>
  4056d6:	e7e4      	b.n	4056a2 <__sflush_r+0xba>
  4056d8:	2301      	movs	r3, #1
  4056da:	4640      	mov	r0, r8
  4056dc:	69e9      	ldr	r1, [r5, #28]
  4056de:	47b0      	blx	r6
  4056e0:	1c43      	adds	r3, r0, #1
  4056e2:	4602      	mov	r2, r0
  4056e4:	d019      	beq.n	40571a <__sflush_r+0x132>
  4056e6:	89ab      	ldrh	r3, [r5, #12]
  4056e8:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4056ea:	e79a      	b.n	405622 <__sflush_r+0x3a>
  4056ec:	f8d8 1000 	ldr.w	r1, [r8]
  4056f0:	2900      	cmp	r1, #0
  4056f2:	d0e1      	beq.n	4056b8 <__sflush_r+0xd0>
  4056f4:	291d      	cmp	r1, #29
  4056f6:	d007      	beq.n	405708 <__sflush_r+0x120>
  4056f8:	2916      	cmp	r1, #22
  4056fa:	d005      	beq.n	405708 <__sflush_r+0x120>
  4056fc:	89ab      	ldrh	r3, [r5, #12]
  4056fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405702:	81ab      	strh	r3, [r5, #12]
  405704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405708:	89ab      	ldrh	r3, [r5, #12]
  40570a:	692a      	ldr	r2, [r5, #16]
  40570c:	602a      	str	r2, [r5, #0]
  40570e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405712:	2200      	movs	r2, #0
  405714:	81ab      	strh	r3, [r5, #12]
  405716:	606a      	str	r2, [r5, #4]
  405718:	e79c      	b.n	405654 <__sflush_r+0x6c>
  40571a:	f8d8 3000 	ldr.w	r3, [r8]
  40571e:	2b00      	cmp	r3, #0
  405720:	d0e1      	beq.n	4056e6 <__sflush_r+0xfe>
  405722:	2b1d      	cmp	r3, #29
  405724:	d007      	beq.n	405736 <__sflush_r+0x14e>
  405726:	2b16      	cmp	r3, #22
  405728:	d005      	beq.n	405736 <__sflush_r+0x14e>
  40572a:	89ab      	ldrh	r3, [r5, #12]
  40572c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405730:	81ab      	strh	r3, [r5, #12]
  405732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405736:	f8c8 4000 	str.w	r4, [r8]
  40573a:	e7b2      	b.n	4056a2 <__sflush_r+0xba>

0040573c <_fflush_r>:
  40573c:	b510      	push	{r4, lr}
  40573e:	4604      	mov	r4, r0
  405740:	b082      	sub	sp, #8
  405742:	b108      	cbz	r0, 405748 <_fflush_r+0xc>
  405744:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405746:	b153      	cbz	r3, 40575e <_fflush_r+0x22>
  405748:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40574c:	b908      	cbnz	r0, 405752 <_fflush_r+0x16>
  40574e:	b002      	add	sp, #8
  405750:	bd10      	pop	{r4, pc}
  405752:	4620      	mov	r0, r4
  405754:	b002      	add	sp, #8
  405756:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40575a:	f7ff bf45 	b.w	4055e8 <__sflush_r>
  40575e:	9101      	str	r1, [sp, #4]
  405760:	f000 f880 	bl	405864 <__sinit>
  405764:	9901      	ldr	r1, [sp, #4]
  405766:	e7ef      	b.n	405748 <_fflush_r+0xc>

00405768 <_cleanup_r>:
  405768:	4901      	ldr	r1, [pc, #4]	; (405770 <_cleanup_r+0x8>)
  40576a:	f000 bbb7 	b.w	405edc <_fwalk_reent>
  40576e:	bf00      	nop
  405770:	00406d59 	.word	0x00406d59

00405774 <__sinit.part.1>:
  405774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405778:	4b35      	ldr	r3, [pc, #212]	; (405850 <__sinit.part.1+0xdc>)
  40577a:	6845      	ldr	r5, [r0, #4]
  40577c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40577e:	2400      	movs	r4, #0
  405780:	4607      	mov	r7, r0
  405782:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  405786:	2304      	movs	r3, #4
  405788:	2103      	movs	r1, #3
  40578a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40578e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  405792:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  405796:	b083      	sub	sp, #12
  405798:	602c      	str	r4, [r5, #0]
  40579a:	606c      	str	r4, [r5, #4]
  40579c:	60ac      	str	r4, [r5, #8]
  40579e:	666c      	str	r4, [r5, #100]	; 0x64
  4057a0:	81ec      	strh	r4, [r5, #14]
  4057a2:	612c      	str	r4, [r5, #16]
  4057a4:	616c      	str	r4, [r5, #20]
  4057a6:	61ac      	str	r4, [r5, #24]
  4057a8:	81ab      	strh	r3, [r5, #12]
  4057aa:	4621      	mov	r1, r4
  4057ac:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4057b0:	2208      	movs	r2, #8
  4057b2:	f7fe febd 	bl	404530 <memset>
  4057b6:	68be      	ldr	r6, [r7, #8]
  4057b8:	f8df b098 	ldr.w	fp, [pc, #152]	; 405854 <__sinit.part.1+0xe0>
  4057bc:	f8df a098 	ldr.w	sl, [pc, #152]	; 405858 <__sinit.part.1+0xe4>
  4057c0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40585c <__sinit.part.1+0xe8>
  4057c4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 405860 <__sinit.part.1+0xec>
  4057c8:	f8c5 b020 	str.w	fp, [r5, #32]
  4057cc:	2301      	movs	r3, #1
  4057ce:	2209      	movs	r2, #9
  4057d0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4057d4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4057d8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4057dc:	61ed      	str	r5, [r5, #28]
  4057de:	4621      	mov	r1, r4
  4057e0:	81f3      	strh	r3, [r6, #14]
  4057e2:	81b2      	strh	r2, [r6, #12]
  4057e4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4057e8:	6034      	str	r4, [r6, #0]
  4057ea:	6074      	str	r4, [r6, #4]
  4057ec:	60b4      	str	r4, [r6, #8]
  4057ee:	6674      	str	r4, [r6, #100]	; 0x64
  4057f0:	6134      	str	r4, [r6, #16]
  4057f2:	6174      	str	r4, [r6, #20]
  4057f4:	61b4      	str	r4, [r6, #24]
  4057f6:	2208      	movs	r2, #8
  4057f8:	9301      	str	r3, [sp, #4]
  4057fa:	f7fe fe99 	bl	404530 <memset>
  4057fe:	68fd      	ldr	r5, [r7, #12]
  405800:	61f6      	str	r6, [r6, #28]
  405802:	2012      	movs	r0, #18
  405804:	2202      	movs	r2, #2
  405806:	f8c6 b020 	str.w	fp, [r6, #32]
  40580a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40580e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  405812:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  405816:	4621      	mov	r1, r4
  405818:	81a8      	strh	r0, [r5, #12]
  40581a:	81ea      	strh	r2, [r5, #14]
  40581c:	602c      	str	r4, [r5, #0]
  40581e:	606c      	str	r4, [r5, #4]
  405820:	60ac      	str	r4, [r5, #8]
  405822:	666c      	str	r4, [r5, #100]	; 0x64
  405824:	612c      	str	r4, [r5, #16]
  405826:	616c      	str	r4, [r5, #20]
  405828:	61ac      	str	r4, [r5, #24]
  40582a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40582e:	2208      	movs	r2, #8
  405830:	f7fe fe7e 	bl	404530 <memset>
  405834:	9b01      	ldr	r3, [sp, #4]
  405836:	61ed      	str	r5, [r5, #28]
  405838:	f8c5 b020 	str.w	fp, [r5, #32]
  40583c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405840:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405844:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405848:	63bb      	str	r3, [r7, #56]	; 0x38
  40584a:	b003      	add	sp, #12
  40584c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405850:	00405769 	.word	0x00405769
  405854:	00406acd 	.word	0x00406acd
  405858:	00406af1 	.word	0x00406af1
  40585c:	00406b29 	.word	0x00406b29
  405860:	00406b49 	.word	0x00406b49

00405864 <__sinit>:
  405864:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405866:	b103      	cbz	r3, 40586a <__sinit+0x6>
  405868:	4770      	bx	lr
  40586a:	f7ff bf83 	b.w	405774 <__sinit.part.1>
  40586e:	bf00      	nop

00405870 <__sfp_lock_acquire>:
  405870:	4770      	bx	lr
  405872:	bf00      	nop

00405874 <__sfp_lock_release>:
  405874:	4770      	bx	lr
  405876:	bf00      	nop

00405878 <__libc_fini_array>:
  405878:	b538      	push	{r3, r4, r5, lr}
  40587a:	4b08      	ldr	r3, [pc, #32]	; (40589c <__libc_fini_array+0x24>)
  40587c:	4d08      	ldr	r5, [pc, #32]	; (4058a0 <__libc_fini_array+0x28>)
  40587e:	1aed      	subs	r5, r5, r3
  405880:	10ac      	asrs	r4, r5, #2
  405882:	bf18      	it	ne
  405884:	18ed      	addne	r5, r5, r3
  405886:	d005      	beq.n	405894 <__libc_fini_array+0x1c>
  405888:	3c01      	subs	r4, #1
  40588a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40588e:	4798      	blx	r3
  405890:	2c00      	cmp	r4, #0
  405892:	d1f9      	bne.n	405888 <__libc_fini_array+0x10>
  405894:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405898:	f002 b9c0 	b.w	407c1c <_fini>
  40589c:	00407c28 	.word	0x00407c28
  4058a0:	00407c2c 	.word	0x00407c2c

004058a4 <__fputwc>:
  4058a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058a8:	b082      	sub	sp, #8
  4058aa:	4607      	mov	r7, r0
  4058ac:	460e      	mov	r6, r1
  4058ae:	4614      	mov	r4, r2
  4058b0:	f000 fb42 	bl	405f38 <__locale_mb_cur_max>
  4058b4:	2801      	cmp	r0, #1
  4058b6:	d041      	beq.n	40593c <__fputwc+0x98>
  4058b8:	4638      	mov	r0, r7
  4058ba:	a901      	add	r1, sp, #4
  4058bc:	4632      	mov	r2, r6
  4058be:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4058c2:	f001 f999 	bl	406bf8 <_wcrtomb_r>
  4058c6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4058ca:	4680      	mov	r8, r0
  4058cc:	d02f      	beq.n	40592e <__fputwc+0x8a>
  4058ce:	2800      	cmp	r0, #0
  4058d0:	d03c      	beq.n	40594c <__fputwc+0xa8>
  4058d2:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4058d6:	2500      	movs	r5, #0
  4058d8:	e009      	b.n	4058ee <__fputwc+0x4a>
  4058da:	6823      	ldr	r3, [r4, #0]
  4058dc:	7019      	strb	r1, [r3, #0]
  4058de:	6823      	ldr	r3, [r4, #0]
  4058e0:	3301      	adds	r3, #1
  4058e2:	6023      	str	r3, [r4, #0]
  4058e4:	3501      	adds	r5, #1
  4058e6:	45a8      	cmp	r8, r5
  4058e8:	d930      	bls.n	40594c <__fputwc+0xa8>
  4058ea:	ab01      	add	r3, sp, #4
  4058ec:	5d59      	ldrb	r1, [r3, r5]
  4058ee:	68a3      	ldr	r3, [r4, #8]
  4058f0:	3b01      	subs	r3, #1
  4058f2:	2b00      	cmp	r3, #0
  4058f4:	60a3      	str	r3, [r4, #8]
  4058f6:	daf0      	bge.n	4058da <__fputwc+0x36>
  4058f8:	69a2      	ldr	r2, [r4, #24]
  4058fa:	4293      	cmp	r3, r2
  4058fc:	db07      	blt.n	40590e <__fputwc+0x6a>
  4058fe:	6823      	ldr	r3, [r4, #0]
  405900:	7019      	strb	r1, [r3, #0]
  405902:	6823      	ldr	r3, [r4, #0]
  405904:	7819      	ldrb	r1, [r3, #0]
  405906:	290a      	cmp	r1, #10
  405908:	f103 0301 	add.w	r3, r3, #1
  40590c:	d1e9      	bne.n	4058e2 <__fputwc+0x3e>
  40590e:	4638      	mov	r0, r7
  405910:	4622      	mov	r2, r4
  405912:	f001 f91d 	bl	406b50 <__swbuf_r>
  405916:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40591a:	fab0 f080 	clz	r0, r0
  40591e:	0940      	lsrs	r0, r0, #5
  405920:	2800      	cmp	r0, #0
  405922:	d0df      	beq.n	4058e4 <__fputwc+0x40>
  405924:	f04f 30ff 	mov.w	r0, #4294967295
  405928:	b002      	add	sp, #8
  40592a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40592e:	89a3      	ldrh	r3, [r4, #12]
  405930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405934:	81a3      	strh	r3, [r4, #12]
  405936:	b002      	add	sp, #8
  405938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40593c:	1e73      	subs	r3, r6, #1
  40593e:	2bfe      	cmp	r3, #254	; 0xfe
  405940:	d8ba      	bhi.n	4058b8 <__fputwc+0x14>
  405942:	b2f1      	uxtb	r1, r6
  405944:	4680      	mov	r8, r0
  405946:	f88d 1004 	strb.w	r1, [sp, #4]
  40594a:	e7c4      	b.n	4058d6 <__fputwc+0x32>
  40594c:	4630      	mov	r0, r6
  40594e:	b002      	add	sp, #8
  405950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405954 <_fputwc_r>:
  405954:	8993      	ldrh	r3, [r2, #12]
  405956:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40595a:	d10b      	bne.n	405974 <_fputwc_r+0x20>
  40595c:	b410      	push	{r4}
  40595e:	6e54      	ldr	r4, [r2, #100]	; 0x64
  405960:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405964:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  405968:	6654      	str	r4, [r2, #100]	; 0x64
  40596a:	8193      	strh	r3, [r2, #12]
  40596c:	f85d 4b04 	ldr.w	r4, [sp], #4
  405970:	f7ff bf98 	b.w	4058a4 <__fputwc>
  405974:	f7ff bf96 	b.w	4058a4 <__fputwc>

00405978 <_malloc_trim_r>:
  405978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40597a:	4f23      	ldr	r7, [pc, #140]	; (405a08 <_malloc_trim_r+0x90>)
  40597c:	460c      	mov	r4, r1
  40597e:	4606      	mov	r6, r0
  405980:	f000 fe98 	bl	4066b4 <__malloc_lock>
  405984:	68bb      	ldr	r3, [r7, #8]
  405986:	685d      	ldr	r5, [r3, #4]
  405988:	f025 0503 	bic.w	r5, r5, #3
  40598c:	1b29      	subs	r1, r5, r4
  40598e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  405992:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405996:	f021 010f 	bic.w	r1, r1, #15
  40599a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40599e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4059a2:	db07      	blt.n	4059b4 <_malloc_trim_r+0x3c>
  4059a4:	4630      	mov	r0, r6
  4059a6:	2100      	movs	r1, #0
  4059a8:	f001 f87e 	bl	406aa8 <_sbrk_r>
  4059ac:	68bb      	ldr	r3, [r7, #8]
  4059ae:	442b      	add	r3, r5
  4059b0:	4298      	cmp	r0, r3
  4059b2:	d004      	beq.n	4059be <_malloc_trim_r+0x46>
  4059b4:	4630      	mov	r0, r6
  4059b6:	f000 fe7f 	bl	4066b8 <__malloc_unlock>
  4059ba:	2000      	movs	r0, #0
  4059bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059be:	4630      	mov	r0, r6
  4059c0:	4261      	negs	r1, r4
  4059c2:	f001 f871 	bl	406aa8 <_sbrk_r>
  4059c6:	3001      	adds	r0, #1
  4059c8:	d00d      	beq.n	4059e6 <_malloc_trim_r+0x6e>
  4059ca:	4b10      	ldr	r3, [pc, #64]	; (405a0c <_malloc_trim_r+0x94>)
  4059cc:	68ba      	ldr	r2, [r7, #8]
  4059ce:	6819      	ldr	r1, [r3, #0]
  4059d0:	1b2d      	subs	r5, r5, r4
  4059d2:	f045 0501 	orr.w	r5, r5, #1
  4059d6:	4630      	mov	r0, r6
  4059d8:	1b09      	subs	r1, r1, r4
  4059da:	6055      	str	r5, [r2, #4]
  4059dc:	6019      	str	r1, [r3, #0]
  4059de:	f000 fe6b 	bl	4066b8 <__malloc_unlock>
  4059e2:	2001      	movs	r0, #1
  4059e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059e6:	4630      	mov	r0, r6
  4059e8:	2100      	movs	r1, #0
  4059ea:	f001 f85d 	bl	406aa8 <_sbrk_r>
  4059ee:	68ba      	ldr	r2, [r7, #8]
  4059f0:	1a83      	subs	r3, r0, r2
  4059f2:	2b0f      	cmp	r3, #15
  4059f4:	ddde      	ble.n	4059b4 <_malloc_trim_r+0x3c>
  4059f6:	4c06      	ldr	r4, [pc, #24]	; (405a10 <_malloc_trim_r+0x98>)
  4059f8:	4904      	ldr	r1, [pc, #16]	; (405a0c <_malloc_trim_r+0x94>)
  4059fa:	6824      	ldr	r4, [r4, #0]
  4059fc:	f043 0301 	orr.w	r3, r3, #1
  405a00:	1b00      	subs	r0, r0, r4
  405a02:	6053      	str	r3, [r2, #4]
  405a04:	6008      	str	r0, [r1, #0]
  405a06:	e7d5      	b.n	4059b4 <_malloc_trim_r+0x3c>
  405a08:	20000480 	.word	0x20000480
  405a0c:	20019510 	.word	0x20019510
  405a10:	2000088c 	.word	0x2000088c

00405a14 <_free_r>:
  405a14:	2900      	cmp	r1, #0
  405a16:	d04e      	beq.n	405ab6 <_free_r+0xa2>
  405a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a1c:	460c      	mov	r4, r1
  405a1e:	4680      	mov	r8, r0
  405a20:	f000 fe48 	bl	4066b4 <__malloc_lock>
  405a24:	f854 7c04 	ldr.w	r7, [r4, #-4]
  405a28:	4962      	ldr	r1, [pc, #392]	; (405bb4 <_free_r+0x1a0>)
  405a2a:	f027 0201 	bic.w	r2, r7, #1
  405a2e:	f1a4 0508 	sub.w	r5, r4, #8
  405a32:	18ab      	adds	r3, r5, r2
  405a34:	688e      	ldr	r6, [r1, #8]
  405a36:	6858      	ldr	r0, [r3, #4]
  405a38:	429e      	cmp	r6, r3
  405a3a:	f020 0003 	bic.w	r0, r0, #3
  405a3e:	d05a      	beq.n	405af6 <_free_r+0xe2>
  405a40:	07fe      	lsls	r6, r7, #31
  405a42:	6058      	str	r0, [r3, #4]
  405a44:	d40b      	bmi.n	405a5e <_free_r+0x4a>
  405a46:	f854 7c08 	ldr.w	r7, [r4, #-8]
  405a4a:	1bed      	subs	r5, r5, r7
  405a4c:	f101 0e08 	add.w	lr, r1, #8
  405a50:	68ac      	ldr	r4, [r5, #8]
  405a52:	4574      	cmp	r4, lr
  405a54:	443a      	add	r2, r7
  405a56:	d067      	beq.n	405b28 <_free_r+0x114>
  405a58:	68ef      	ldr	r7, [r5, #12]
  405a5a:	60e7      	str	r7, [r4, #12]
  405a5c:	60bc      	str	r4, [r7, #8]
  405a5e:	181c      	adds	r4, r3, r0
  405a60:	6864      	ldr	r4, [r4, #4]
  405a62:	07e4      	lsls	r4, r4, #31
  405a64:	d40c      	bmi.n	405a80 <_free_r+0x6c>
  405a66:	4f54      	ldr	r7, [pc, #336]	; (405bb8 <_free_r+0x1a4>)
  405a68:	689c      	ldr	r4, [r3, #8]
  405a6a:	42bc      	cmp	r4, r7
  405a6c:	4402      	add	r2, r0
  405a6e:	d07c      	beq.n	405b6a <_free_r+0x156>
  405a70:	68d8      	ldr	r0, [r3, #12]
  405a72:	60e0      	str	r0, [r4, #12]
  405a74:	f042 0301 	orr.w	r3, r2, #1
  405a78:	6084      	str	r4, [r0, #8]
  405a7a:	606b      	str	r3, [r5, #4]
  405a7c:	50aa      	str	r2, [r5, r2]
  405a7e:	e003      	b.n	405a88 <_free_r+0x74>
  405a80:	f042 0301 	orr.w	r3, r2, #1
  405a84:	606b      	str	r3, [r5, #4]
  405a86:	50aa      	str	r2, [r5, r2]
  405a88:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405a8c:	d214      	bcs.n	405ab8 <_free_r+0xa4>
  405a8e:	08d2      	lsrs	r2, r2, #3
  405a90:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  405a94:	6848      	ldr	r0, [r1, #4]
  405a96:	689f      	ldr	r7, [r3, #8]
  405a98:	60af      	str	r7, [r5, #8]
  405a9a:	1092      	asrs	r2, r2, #2
  405a9c:	2401      	movs	r4, #1
  405a9e:	fa04 f202 	lsl.w	r2, r4, r2
  405aa2:	4310      	orrs	r0, r2
  405aa4:	60eb      	str	r3, [r5, #12]
  405aa6:	6048      	str	r0, [r1, #4]
  405aa8:	609d      	str	r5, [r3, #8]
  405aaa:	60fd      	str	r5, [r7, #12]
  405aac:	4640      	mov	r0, r8
  405aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ab2:	f000 be01 	b.w	4066b8 <__malloc_unlock>
  405ab6:	4770      	bx	lr
  405ab8:	0a53      	lsrs	r3, r2, #9
  405aba:	2b04      	cmp	r3, #4
  405abc:	d847      	bhi.n	405b4e <_free_r+0x13a>
  405abe:	0993      	lsrs	r3, r2, #6
  405ac0:	f103 0438 	add.w	r4, r3, #56	; 0x38
  405ac4:	0060      	lsls	r0, r4, #1
  405ac6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  405aca:	493a      	ldr	r1, [pc, #232]	; (405bb4 <_free_r+0x1a0>)
  405acc:	6883      	ldr	r3, [r0, #8]
  405ace:	4283      	cmp	r3, r0
  405ad0:	d043      	beq.n	405b5a <_free_r+0x146>
  405ad2:	6859      	ldr	r1, [r3, #4]
  405ad4:	f021 0103 	bic.w	r1, r1, #3
  405ad8:	4291      	cmp	r1, r2
  405ada:	d902      	bls.n	405ae2 <_free_r+0xce>
  405adc:	689b      	ldr	r3, [r3, #8]
  405ade:	4298      	cmp	r0, r3
  405ae0:	d1f7      	bne.n	405ad2 <_free_r+0xbe>
  405ae2:	68da      	ldr	r2, [r3, #12]
  405ae4:	60ea      	str	r2, [r5, #12]
  405ae6:	60ab      	str	r3, [r5, #8]
  405ae8:	4640      	mov	r0, r8
  405aea:	6095      	str	r5, [r2, #8]
  405aec:	60dd      	str	r5, [r3, #12]
  405aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405af2:	f000 bde1 	b.w	4066b8 <__malloc_unlock>
  405af6:	07ff      	lsls	r7, r7, #31
  405af8:	4402      	add	r2, r0
  405afa:	d407      	bmi.n	405b0c <_free_r+0xf8>
  405afc:	f854 3c08 	ldr.w	r3, [r4, #-8]
  405b00:	1aed      	subs	r5, r5, r3
  405b02:	441a      	add	r2, r3
  405b04:	68a8      	ldr	r0, [r5, #8]
  405b06:	68eb      	ldr	r3, [r5, #12]
  405b08:	60c3      	str	r3, [r0, #12]
  405b0a:	6098      	str	r0, [r3, #8]
  405b0c:	4b2b      	ldr	r3, [pc, #172]	; (405bbc <_free_r+0x1a8>)
  405b0e:	681b      	ldr	r3, [r3, #0]
  405b10:	f042 0001 	orr.w	r0, r2, #1
  405b14:	429a      	cmp	r2, r3
  405b16:	6068      	str	r0, [r5, #4]
  405b18:	608d      	str	r5, [r1, #8]
  405b1a:	d3c7      	bcc.n	405aac <_free_r+0x98>
  405b1c:	4b28      	ldr	r3, [pc, #160]	; (405bc0 <_free_r+0x1ac>)
  405b1e:	4640      	mov	r0, r8
  405b20:	6819      	ldr	r1, [r3, #0]
  405b22:	f7ff ff29 	bl	405978 <_malloc_trim_r>
  405b26:	e7c1      	b.n	405aac <_free_r+0x98>
  405b28:	1819      	adds	r1, r3, r0
  405b2a:	6849      	ldr	r1, [r1, #4]
  405b2c:	07c9      	lsls	r1, r1, #31
  405b2e:	d409      	bmi.n	405b44 <_free_r+0x130>
  405b30:	68d9      	ldr	r1, [r3, #12]
  405b32:	689b      	ldr	r3, [r3, #8]
  405b34:	4402      	add	r2, r0
  405b36:	f042 0001 	orr.w	r0, r2, #1
  405b3a:	60d9      	str	r1, [r3, #12]
  405b3c:	608b      	str	r3, [r1, #8]
  405b3e:	6068      	str	r0, [r5, #4]
  405b40:	50aa      	str	r2, [r5, r2]
  405b42:	e7b3      	b.n	405aac <_free_r+0x98>
  405b44:	f042 0301 	orr.w	r3, r2, #1
  405b48:	606b      	str	r3, [r5, #4]
  405b4a:	50aa      	str	r2, [r5, r2]
  405b4c:	e7ae      	b.n	405aac <_free_r+0x98>
  405b4e:	2b14      	cmp	r3, #20
  405b50:	d814      	bhi.n	405b7c <_free_r+0x168>
  405b52:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  405b56:	0060      	lsls	r0, r4, #1
  405b58:	e7b5      	b.n	405ac6 <_free_r+0xb2>
  405b5a:	684a      	ldr	r2, [r1, #4]
  405b5c:	10a4      	asrs	r4, r4, #2
  405b5e:	2001      	movs	r0, #1
  405b60:	40a0      	lsls	r0, r4
  405b62:	4302      	orrs	r2, r0
  405b64:	604a      	str	r2, [r1, #4]
  405b66:	461a      	mov	r2, r3
  405b68:	e7bc      	b.n	405ae4 <_free_r+0xd0>
  405b6a:	f042 0301 	orr.w	r3, r2, #1
  405b6e:	614d      	str	r5, [r1, #20]
  405b70:	610d      	str	r5, [r1, #16]
  405b72:	60ec      	str	r4, [r5, #12]
  405b74:	60ac      	str	r4, [r5, #8]
  405b76:	606b      	str	r3, [r5, #4]
  405b78:	50aa      	str	r2, [r5, r2]
  405b7a:	e797      	b.n	405aac <_free_r+0x98>
  405b7c:	2b54      	cmp	r3, #84	; 0x54
  405b7e:	d804      	bhi.n	405b8a <_free_r+0x176>
  405b80:	0b13      	lsrs	r3, r2, #12
  405b82:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  405b86:	0060      	lsls	r0, r4, #1
  405b88:	e79d      	b.n	405ac6 <_free_r+0xb2>
  405b8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405b8e:	d804      	bhi.n	405b9a <_free_r+0x186>
  405b90:	0bd3      	lsrs	r3, r2, #15
  405b92:	f103 0477 	add.w	r4, r3, #119	; 0x77
  405b96:	0060      	lsls	r0, r4, #1
  405b98:	e795      	b.n	405ac6 <_free_r+0xb2>
  405b9a:	f240 5054 	movw	r0, #1364	; 0x554
  405b9e:	4283      	cmp	r3, r0
  405ba0:	d804      	bhi.n	405bac <_free_r+0x198>
  405ba2:	0c93      	lsrs	r3, r2, #18
  405ba4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  405ba8:	0060      	lsls	r0, r4, #1
  405baa:	e78c      	b.n	405ac6 <_free_r+0xb2>
  405bac:	20fc      	movs	r0, #252	; 0xfc
  405bae:	247e      	movs	r4, #126	; 0x7e
  405bb0:	e789      	b.n	405ac6 <_free_r+0xb2>
  405bb2:	bf00      	nop
  405bb4:	20000480 	.word	0x20000480
  405bb8:	20000488 	.word	0x20000488
  405bbc:	20000888 	.word	0x20000888
  405bc0:	2001950c 	.word	0x2001950c

00405bc4 <__sfvwrite_r>:
  405bc4:	6893      	ldr	r3, [r2, #8]
  405bc6:	2b00      	cmp	r3, #0
  405bc8:	d07a      	beq.n	405cc0 <__sfvwrite_r+0xfc>
  405bca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405bce:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  405bd2:	f01e 0f08 	tst.w	lr, #8
  405bd6:	b083      	sub	sp, #12
  405bd8:	460c      	mov	r4, r1
  405bda:	4681      	mov	r9, r0
  405bdc:	4616      	mov	r6, r2
  405bde:	d026      	beq.n	405c2e <__sfvwrite_r+0x6a>
  405be0:	690b      	ldr	r3, [r1, #16]
  405be2:	b323      	cbz	r3, 405c2e <__sfvwrite_r+0x6a>
  405be4:	f00e 0802 	and.w	r8, lr, #2
  405be8:	fa1f f088 	uxth.w	r0, r8
  405bec:	6835      	ldr	r5, [r6, #0]
  405bee:	b370      	cbz	r0, 405c4e <__sfvwrite_r+0x8a>
  405bf0:	f04f 0a00 	mov.w	sl, #0
  405bf4:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 405ed8 <__sfvwrite_r+0x314>
  405bf8:	46d0      	mov	r8, sl
  405bfa:	45d8      	cmp	r8, fp
  405bfc:	4643      	mov	r3, r8
  405bfe:	4652      	mov	r2, sl
  405c00:	bf28      	it	cs
  405c02:	465b      	movcs	r3, fp
  405c04:	4648      	mov	r0, r9
  405c06:	f1b8 0f00 	cmp.w	r8, #0
  405c0a:	d053      	beq.n	405cb4 <__sfvwrite_r+0xf0>
  405c0c:	69e1      	ldr	r1, [r4, #28]
  405c0e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405c10:	47b8      	blx	r7
  405c12:	2800      	cmp	r0, #0
  405c14:	dd73      	ble.n	405cfe <__sfvwrite_r+0x13a>
  405c16:	68b3      	ldr	r3, [r6, #8]
  405c18:	1a1b      	subs	r3, r3, r0
  405c1a:	4482      	add	sl, r0
  405c1c:	ebc0 0808 	rsb	r8, r0, r8
  405c20:	60b3      	str	r3, [r6, #8]
  405c22:	2b00      	cmp	r3, #0
  405c24:	d1e9      	bne.n	405bfa <__sfvwrite_r+0x36>
  405c26:	2000      	movs	r0, #0
  405c28:	b003      	add	sp, #12
  405c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c2e:	4648      	mov	r0, r9
  405c30:	4621      	mov	r1, r4
  405c32:	f7ff fc67 	bl	405504 <__swsetup_r>
  405c36:	2800      	cmp	r0, #0
  405c38:	f040 8145 	bne.w	405ec6 <__sfvwrite_r+0x302>
  405c3c:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  405c40:	6835      	ldr	r5, [r6, #0]
  405c42:	f00e 0802 	and.w	r8, lr, #2
  405c46:	fa1f f088 	uxth.w	r0, r8
  405c4a:	2800      	cmp	r0, #0
  405c4c:	d1d0      	bne.n	405bf0 <__sfvwrite_r+0x2c>
  405c4e:	f01e 0b01 	ands.w	fp, lr, #1
  405c52:	d15d      	bne.n	405d10 <__sfvwrite_r+0x14c>
  405c54:	46d8      	mov	r8, fp
  405c56:	f1b8 0f00 	cmp.w	r8, #0
  405c5a:	d025      	beq.n	405ca8 <__sfvwrite_r+0xe4>
  405c5c:	f41e 7f00 	tst.w	lr, #512	; 0x200
  405c60:	68a7      	ldr	r7, [r4, #8]
  405c62:	d02f      	beq.n	405cc4 <__sfvwrite_r+0x100>
  405c64:	45b8      	cmp	r8, r7
  405c66:	46ba      	mov	sl, r7
  405c68:	f0c0 80a9 	bcc.w	405dbe <__sfvwrite_r+0x1fa>
  405c6c:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  405c70:	f040 80b6 	bne.w	405de0 <__sfvwrite_r+0x21c>
  405c74:	6820      	ldr	r0, [r4, #0]
  405c76:	4652      	mov	r2, sl
  405c78:	4659      	mov	r1, fp
  405c7a:	f000 fcb7 	bl	4065ec <memmove>
  405c7e:	68a0      	ldr	r0, [r4, #8]
  405c80:	6822      	ldr	r2, [r4, #0]
  405c82:	1bc0      	subs	r0, r0, r7
  405c84:	eb02 030a 	add.w	r3, r2, sl
  405c88:	60a0      	str	r0, [r4, #8]
  405c8a:	6023      	str	r3, [r4, #0]
  405c8c:	4640      	mov	r0, r8
  405c8e:	68b3      	ldr	r3, [r6, #8]
  405c90:	1a1b      	subs	r3, r3, r0
  405c92:	4483      	add	fp, r0
  405c94:	ebc0 0808 	rsb	r8, r0, r8
  405c98:	60b3      	str	r3, [r6, #8]
  405c9a:	2b00      	cmp	r3, #0
  405c9c:	d0c3      	beq.n	405c26 <__sfvwrite_r+0x62>
  405c9e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  405ca2:	f1b8 0f00 	cmp.w	r8, #0
  405ca6:	d1d9      	bne.n	405c5c <__sfvwrite_r+0x98>
  405ca8:	f8d5 b000 	ldr.w	fp, [r5]
  405cac:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405cb0:	3508      	adds	r5, #8
  405cb2:	e7d0      	b.n	405c56 <__sfvwrite_r+0x92>
  405cb4:	f8d5 a000 	ldr.w	sl, [r5]
  405cb8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405cbc:	3508      	adds	r5, #8
  405cbe:	e79c      	b.n	405bfa <__sfvwrite_r+0x36>
  405cc0:	2000      	movs	r0, #0
  405cc2:	4770      	bx	lr
  405cc4:	6820      	ldr	r0, [r4, #0]
  405cc6:	6923      	ldr	r3, [r4, #16]
  405cc8:	4298      	cmp	r0, r3
  405cca:	d803      	bhi.n	405cd4 <__sfvwrite_r+0x110>
  405ccc:	6962      	ldr	r2, [r4, #20]
  405cce:	4590      	cmp	r8, r2
  405cd0:	f080 80b9 	bcs.w	405e46 <__sfvwrite_r+0x282>
  405cd4:	4547      	cmp	r7, r8
  405cd6:	bf28      	it	cs
  405cd8:	4647      	movcs	r7, r8
  405cda:	463a      	mov	r2, r7
  405cdc:	4659      	mov	r1, fp
  405cde:	f000 fc85 	bl	4065ec <memmove>
  405ce2:	68a3      	ldr	r3, [r4, #8]
  405ce4:	6822      	ldr	r2, [r4, #0]
  405ce6:	1bdb      	subs	r3, r3, r7
  405ce8:	443a      	add	r2, r7
  405cea:	60a3      	str	r3, [r4, #8]
  405cec:	6022      	str	r2, [r4, #0]
  405cee:	2b00      	cmp	r3, #0
  405cf0:	d14a      	bne.n	405d88 <__sfvwrite_r+0x1c4>
  405cf2:	4648      	mov	r0, r9
  405cf4:	4621      	mov	r1, r4
  405cf6:	f7ff fd21 	bl	40573c <_fflush_r>
  405cfa:	2800      	cmp	r0, #0
  405cfc:	d044      	beq.n	405d88 <__sfvwrite_r+0x1c4>
  405cfe:	89a3      	ldrh	r3, [r4, #12]
  405d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d04:	f04f 30ff 	mov.w	r0, #4294967295
  405d08:	81a3      	strh	r3, [r4, #12]
  405d0a:	b003      	add	sp, #12
  405d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d10:	4680      	mov	r8, r0
  405d12:	9000      	str	r0, [sp, #0]
  405d14:	4683      	mov	fp, r0
  405d16:	4682      	mov	sl, r0
  405d18:	f1ba 0f00 	cmp.w	sl, #0
  405d1c:	d02c      	beq.n	405d78 <__sfvwrite_r+0x1b4>
  405d1e:	9b00      	ldr	r3, [sp, #0]
  405d20:	2b00      	cmp	r3, #0
  405d22:	d050      	beq.n	405dc6 <__sfvwrite_r+0x202>
  405d24:	6820      	ldr	r0, [r4, #0]
  405d26:	6921      	ldr	r1, [r4, #16]
  405d28:	f8d4 e008 	ldr.w	lr, [r4, #8]
  405d2c:	6962      	ldr	r2, [r4, #20]
  405d2e:	45d0      	cmp	r8, sl
  405d30:	4643      	mov	r3, r8
  405d32:	bf28      	it	cs
  405d34:	4653      	movcs	r3, sl
  405d36:	4288      	cmp	r0, r1
  405d38:	461f      	mov	r7, r3
  405d3a:	d904      	bls.n	405d46 <__sfvwrite_r+0x182>
  405d3c:	eb0e 0c02 	add.w	ip, lr, r2
  405d40:	4563      	cmp	r3, ip
  405d42:	f300 8092 	bgt.w	405e6a <__sfvwrite_r+0x2a6>
  405d46:	4293      	cmp	r3, r2
  405d48:	db20      	blt.n	405d8c <__sfvwrite_r+0x1c8>
  405d4a:	4613      	mov	r3, r2
  405d4c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405d4e:	69e1      	ldr	r1, [r4, #28]
  405d50:	4648      	mov	r0, r9
  405d52:	465a      	mov	r2, fp
  405d54:	47b8      	blx	r7
  405d56:	1e07      	subs	r7, r0, #0
  405d58:	ddd1      	ble.n	405cfe <__sfvwrite_r+0x13a>
  405d5a:	ebb8 0807 	subs.w	r8, r8, r7
  405d5e:	d025      	beq.n	405dac <__sfvwrite_r+0x1e8>
  405d60:	68b3      	ldr	r3, [r6, #8]
  405d62:	1bdb      	subs	r3, r3, r7
  405d64:	44bb      	add	fp, r7
  405d66:	ebc7 0a0a 	rsb	sl, r7, sl
  405d6a:	60b3      	str	r3, [r6, #8]
  405d6c:	2b00      	cmp	r3, #0
  405d6e:	f43f af5a 	beq.w	405c26 <__sfvwrite_r+0x62>
  405d72:	f1ba 0f00 	cmp.w	sl, #0
  405d76:	d1d2      	bne.n	405d1e <__sfvwrite_r+0x15a>
  405d78:	2300      	movs	r3, #0
  405d7a:	f8d5 b000 	ldr.w	fp, [r5]
  405d7e:	f8d5 a004 	ldr.w	sl, [r5, #4]
  405d82:	9300      	str	r3, [sp, #0]
  405d84:	3508      	adds	r5, #8
  405d86:	e7c7      	b.n	405d18 <__sfvwrite_r+0x154>
  405d88:	4638      	mov	r0, r7
  405d8a:	e780      	b.n	405c8e <__sfvwrite_r+0xca>
  405d8c:	461a      	mov	r2, r3
  405d8e:	4659      	mov	r1, fp
  405d90:	9301      	str	r3, [sp, #4]
  405d92:	f000 fc2b 	bl	4065ec <memmove>
  405d96:	68a2      	ldr	r2, [r4, #8]
  405d98:	6821      	ldr	r1, [r4, #0]
  405d9a:	9b01      	ldr	r3, [sp, #4]
  405d9c:	ebb8 0807 	subs.w	r8, r8, r7
  405da0:	eba2 0203 	sub.w	r2, r2, r3
  405da4:	440b      	add	r3, r1
  405da6:	60a2      	str	r2, [r4, #8]
  405da8:	6023      	str	r3, [r4, #0]
  405daa:	d1d9      	bne.n	405d60 <__sfvwrite_r+0x19c>
  405dac:	4648      	mov	r0, r9
  405dae:	4621      	mov	r1, r4
  405db0:	f7ff fcc4 	bl	40573c <_fflush_r>
  405db4:	2800      	cmp	r0, #0
  405db6:	d1a2      	bne.n	405cfe <__sfvwrite_r+0x13a>
  405db8:	f8cd 8000 	str.w	r8, [sp]
  405dbc:	e7d0      	b.n	405d60 <__sfvwrite_r+0x19c>
  405dbe:	6820      	ldr	r0, [r4, #0]
  405dc0:	4647      	mov	r7, r8
  405dc2:	46c2      	mov	sl, r8
  405dc4:	e757      	b.n	405c76 <__sfvwrite_r+0xb2>
  405dc6:	4658      	mov	r0, fp
  405dc8:	210a      	movs	r1, #10
  405dca:	4652      	mov	r2, sl
  405dcc:	f000 fbc4 	bl	406558 <memchr>
  405dd0:	2800      	cmp	r0, #0
  405dd2:	d073      	beq.n	405ebc <__sfvwrite_r+0x2f8>
  405dd4:	3001      	adds	r0, #1
  405dd6:	2301      	movs	r3, #1
  405dd8:	ebcb 0800 	rsb	r8, fp, r0
  405ddc:	9300      	str	r3, [sp, #0]
  405dde:	e7a1      	b.n	405d24 <__sfvwrite_r+0x160>
  405de0:	6967      	ldr	r7, [r4, #20]
  405de2:	6921      	ldr	r1, [r4, #16]
  405de4:	6823      	ldr	r3, [r4, #0]
  405de6:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  405dea:	1a5b      	subs	r3, r3, r1
  405dec:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  405df0:	1c58      	adds	r0, r3, #1
  405df2:	107f      	asrs	r7, r7, #1
  405df4:	4440      	add	r0, r8
  405df6:	4287      	cmp	r7, r0
  405df8:	463a      	mov	r2, r7
  405dfa:	bf3c      	itt	cc
  405dfc:	4607      	movcc	r7, r0
  405dfe:	463a      	movcc	r2, r7
  405e00:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  405e04:	9300      	str	r3, [sp, #0]
  405e06:	d046      	beq.n	405e96 <__sfvwrite_r+0x2d2>
  405e08:	4611      	mov	r1, r2
  405e0a:	4648      	mov	r0, r9
  405e0c:	f000 f912 	bl	406034 <_malloc_r>
  405e10:	9b00      	ldr	r3, [sp, #0]
  405e12:	4682      	mov	sl, r0
  405e14:	2800      	cmp	r0, #0
  405e16:	d059      	beq.n	405ecc <__sfvwrite_r+0x308>
  405e18:	461a      	mov	r2, r3
  405e1a:	6921      	ldr	r1, [r4, #16]
  405e1c:	9300      	str	r3, [sp, #0]
  405e1e:	f7fe faed 	bl	4043fc <memcpy>
  405e22:	89a2      	ldrh	r2, [r4, #12]
  405e24:	9b00      	ldr	r3, [sp, #0]
  405e26:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405e2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405e2e:	81a2      	strh	r2, [r4, #12]
  405e30:	eb0a 0003 	add.w	r0, sl, r3
  405e34:	1afb      	subs	r3, r7, r3
  405e36:	f8c4 a010 	str.w	sl, [r4, #16]
  405e3a:	6167      	str	r7, [r4, #20]
  405e3c:	6020      	str	r0, [r4, #0]
  405e3e:	60a3      	str	r3, [r4, #8]
  405e40:	4647      	mov	r7, r8
  405e42:	46c2      	mov	sl, r8
  405e44:	e717      	b.n	405c76 <__sfvwrite_r+0xb2>
  405e46:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  405e4a:	4543      	cmp	r3, r8
  405e4c:	bf28      	it	cs
  405e4e:	4643      	movcs	r3, r8
  405e50:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405e52:	fb93 f3f2 	sdiv	r3, r3, r2
  405e56:	4648      	mov	r0, r9
  405e58:	fb03 f302 	mul.w	r3, r3, r2
  405e5c:	69e1      	ldr	r1, [r4, #28]
  405e5e:	465a      	mov	r2, fp
  405e60:	47b8      	blx	r7
  405e62:	2800      	cmp	r0, #0
  405e64:	f73f af13 	bgt.w	405c8e <__sfvwrite_r+0xca>
  405e68:	e749      	b.n	405cfe <__sfvwrite_r+0x13a>
  405e6a:	4662      	mov	r2, ip
  405e6c:	4659      	mov	r1, fp
  405e6e:	f8cd c004 	str.w	ip, [sp, #4]
  405e72:	f000 fbbb 	bl	4065ec <memmove>
  405e76:	6823      	ldr	r3, [r4, #0]
  405e78:	f8dd c004 	ldr.w	ip, [sp, #4]
  405e7c:	4463      	add	r3, ip
  405e7e:	6023      	str	r3, [r4, #0]
  405e80:	4648      	mov	r0, r9
  405e82:	4621      	mov	r1, r4
  405e84:	f7ff fc5a 	bl	40573c <_fflush_r>
  405e88:	f8dd c004 	ldr.w	ip, [sp, #4]
  405e8c:	2800      	cmp	r0, #0
  405e8e:	f47f af36 	bne.w	405cfe <__sfvwrite_r+0x13a>
  405e92:	4667      	mov	r7, ip
  405e94:	e761      	b.n	405d5a <__sfvwrite_r+0x196>
  405e96:	4648      	mov	r0, r9
  405e98:	f000 fc10 	bl	4066bc <_realloc_r>
  405e9c:	9b00      	ldr	r3, [sp, #0]
  405e9e:	4682      	mov	sl, r0
  405ea0:	2800      	cmp	r0, #0
  405ea2:	d1c5      	bne.n	405e30 <__sfvwrite_r+0x26c>
  405ea4:	4648      	mov	r0, r9
  405ea6:	6921      	ldr	r1, [r4, #16]
  405ea8:	f7ff fdb4 	bl	405a14 <_free_r>
  405eac:	89a3      	ldrh	r3, [r4, #12]
  405eae:	220c      	movs	r2, #12
  405eb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405eb4:	b29b      	uxth	r3, r3
  405eb6:	f8c9 2000 	str.w	r2, [r9]
  405eba:	e721      	b.n	405d00 <__sfvwrite_r+0x13c>
  405ebc:	2301      	movs	r3, #1
  405ebe:	f10a 0801 	add.w	r8, sl, #1
  405ec2:	9300      	str	r3, [sp, #0]
  405ec4:	e72e      	b.n	405d24 <__sfvwrite_r+0x160>
  405ec6:	f04f 30ff 	mov.w	r0, #4294967295
  405eca:	e6ad      	b.n	405c28 <__sfvwrite_r+0x64>
  405ecc:	230c      	movs	r3, #12
  405ece:	f8c9 3000 	str.w	r3, [r9]
  405ed2:	89a3      	ldrh	r3, [r4, #12]
  405ed4:	e714      	b.n	405d00 <__sfvwrite_r+0x13c>
  405ed6:	bf00      	nop
  405ed8:	7ffffc00 	.word	0x7ffffc00

00405edc <_fwalk_reent>:
  405edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405ee0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405ee4:	d01f      	beq.n	405f26 <_fwalk_reent+0x4a>
  405ee6:	4688      	mov	r8, r1
  405ee8:	4606      	mov	r6, r0
  405eea:	f04f 0900 	mov.w	r9, #0
  405eee:	687d      	ldr	r5, [r7, #4]
  405ef0:	68bc      	ldr	r4, [r7, #8]
  405ef2:	3d01      	subs	r5, #1
  405ef4:	d411      	bmi.n	405f1a <_fwalk_reent+0x3e>
  405ef6:	89a3      	ldrh	r3, [r4, #12]
  405ef8:	2b01      	cmp	r3, #1
  405efa:	f105 35ff 	add.w	r5, r5, #4294967295
  405efe:	d908      	bls.n	405f12 <_fwalk_reent+0x36>
  405f00:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405f04:	3301      	adds	r3, #1
  405f06:	4621      	mov	r1, r4
  405f08:	4630      	mov	r0, r6
  405f0a:	d002      	beq.n	405f12 <_fwalk_reent+0x36>
  405f0c:	47c0      	blx	r8
  405f0e:	ea49 0900 	orr.w	r9, r9, r0
  405f12:	1c6b      	adds	r3, r5, #1
  405f14:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405f18:	d1ed      	bne.n	405ef6 <_fwalk_reent+0x1a>
  405f1a:	683f      	ldr	r7, [r7, #0]
  405f1c:	2f00      	cmp	r7, #0
  405f1e:	d1e6      	bne.n	405eee <_fwalk_reent+0x12>
  405f20:	4648      	mov	r0, r9
  405f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405f26:	46b9      	mov	r9, r7
  405f28:	4648      	mov	r0, r9
  405f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405f2e:	bf00      	nop

00405f30 <__locale_charset>:
  405f30:	4800      	ldr	r0, [pc, #0]	; (405f34 <__locale_charset+0x4>)
  405f32:	4770      	bx	lr
  405f34:	2000045c 	.word	0x2000045c

00405f38 <__locale_mb_cur_max>:
  405f38:	4b01      	ldr	r3, [pc, #4]	; (405f40 <__locale_mb_cur_max+0x8>)
  405f3a:	6818      	ldr	r0, [r3, #0]
  405f3c:	4770      	bx	lr
  405f3e:	bf00      	nop
  405f40:	2000047c 	.word	0x2000047c

00405f44 <__smakebuf_r>:
  405f44:	898b      	ldrh	r3, [r1, #12]
  405f46:	b29a      	uxth	r2, r3
  405f48:	f012 0f02 	tst.w	r2, #2
  405f4c:	d13c      	bne.n	405fc8 <__smakebuf_r+0x84>
  405f4e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f50:	460c      	mov	r4, r1
  405f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405f56:	2900      	cmp	r1, #0
  405f58:	b091      	sub	sp, #68	; 0x44
  405f5a:	4605      	mov	r5, r0
  405f5c:	db19      	blt.n	405f92 <__smakebuf_r+0x4e>
  405f5e:	aa01      	add	r2, sp, #4
  405f60:	f000 ff3c 	bl	406ddc <_fstat_r>
  405f64:	2800      	cmp	r0, #0
  405f66:	db12      	blt.n	405f8e <__smakebuf_r+0x4a>
  405f68:	9b02      	ldr	r3, [sp, #8]
  405f6a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  405f6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  405f72:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  405f76:	fab7 f787 	clz	r7, r7
  405f7a:	ea4f 1757 	mov.w	r7, r7, lsr #5
  405f7e:	d02a      	beq.n	405fd6 <__smakebuf_r+0x92>
  405f80:	89a3      	ldrh	r3, [r4, #12]
  405f82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405f86:	81a3      	strh	r3, [r4, #12]
  405f88:	f44f 6680 	mov.w	r6, #1024	; 0x400
  405f8c:	e00b      	b.n	405fa6 <__smakebuf_r+0x62>
  405f8e:	89a3      	ldrh	r3, [r4, #12]
  405f90:	b29a      	uxth	r2, r3
  405f92:	f012 0f80 	tst.w	r2, #128	; 0x80
  405f96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405f9a:	81a3      	strh	r3, [r4, #12]
  405f9c:	bf0c      	ite	eq
  405f9e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  405fa2:	2640      	movne	r6, #64	; 0x40
  405fa4:	2700      	movs	r7, #0
  405fa6:	4628      	mov	r0, r5
  405fa8:	4631      	mov	r1, r6
  405faa:	f000 f843 	bl	406034 <_malloc_r>
  405fae:	89a3      	ldrh	r3, [r4, #12]
  405fb0:	b340      	cbz	r0, 406004 <__smakebuf_r+0xc0>
  405fb2:	4a1a      	ldr	r2, [pc, #104]	; (40601c <__smakebuf_r+0xd8>)
  405fb4:	63ea      	str	r2, [r5, #60]	; 0x3c
  405fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405fba:	81a3      	strh	r3, [r4, #12]
  405fbc:	6020      	str	r0, [r4, #0]
  405fbe:	6120      	str	r0, [r4, #16]
  405fc0:	6166      	str	r6, [r4, #20]
  405fc2:	b99f      	cbnz	r7, 405fec <__smakebuf_r+0xa8>
  405fc4:	b011      	add	sp, #68	; 0x44
  405fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fc8:	f101 0343 	add.w	r3, r1, #67	; 0x43
  405fcc:	2201      	movs	r2, #1
  405fce:	600b      	str	r3, [r1, #0]
  405fd0:	610b      	str	r3, [r1, #16]
  405fd2:	614a      	str	r2, [r1, #20]
  405fd4:	4770      	bx	lr
  405fd6:	4b12      	ldr	r3, [pc, #72]	; (406020 <__smakebuf_r+0xdc>)
  405fd8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  405fda:	429a      	cmp	r2, r3
  405fdc:	d1d0      	bne.n	405f80 <__smakebuf_r+0x3c>
  405fde:	89a3      	ldrh	r3, [r4, #12]
  405fe0:	f44f 6680 	mov.w	r6, #1024	; 0x400
  405fe4:	4333      	orrs	r3, r6
  405fe6:	81a3      	strh	r3, [r4, #12]
  405fe8:	64e6      	str	r6, [r4, #76]	; 0x4c
  405fea:	e7dc      	b.n	405fa6 <__smakebuf_r+0x62>
  405fec:	4628      	mov	r0, r5
  405fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405ff2:	f000 ff07 	bl	406e04 <_isatty_r>
  405ff6:	2800      	cmp	r0, #0
  405ff8:	d0e4      	beq.n	405fc4 <__smakebuf_r+0x80>
  405ffa:	89a3      	ldrh	r3, [r4, #12]
  405ffc:	f043 0301 	orr.w	r3, r3, #1
  406000:	81a3      	strh	r3, [r4, #12]
  406002:	e7df      	b.n	405fc4 <__smakebuf_r+0x80>
  406004:	059a      	lsls	r2, r3, #22
  406006:	d4dd      	bmi.n	405fc4 <__smakebuf_r+0x80>
  406008:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40600c:	f043 0302 	orr.w	r3, r3, #2
  406010:	2101      	movs	r1, #1
  406012:	81a3      	strh	r3, [r4, #12]
  406014:	6022      	str	r2, [r4, #0]
  406016:	6122      	str	r2, [r4, #16]
  406018:	6161      	str	r1, [r4, #20]
  40601a:	e7d3      	b.n	405fc4 <__smakebuf_r+0x80>
  40601c:	00405769 	.word	0x00405769
  406020:	00406b29 	.word	0x00406b29

00406024 <malloc>:
  406024:	4b02      	ldr	r3, [pc, #8]	; (406030 <malloc+0xc>)
  406026:	4601      	mov	r1, r0
  406028:	6818      	ldr	r0, [r3, #0]
  40602a:	f000 b803 	b.w	406034 <_malloc_r>
  40602e:	bf00      	nop
  406030:	20000458 	.word	0x20000458

00406034 <_malloc_r>:
  406034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406038:	f101 050b 	add.w	r5, r1, #11
  40603c:	2d16      	cmp	r5, #22
  40603e:	b083      	sub	sp, #12
  406040:	4606      	mov	r6, r0
  406042:	d927      	bls.n	406094 <_malloc_r+0x60>
  406044:	f035 0507 	bics.w	r5, r5, #7
  406048:	f100 80b6 	bmi.w	4061b8 <_malloc_r+0x184>
  40604c:	42a9      	cmp	r1, r5
  40604e:	f200 80b3 	bhi.w	4061b8 <_malloc_r+0x184>
  406052:	f000 fb2f 	bl	4066b4 <__malloc_lock>
  406056:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40605a:	d222      	bcs.n	4060a2 <_malloc_r+0x6e>
  40605c:	4fc2      	ldr	r7, [pc, #776]	; (406368 <_malloc_r+0x334>)
  40605e:	08e8      	lsrs	r0, r5, #3
  406060:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  406064:	68dc      	ldr	r4, [r3, #12]
  406066:	429c      	cmp	r4, r3
  406068:	f000 81c8 	beq.w	4063fc <_malloc_r+0x3c8>
  40606c:	6863      	ldr	r3, [r4, #4]
  40606e:	68e1      	ldr	r1, [r4, #12]
  406070:	68a5      	ldr	r5, [r4, #8]
  406072:	f023 0303 	bic.w	r3, r3, #3
  406076:	4423      	add	r3, r4
  406078:	4630      	mov	r0, r6
  40607a:	685a      	ldr	r2, [r3, #4]
  40607c:	60e9      	str	r1, [r5, #12]
  40607e:	f042 0201 	orr.w	r2, r2, #1
  406082:	608d      	str	r5, [r1, #8]
  406084:	605a      	str	r2, [r3, #4]
  406086:	f000 fb17 	bl	4066b8 <__malloc_unlock>
  40608a:	3408      	adds	r4, #8
  40608c:	4620      	mov	r0, r4
  40608e:	b003      	add	sp, #12
  406090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406094:	2910      	cmp	r1, #16
  406096:	f200 808f 	bhi.w	4061b8 <_malloc_r+0x184>
  40609a:	f000 fb0b 	bl	4066b4 <__malloc_lock>
  40609e:	2510      	movs	r5, #16
  4060a0:	e7dc      	b.n	40605c <_malloc_r+0x28>
  4060a2:	0a68      	lsrs	r0, r5, #9
  4060a4:	f000 808f 	beq.w	4061c6 <_malloc_r+0x192>
  4060a8:	2804      	cmp	r0, #4
  4060aa:	f200 8154 	bhi.w	406356 <_malloc_r+0x322>
  4060ae:	09a8      	lsrs	r0, r5, #6
  4060b0:	3038      	adds	r0, #56	; 0x38
  4060b2:	0041      	lsls	r1, r0, #1
  4060b4:	4fac      	ldr	r7, [pc, #688]	; (406368 <_malloc_r+0x334>)
  4060b6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4060ba:	68cc      	ldr	r4, [r1, #12]
  4060bc:	42a1      	cmp	r1, r4
  4060be:	d106      	bne.n	4060ce <_malloc_r+0x9a>
  4060c0:	e00c      	b.n	4060dc <_malloc_r+0xa8>
  4060c2:	2a00      	cmp	r2, #0
  4060c4:	f280 8082 	bge.w	4061cc <_malloc_r+0x198>
  4060c8:	68e4      	ldr	r4, [r4, #12]
  4060ca:	42a1      	cmp	r1, r4
  4060cc:	d006      	beq.n	4060dc <_malloc_r+0xa8>
  4060ce:	6863      	ldr	r3, [r4, #4]
  4060d0:	f023 0303 	bic.w	r3, r3, #3
  4060d4:	1b5a      	subs	r2, r3, r5
  4060d6:	2a0f      	cmp	r2, #15
  4060d8:	ddf3      	ble.n	4060c2 <_malloc_r+0x8e>
  4060da:	3801      	subs	r0, #1
  4060dc:	3001      	adds	r0, #1
  4060de:	49a2      	ldr	r1, [pc, #648]	; (406368 <_malloc_r+0x334>)
  4060e0:	693c      	ldr	r4, [r7, #16]
  4060e2:	f101 0e08 	add.w	lr, r1, #8
  4060e6:	4574      	cmp	r4, lr
  4060e8:	f000 817d 	beq.w	4063e6 <_malloc_r+0x3b2>
  4060ec:	6863      	ldr	r3, [r4, #4]
  4060ee:	f023 0303 	bic.w	r3, r3, #3
  4060f2:	1b5a      	subs	r2, r3, r5
  4060f4:	2a0f      	cmp	r2, #15
  4060f6:	f300 8163 	bgt.w	4063c0 <_malloc_r+0x38c>
  4060fa:	2a00      	cmp	r2, #0
  4060fc:	f8c1 e014 	str.w	lr, [r1, #20]
  406100:	f8c1 e010 	str.w	lr, [r1, #16]
  406104:	da73      	bge.n	4061ee <_malloc_r+0x1ba>
  406106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40610a:	f080 8139 	bcs.w	406380 <_malloc_r+0x34c>
  40610e:	08db      	lsrs	r3, r3, #3
  406110:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  406114:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  406118:	684a      	ldr	r2, [r1, #4]
  40611a:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40611e:	f8c4 9008 	str.w	r9, [r4, #8]
  406122:	2301      	movs	r3, #1
  406124:	fa03 f30c 	lsl.w	r3, r3, ip
  406128:	4313      	orrs	r3, r2
  40612a:	f8c4 800c 	str.w	r8, [r4, #12]
  40612e:	604b      	str	r3, [r1, #4]
  406130:	f8c8 4008 	str.w	r4, [r8, #8]
  406134:	f8c9 400c 	str.w	r4, [r9, #12]
  406138:	1082      	asrs	r2, r0, #2
  40613a:	2401      	movs	r4, #1
  40613c:	4094      	lsls	r4, r2
  40613e:	429c      	cmp	r4, r3
  406140:	d862      	bhi.n	406208 <_malloc_r+0x1d4>
  406142:	4223      	tst	r3, r4
  406144:	d106      	bne.n	406154 <_malloc_r+0x120>
  406146:	f020 0003 	bic.w	r0, r0, #3
  40614a:	0064      	lsls	r4, r4, #1
  40614c:	4223      	tst	r3, r4
  40614e:	f100 0004 	add.w	r0, r0, #4
  406152:	d0fa      	beq.n	40614a <_malloc_r+0x116>
  406154:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  406158:	46c4      	mov	ip, r8
  40615a:	4681      	mov	r9, r0
  40615c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406160:	459c      	cmp	ip, r3
  406162:	d107      	bne.n	406174 <_malloc_r+0x140>
  406164:	e141      	b.n	4063ea <_malloc_r+0x3b6>
  406166:	2900      	cmp	r1, #0
  406168:	f280 8151 	bge.w	40640e <_malloc_r+0x3da>
  40616c:	68db      	ldr	r3, [r3, #12]
  40616e:	459c      	cmp	ip, r3
  406170:	f000 813b 	beq.w	4063ea <_malloc_r+0x3b6>
  406174:	685a      	ldr	r2, [r3, #4]
  406176:	f022 0203 	bic.w	r2, r2, #3
  40617a:	1b51      	subs	r1, r2, r5
  40617c:	290f      	cmp	r1, #15
  40617e:	ddf2      	ble.n	406166 <_malloc_r+0x132>
  406180:	461c      	mov	r4, r3
  406182:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406186:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40618a:	195a      	adds	r2, r3, r5
  40618c:	f045 0901 	orr.w	r9, r5, #1
  406190:	f041 0501 	orr.w	r5, r1, #1
  406194:	f8c3 9004 	str.w	r9, [r3, #4]
  406198:	4630      	mov	r0, r6
  40619a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40619e:	f8cc 8008 	str.w	r8, [ip, #8]
  4061a2:	617a      	str	r2, [r7, #20]
  4061a4:	613a      	str	r2, [r7, #16]
  4061a6:	f8c2 e00c 	str.w	lr, [r2, #12]
  4061aa:	f8c2 e008 	str.w	lr, [r2, #8]
  4061ae:	6055      	str	r5, [r2, #4]
  4061b0:	5051      	str	r1, [r2, r1]
  4061b2:	f000 fa81 	bl	4066b8 <__malloc_unlock>
  4061b6:	e769      	b.n	40608c <_malloc_r+0x58>
  4061b8:	2400      	movs	r4, #0
  4061ba:	230c      	movs	r3, #12
  4061bc:	4620      	mov	r0, r4
  4061be:	6033      	str	r3, [r6, #0]
  4061c0:	b003      	add	sp, #12
  4061c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061c6:	217e      	movs	r1, #126	; 0x7e
  4061c8:	203f      	movs	r0, #63	; 0x3f
  4061ca:	e773      	b.n	4060b4 <_malloc_r+0x80>
  4061cc:	4423      	add	r3, r4
  4061ce:	68e1      	ldr	r1, [r4, #12]
  4061d0:	685a      	ldr	r2, [r3, #4]
  4061d2:	68a5      	ldr	r5, [r4, #8]
  4061d4:	f042 0201 	orr.w	r2, r2, #1
  4061d8:	60e9      	str	r1, [r5, #12]
  4061da:	4630      	mov	r0, r6
  4061dc:	608d      	str	r5, [r1, #8]
  4061de:	605a      	str	r2, [r3, #4]
  4061e0:	f000 fa6a 	bl	4066b8 <__malloc_unlock>
  4061e4:	3408      	adds	r4, #8
  4061e6:	4620      	mov	r0, r4
  4061e8:	b003      	add	sp, #12
  4061ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061ee:	4423      	add	r3, r4
  4061f0:	4630      	mov	r0, r6
  4061f2:	685a      	ldr	r2, [r3, #4]
  4061f4:	f042 0201 	orr.w	r2, r2, #1
  4061f8:	605a      	str	r2, [r3, #4]
  4061fa:	f000 fa5d 	bl	4066b8 <__malloc_unlock>
  4061fe:	3408      	adds	r4, #8
  406200:	4620      	mov	r0, r4
  406202:	b003      	add	sp, #12
  406204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406208:	68bc      	ldr	r4, [r7, #8]
  40620a:	6863      	ldr	r3, [r4, #4]
  40620c:	f023 0803 	bic.w	r8, r3, #3
  406210:	4545      	cmp	r5, r8
  406212:	d804      	bhi.n	40621e <_malloc_r+0x1ea>
  406214:	ebc5 0308 	rsb	r3, r5, r8
  406218:	2b0f      	cmp	r3, #15
  40621a:	f300 808c 	bgt.w	406336 <_malloc_r+0x302>
  40621e:	4b53      	ldr	r3, [pc, #332]	; (40636c <_malloc_r+0x338>)
  406220:	f8df a158 	ldr.w	sl, [pc, #344]	; 40637c <_malloc_r+0x348>
  406224:	681a      	ldr	r2, [r3, #0]
  406226:	f8da 3000 	ldr.w	r3, [sl]
  40622a:	3301      	adds	r3, #1
  40622c:	442a      	add	r2, r5
  40622e:	eb04 0b08 	add.w	fp, r4, r8
  406232:	f000 8150 	beq.w	4064d6 <_malloc_r+0x4a2>
  406236:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40623a:	320f      	adds	r2, #15
  40623c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  406240:	f022 020f 	bic.w	r2, r2, #15
  406244:	4611      	mov	r1, r2
  406246:	4630      	mov	r0, r6
  406248:	9201      	str	r2, [sp, #4]
  40624a:	f000 fc2d 	bl	406aa8 <_sbrk_r>
  40624e:	f1b0 3fff 	cmp.w	r0, #4294967295
  406252:	4681      	mov	r9, r0
  406254:	9a01      	ldr	r2, [sp, #4]
  406256:	f000 8147 	beq.w	4064e8 <_malloc_r+0x4b4>
  40625a:	4583      	cmp	fp, r0
  40625c:	f200 80ee 	bhi.w	40643c <_malloc_r+0x408>
  406260:	4b43      	ldr	r3, [pc, #268]	; (406370 <_malloc_r+0x33c>)
  406262:	6819      	ldr	r1, [r3, #0]
  406264:	45cb      	cmp	fp, r9
  406266:	4411      	add	r1, r2
  406268:	6019      	str	r1, [r3, #0]
  40626a:	f000 8142 	beq.w	4064f2 <_malloc_r+0x4be>
  40626e:	f8da 0000 	ldr.w	r0, [sl]
  406272:	f8df e108 	ldr.w	lr, [pc, #264]	; 40637c <_malloc_r+0x348>
  406276:	3001      	adds	r0, #1
  406278:	bf1b      	ittet	ne
  40627a:	ebcb 0b09 	rsbne	fp, fp, r9
  40627e:	4459      	addne	r1, fp
  406280:	f8ce 9000 	streq.w	r9, [lr]
  406284:	6019      	strne	r1, [r3, #0]
  406286:	f019 0107 	ands.w	r1, r9, #7
  40628a:	f000 8107 	beq.w	40649c <_malloc_r+0x468>
  40628e:	f1c1 0008 	rsb	r0, r1, #8
  406292:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406296:	4481      	add	r9, r0
  406298:	3108      	adds	r1, #8
  40629a:	444a      	add	r2, r9
  40629c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4062a0:	ebc2 0a01 	rsb	sl, r2, r1
  4062a4:	4651      	mov	r1, sl
  4062a6:	4630      	mov	r0, r6
  4062a8:	9301      	str	r3, [sp, #4]
  4062aa:	f000 fbfd 	bl	406aa8 <_sbrk_r>
  4062ae:	1c43      	adds	r3, r0, #1
  4062b0:	9b01      	ldr	r3, [sp, #4]
  4062b2:	f000 812c 	beq.w	40650e <_malloc_r+0x4da>
  4062b6:	ebc9 0200 	rsb	r2, r9, r0
  4062ba:	4452      	add	r2, sl
  4062bc:	f042 0201 	orr.w	r2, r2, #1
  4062c0:	6819      	ldr	r1, [r3, #0]
  4062c2:	f8c7 9008 	str.w	r9, [r7, #8]
  4062c6:	4451      	add	r1, sl
  4062c8:	42bc      	cmp	r4, r7
  4062ca:	f8c9 2004 	str.w	r2, [r9, #4]
  4062ce:	6019      	str	r1, [r3, #0]
  4062d0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 406370 <_malloc_r+0x33c>
  4062d4:	d016      	beq.n	406304 <_malloc_r+0x2d0>
  4062d6:	f1b8 0f0f 	cmp.w	r8, #15
  4062da:	f240 80ee 	bls.w	4064ba <_malloc_r+0x486>
  4062de:	6862      	ldr	r2, [r4, #4]
  4062e0:	f1a8 030c 	sub.w	r3, r8, #12
  4062e4:	f023 0307 	bic.w	r3, r3, #7
  4062e8:	18e0      	adds	r0, r4, r3
  4062ea:	f002 0201 	and.w	r2, r2, #1
  4062ee:	f04f 0e05 	mov.w	lr, #5
  4062f2:	431a      	orrs	r2, r3
  4062f4:	2b0f      	cmp	r3, #15
  4062f6:	6062      	str	r2, [r4, #4]
  4062f8:	f8c0 e004 	str.w	lr, [r0, #4]
  4062fc:	f8c0 e008 	str.w	lr, [r0, #8]
  406300:	f200 8109 	bhi.w	406516 <_malloc_r+0x4e2>
  406304:	4b1b      	ldr	r3, [pc, #108]	; (406374 <_malloc_r+0x340>)
  406306:	68bc      	ldr	r4, [r7, #8]
  406308:	681a      	ldr	r2, [r3, #0]
  40630a:	4291      	cmp	r1, r2
  40630c:	bf88      	it	hi
  40630e:	6019      	strhi	r1, [r3, #0]
  406310:	4b19      	ldr	r3, [pc, #100]	; (406378 <_malloc_r+0x344>)
  406312:	681a      	ldr	r2, [r3, #0]
  406314:	4291      	cmp	r1, r2
  406316:	6862      	ldr	r2, [r4, #4]
  406318:	bf88      	it	hi
  40631a:	6019      	strhi	r1, [r3, #0]
  40631c:	f022 0203 	bic.w	r2, r2, #3
  406320:	4295      	cmp	r5, r2
  406322:	eba2 0305 	sub.w	r3, r2, r5
  406326:	d801      	bhi.n	40632c <_malloc_r+0x2f8>
  406328:	2b0f      	cmp	r3, #15
  40632a:	dc04      	bgt.n	406336 <_malloc_r+0x302>
  40632c:	4630      	mov	r0, r6
  40632e:	f000 f9c3 	bl	4066b8 <__malloc_unlock>
  406332:	2400      	movs	r4, #0
  406334:	e6aa      	b.n	40608c <_malloc_r+0x58>
  406336:	1962      	adds	r2, r4, r5
  406338:	f043 0301 	orr.w	r3, r3, #1
  40633c:	f045 0501 	orr.w	r5, r5, #1
  406340:	6065      	str	r5, [r4, #4]
  406342:	4630      	mov	r0, r6
  406344:	60ba      	str	r2, [r7, #8]
  406346:	6053      	str	r3, [r2, #4]
  406348:	f000 f9b6 	bl	4066b8 <__malloc_unlock>
  40634c:	3408      	adds	r4, #8
  40634e:	4620      	mov	r0, r4
  406350:	b003      	add	sp, #12
  406352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406356:	2814      	cmp	r0, #20
  406358:	d968      	bls.n	40642c <_malloc_r+0x3f8>
  40635a:	2854      	cmp	r0, #84	; 0x54
  40635c:	f200 8097 	bhi.w	40648e <_malloc_r+0x45a>
  406360:	0b28      	lsrs	r0, r5, #12
  406362:	306e      	adds	r0, #110	; 0x6e
  406364:	0041      	lsls	r1, r0, #1
  406366:	e6a5      	b.n	4060b4 <_malloc_r+0x80>
  406368:	20000480 	.word	0x20000480
  40636c:	2001950c 	.word	0x2001950c
  406370:	20019510 	.word	0x20019510
  406374:	20019508 	.word	0x20019508
  406378:	20019504 	.word	0x20019504
  40637c:	2000088c 	.word	0x2000088c
  406380:	0a5a      	lsrs	r2, r3, #9
  406382:	2a04      	cmp	r2, #4
  406384:	d955      	bls.n	406432 <_malloc_r+0x3fe>
  406386:	2a14      	cmp	r2, #20
  406388:	f200 80a7 	bhi.w	4064da <_malloc_r+0x4a6>
  40638c:	325b      	adds	r2, #91	; 0x5b
  40638e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406392:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  406396:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 406554 <_malloc_r+0x520>
  40639a:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40639e:	4561      	cmp	r1, ip
  4063a0:	d07f      	beq.n	4064a2 <_malloc_r+0x46e>
  4063a2:	684a      	ldr	r2, [r1, #4]
  4063a4:	f022 0203 	bic.w	r2, r2, #3
  4063a8:	4293      	cmp	r3, r2
  4063aa:	d202      	bcs.n	4063b2 <_malloc_r+0x37e>
  4063ac:	6889      	ldr	r1, [r1, #8]
  4063ae:	458c      	cmp	ip, r1
  4063b0:	d1f7      	bne.n	4063a2 <_malloc_r+0x36e>
  4063b2:	68ca      	ldr	r2, [r1, #12]
  4063b4:	687b      	ldr	r3, [r7, #4]
  4063b6:	60e2      	str	r2, [r4, #12]
  4063b8:	60a1      	str	r1, [r4, #8]
  4063ba:	6094      	str	r4, [r2, #8]
  4063bc:	60cc      	str	r4, [r1, #12]
  4063be:	e6bb      	b.n	406138 <_malloc_r+0x104>
  4063c0:	1963      	adds	r3, r4, r5
  4063c2:	f042 0701 	orr.w	r7, r2, #1
  4063c6:	f045 0501 	orr.w	r5, r5, #1
  4063ca:	6065      	str	r5, [r4, #4]
  4063cc:	4630      	mov	r0, r6
  4063ce:	614b      	str	r3, [r1, #20]
  4063d0:	610b      	str	r3, [r1, #16]
  4063d2:	f8c3 e00c 	str.w	lr, [r3, #12]
  4063d6:	f8c3 e008 	str.w	lr, [r3, #8]
  4063da:	605f      	str	r7, [r3, #4]
  4063dc:	509a      	str	r2, [r3, r2]
  4063de:	3408      	adds	r4, #8
  4063e0:	f000 f96a 	bl	4066b8 <__malloc_unlock>
  4063e4:	e652      	b.n	40608c <_malloc_r+0x58>
  4063e6:	684b      	ldr	r3, [r1, #4]
  4063e8:	e6a6      	b.n	406138 <_malloc_r+0x104>
  4063ea:	f109 0901 	add.w	r9, r9, #1
  4063ee:	f019 0f03 	tst.w	r9, #3
  4063f2:	f10c 0c08 	add.w	ip, ip, #8
  4063f6:	f47f aeb1 	bne.w	40615c <_malloc_r+0x128>
  4063fa:	e02c      	b.n	406456 <_malloc_r+0x422>
  4063fc:	f104 0308 	add.w	r3, r4, #8
  406400:	6964      	ldr	r4, [r4, #20]
  406402:	42a3      	cmp	r3, r4
  406404:	bf08      	it	eq
  406406:	3002      	addeq	r0, #2
  406408:	f43f ae69 	beq.w	4060de <_malloc_r+0xaa>
  40640c:	e62e      	b.n	40606c <_malloc_r+0x38>
  40640e:	441a      	add	r2, r3
  406410:	461c      	mov	r4, r3
  406412:	6851      	ldr	r1, [r2, #4]
  406414:	68db      	ldr	r3, [r3, #12]
  406416:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40641a:	f041 0101 	orr.w	r1, r1, #1
  40641e:	6051      	str	r1, [r2, #4]
  406420:	4630      	mov	r0, r6
  406422:	60eb      	str	r3, [r5, #12]
  406424:	609d      	str	r5, [r3, #8]
  406426:	f000 f947 	bl	4066b8 <__malloc_unlock>
  40642a:	e62f      	b.n	40608c <_malloc_r+0x58>
  40642c:	305b      	adds	r0, #91	; 0x5b
  40642e:	0041      	lsls	r1, r0, #1
  406430:	e640      	b.n	4060b4 <_malloc_r+0x80>
  406432:	099a      	lsrs	r2, r3, #6
  406434:	3238      	adds	r2, #56	; 0x38
  406436:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40643a:	e7aa      	b.n	406392 <_malloc_r+0x35e>
  40643c:	42bc      	cmp	r4, r7
  40643e:	4b45      	ldr	r3, [pc, #276]	; (406554 <_malloc_r+0x520>)
  406440:	f43f af0e 	beq.w	406260 <_malloc_r+0x22c>
  406444:	689c      	ldr	r4, [r3, #8]
  406446:	6862      	ldr	r2, [r4, #4]
  406448:	f022 0203 	bic.w	r2, r2, #3
  40644c:	e768      	b.n	406320 <_malloc_r+0x2ec>
  40644e:	f8d8 8000 	ldr.w	r8, [r8]
  406452:	4598      	cmp	r8, r3
  406454:	d17c      	bne.n	406550 <_malloc_r+0x51c>
  406456:	f010 0f03 	tst.w	r0, #3
  40645a:	f1a8 0308 	sub.w	r3, r8, #8
  40645e:	f100 30ff 	add.w	r0, r0, #4294967295
  406462:	d1f4      	bne.n	40644e <_malloc_r+0x41a>
  406464:	687b      	ldr	r3, [r7, #4]
  406466:	ea23 0304 	bic.w	r3, r3, r4
  40646a:	607b      	str	r3, [r7, #4]
  40646c:	0064      	lsls	r4, r4, #1
  40646e:	429c      	cmp	r4, r3
  406470:	f63f aeca 	bhi.w	406208 <_malloc_r+0x1d4>
  406474:	2c00      	cmp	r4, #0
  406476:	f43f aec7 	beq.w	406208 <_malloc_r+0x1d4>
  40647a:	4223      	tst	r3, r4
  40647c:	4648      	mov	r0, r9
  40647e:	f47f ae69 	bne.w	406154 <_malloc_r+0x120>
  406482:	0064      	lsls	r4, r4, #1
  406484:	4223      	tst	r3, r4
  406486:	f100 0004 	add.w	r0, r0, #4
  40648a:	d0fa      	beq.n	406482 <_malloc_r+0x44e>
  40648c:	e662      	b.n	406154 <_malloc_r+0x120>
  40648e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  406492:	d818      	bhi.n	4064c6 <_malloc_r+0x492>
  406494:	0be8      	lsrs	r0, r5, #15
  406496:	3077      	adds	r0, #119	; 0x77
  406498:	0041      	lsls	r1, r0, #1
  40649a:	e60b      	b.n	4060b4 <_malloc_r+0x80>
  40649c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4064a0:	e6fb      	b.n	40629a <_malloc_r+0x266>
  4064a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4064a6:	1092      	asrs	r2, r2, #2
  4064a8:	f04f 0c01 	mov.w	ip, #1
  4064ac:	fa0c f202 	lsl.w	r2, ip, r2
  4064b0:	4313      	orrs	r3, r2
  4064b2:	f8c8 3004 	str.w	r3, [r8, #4]
  4064b6:	460a      	mov	r2, r1
  4064b8:	e77d      	b.n	4063b6 <_malloc_r+0x382>
  4064ba:	2301      	movs	r3, #1
  4064bc:	f8c9 3004 	str.w	r3, [r9, #4]
  4064c0:	464c      	mov	r4, r9
  4064c2:	2200      	movs	r2, #0
  4064c4:	e72c      	b.n	406320 <_malloc_r+0x2ec>
  4064c6:	f240 5354 	movw	r3, #1364	; 0x554
  4064ca:	4298      	cmp	r0, r3
  4064cc:	d81c      	bhi.n	406508 <_malloc_r+0x4d4>
  4064ce:	0ca8      	lsrs	r0, r5, #18
  4064d0:	307c      	adds	r0, #124	; 0x7c
  4064d2:	0041      	lsls	r1, r0, #1
  4064d4:	e5ee      	b.n	4060b4 <_malloc_r+0x80>
  4064d6:	3210      	adds	r2, #16
  4064d8:	e6b4      	b.n	406244 <_malloc_r+0x210>
  4064da:	2a54      	cmp	r2, #84	; 0x54
  4064dc:	d823      	bhi.n	406526 <_malloc_r+0x4f2>
  4064de:	0b1a      	lsrs	r2, r3, #12
  4064e0:	326e      	adds	r2, #110	; 0x6e
  4064e2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4064e6:	e754      	b.n	406392 <_malloc_r+0x35e>
  4064e8:	68bc      	ldr	r4, [r7, #8]
  4064ea:	6862      	ldr	r2, [r4, #4]
  4064ec:	f022 0203 	bic.w	r2, r2, #3
  4064f0:	e716      	b.n	406320 <_malloc_r+0x2ec>
  4064f2:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4064f6:	2800      	cmp	r0, #0
  4064f8:	f47f aeb9 	bne.w	40626e <_malloc_r+0x23a>
  4064fc:	4442      	add	r2, r8
  4064fe:	68bb      	ldr	r3, [r7, #8]
  406500:	f042 0201 	orr.w	r2, r2, #1
  406504:	605a      	str	r2, [r3, #4]
  406506:	e6fd      	b.n	406304 <_malloc_r+0x2d0>
  406508:	21fc      	movs	r1, #252	; 0xfc
  40650a:	207e      	movs	r0, #126	; 0x7e
  40650c:	e5d2      	b.n	4060b4 <_malloc_r+0x80>
  40650e:	2201      	movs	r2, #1
  406510:	f04f 0a00 	mov.w	sl, #0
  406514:	e6d4      	b.n	4062c0 <_malloc_r+0x28c>
  406516:	f104 0108 	add.w	r1, r4, #8
  40651a:	4630      	mov	r0, r6
  40651c:	f7ff fa7a 	bl	405a14 <_free_r>
  406520:	f8da 1000 	ldr.w	r1, [sl]
  406524:	e6ee      	b.n	406304 <_malloc_r+0x2d0>
  406526:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40652a:	d804      	bhi.n	406536 <_malloc_r+0x502>
  40652c:	0bda      	lsrs	r2, r3, #15
  40652e:	3277      	adds	r2, #119	; 0x77
  406530:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406534:	e72d      	b.n	406392 <_malloc_r+0x35e>
  406536:	f240 5154 	movw	r1, #1364	; 0x554
  40653a:	428a      	cmp	r2, r1
  40653c:	d804      	bhi.n	406548 <_malloc_r+0x514>
  40653e:	0c9a      	lsrs	r2, r3, #18
  406540:	327c      	adds	r2, #124	; 0x7c
  406542:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406546:	e724      	b.n	406392 <_malloc_r+0x35e>
  406548:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  40654c:	227e      	movs	r2, #126	; 0x7e
  40654e:	e720      	b.n	406392 <_malloc_r+0x35e>
  406550:	687b      	ldr	r3, [r7, #4]
  406552:	e78b      	b.n	40646c <_malloc_r+0x438>
  406554:	20000480 	.word	0x20000480

00406558 <memchr>:
  406558:	0783      	lsls	r3, r0, #30
  40655a:	b470      	push	{r4, r5, r6}
  40655c:	b2c9      	uxtb	r1, r1
  40655e:	d040      	beq.n	4065e2 <memchr+0x8a>
  406560:	1e54      	subs	r4, r2, #1
  406562:	2a00      	cmp	r2, #0
  406564:	d03f      	beq.n	4065e6 <memchr+0x8e>
  406566:	7803      	ldrb	r3, [r0, #0]
  406568:	428b      	cmp	r3, r1
  40656a:	bf18      	it	ne
  40656c:	1c43      	addne	r3, r0, #1
  40656e:	d106      	bne.n	40657e <memchr+0x26>
  406570:	e01d      	b.n	4065ae <memchr+0x56>
  406572:	b1f4      	cbz	r4, 4065b2 <memchr+0x5a>
  406574:	7802      	ldrb	r2, [r0, #0]
  406576:	428a      	cmp	r2, r1
  406578:	f104 34ff 	add.w	r4, r4, #4294967295
  40657c:	d017      	beq.n	4065ae <memchr+0x56>
  40657e:	f013 0f03 	tst.w	r3, #3
  406582:	4618      	mov	r0, r3
  406584:	f103 0301 	add.w	r3, r3, #1
  406588:	d1f3      	bne.n	406572 <memchr+0x1a>
  40658a:	2c03      	cmp	r4, #3
  40658c:	d814      	bhi.n	4065b8 <memchr+0x60>
  40658e:	b184      	cbz	r4, 4065b2 <memchr+0x5a>
  406590:	7803      	ldrb	r3, [r0, #0]
  406592:	428b      	cmp	r3, r1
  406594:	d00b      	beq.n	4065ae <memchr+0x56>
  406596:	1905      	adds	r5, r0, r4
  406598:	1c43      	adds	r3, r0, #1
  40659a:	e002      	b.n	4065a2 <memchr+0x4a>
  40659c:	7802      	ldrb	r2, [r0, #0]
  40659e:	428a      	cmp	r2, r1
  4065a0:	d005      	beq.n	4065ae <memchr+0x56>
  4065a2:	42ab      	cmp	r3, r5
  4065a4:	4618      	mov	r0, r3
  4065a6:	f103 0301 	add.w	r3, r3, #1
  4065aa:	d1f7      	bne.n	40659c <memchr+0x44>
  4065ac:	2000      	movs	r0, #0
  4065ae:	bc70      	pop	{r4, r5, r6}
  4065b0:	4770      	bx	lr
  4065b2:	4620      	mov	r0, r4
  4065b4:	bc70      	pop	{r4, r5, r6}
  4065b6:	4770      	bx	lr
  4065b8:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4065bc:	4602      	mov	r2, r0
  4065be:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4065c2:	4610      	mov	r0, r2
  4065c4:	3204      	adds	r2, #4
  4065c6:	6803      	ldr	r3, [r0, #0]
  4065c8:	4073      	eors	r3, r6
  4065ca:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4065ce:	ea25 0303 	bic.w	r3, r5, r3
  4065d2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4065d6:	d1da      	bne.n	40658e <memchr+0x36>
  4065d8:	3c04      	subs	r4, #4
  4065da:	2c03      	cmp	r4, #3
  4065dc:	4610      	mov	r0, r2
  4065de:	d8f0      	bhi.n	4065c2 <memchr+0x6a>
  4065e0:	e7d5      	b.n	40658e <memchr+0x36>
  4065e2:	4614      	mov	r4, r2
  4065e4:	e7d1      	b.n	40658a <memchr+0x32>
  4065e6:	4610      	mov	r0, r2
  4065e8:	e7e1      	b.n	4065ae <memchr+0x56>
  4065ea:	bf00      	nop

004065ec <memmove>:
  4065ec:	4288      	cmp	r0, r1
  4065ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  4065f0:	d90d      	bls.n	40660e <memmove+0x22>
  4065f2:	188b      	adds	r3, r1, r2
  4065f4:	4298      	cmp	r0, r3
  4065f6:	d20a      	bcs.n	40660e <memmove+0x22>
  4065f8:	1881      	adds	r1, r0, r2
  4065fa:	2a00      	cmp	r2, #0
  4065fc:	d054      	beq.n	4066a8 <memmove+0xbc>
  4065fe:	1a9a      	subs	r2, r3, r2
  406600:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406604:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406608:	4293      	cmp	r3, r2
  40660a:	d1f9      	bne.n	406600 <memmove+0x14>
  40660c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40660e:	2a0f      	cmp	r2, #15
  406610:	d948      	bls.n	4066a4 <memmove+0xb8>
  406612:	ea40 0301 	orr.w	r3, r0, r1
  406616:	079b      	lsls	r3, r3, #30
  406618:	d147      	bne.n	4066aa <memmove+0xbe>
  40661a:	f100 0410 	add.w	r4, r0, #16
  40661e:	f101 0310 	add.w	r3, r1, #16
  406622:	4615      	mov	r5, r2
  406624:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406628:	f844 6c10 	str.w	r6, [r4, #-16]
  40662c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406630:	f844 6c0c 	str.w	r6, [r4, #-12]
  406634:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406638:	f844 6c08 	str.w	r6, [r4, #-8]
  40663c:	3d10      	subs	r5, #16
  40663e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406642:	f844 6c04 	str.w	r6, [r4, #-4]
  406646:	2d0f      	cmp	r5, #15
  406648:	f103 0310 	add.w	r3, r3, #16
  40664c:	f104 0410 	add.w	r4, r4, #16
  406650:	d8e8      	bhi.n	406624 <memmove+0x38>
  406652:	f1a2 0310 	sub.w	r3, r2, #16
  406656:	f023 030f 	bic.w	r3, r3, #15
  40665a:	f002 0e0f 	and.w	lr, r2, #15
  40665e:	3310      	adds	r3, #16
  406660:	f1be 0f03 	cmp.w	lr, #3
  406664:	4419      	add	r1, r3
  406666:	4403      	add	r3, r0
  406668:	d921      	bls.n	4066ae <memmove+0xc2>
  40666a:	1f1e      	subs	r6, r3, #4
  40666c:	460d      	mov	r5, r1
  40666e:	4674      	mov	r4, lr
  406670:	3c04      	subs	r4, #4
  406672:	f855 7b04 	ldr.w	r7, [r5], #4
  406676:	f846 7f04 	str.w	r7, [r6, #4]!
  40667a:	2c03      	cmp	r4, #3
  40667c:	d8f8      	bhi.n	406670 <memmove+0x84>
  40667e:	f1ae 0404 	sub.w	r4, lr, #4
  406682:	f024 0403 	bic.w	r4, r4, #3
  406686:	3404      	adds	r4, #4
  406688:	4423      	add	r3, r4
  40668a:	4421      	add	r1, r4
  40668c:	f002 0203 	and.w	r2, r2, #3
  406690:	b152      	cbz	r2, 4066a8 <memmove+0xbc>
  406692:	3b01      	subs	r3, #1
  406694:	440a      	add	r2, r1
  406696:	f811 4b01 	ldrb.w	r4, [r1], #1
  40669a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40669e:	4291      	cmp	r1, r2
  4066a0:	d1f9      	bne.n	406696 <memmove+0xaa>
  4066a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4066a4:	4603      	mov	r3, r0
  4066a6:	e7f3      	b.n	406690 <memmove+0xa4>
  4066a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4066aa:	4603      	mov	r3, r0
  4066ac:	e7f1      	b.n	406692 <memmove+0xa6>
  4066ae:	4672      	mov	r2, lr
  4066b0:	e7ee      	b.n	406690 <memmove+0xa4>
  4066b2:	bf00      	nop

004066b4 <__malloc_lock>:
  4066b4:	4770      	bx	lr
  4066b6:	bf00      	nop

004066b8 <__malloc_unlock>:
  4066b8:	4770      	bx	lr
  4066ba:	bf00      	nop

004066bc <_realloc_r>:
  4066bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066c0:	4617      	mov	r7, r2
  4066c2:	b083      	sub	sp, #12
  4066c4:	460e      	mov	r6, r1
  4066c6:	2900      	cmp	r1, #0
  4066c8:	f000 80e7 	beq.w	40689a <_realloc_r+0x1de>
  4066cc:	4681      	mov	r9, r0
  4066ce:	f107 050b 	add.w	r5, r7, #11
  4066d2:	f7ff ffef 	bl	4066b4 <__malloc_lock>
  4066d6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4066da:	2d16      	cmp	r5, #22
  4066dc:	f023 0403 	bic.w	r4, r3, #3
  4066e0:	f1a6 0808 	sub.w	r8, r6, #8
  4066e4:	d84c      	bhi.n	406780 <_realloc_r+0xc4>
  4066e6:	2210      	movs	r2, #16
  4066e8:	4615      	mov	r5, r2
  4066ea:	42af      	cmp	r7, r5
  4066ec:	d84d      	bhi.n	40678a <_realloc_r+0xce>
  4066ee:	4294      	cmp	r4, r2
  4066f0:	f280 8084 	bge.w	4067fc <_realloc_r+0x140>
  4066f4:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 406aa4 <_realloc_r+0x3e8>
  4066f8:	f8db 0008 	ldr.w	r0, [fp, #8]
  4066fc:	eb08 0104 	add.w	r1, r8, r4
  406700:	4288      	cmp	r0, r1
  406702:	f000 80d6 	beq.w	4068b2 <_realloc_r+0x1f6>
  406706:	6848      	ldr	r0, [r1, #4]
  406708:	f020 0e01 	bic.w	lr, r0, #1
  40670c:	448e      	add	lr, r1
  40670e:	f8de e004 	ldr.w	lr, [lr, #4]
  406712:	f01e 0f01 	tst.w	lr, #1
  406716:	d13f      	bne.n	406798 <_realloc_r+0xdc>
  406718:	f020 0003 	bic.w	r0, r0, #3
  40671c:	4420      	add	r0, r4
  40671e:	4290      	cmp	r0, r2
  406720:	f280 80c1 	bge.w	4068a6 <_realloc_r+0x1ea>
  406724:	07db      	lsls	r3, r3, #31
  406726:	f100 808f 	bmi.w	406848 <_realloc_r+0x18c>
  40672a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40672e:	ebc3 0a08 	rsb	sl, r3, r8
  406732:	f8da 3004 	ldr.w	r3, [sl, #4]
  406736:	f023 0303 	bic.w	r3, r3, #3
  40673a:	eb00 0e03 	add.w	lr, r0, r3
  40673e:	4596      	cmp	lr, r2
  406740:	db34      	blt.n	4067ac <_realloc_r+0xf0>
  406742:	68cb      	ldr	r3, [r1, #12]
  406744:	688a      	ldr	r2, [r1, #8]
  406746:	4657      	mov	r7, sl
  406748:	60d3      	str	r3, [r2, #12]
  40674a:	609a      	str	r2, [r3, #8]
  40674c:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406750:	f8da 300c 	ldr.w	r3, [sl, #12]
  406754:	60cb      	str	r3, [r1, #12]
  406756:	1f22      	subs	r2, r4, #4
  406758:	2a24      	cmp	r2, #36	; 0x24
  40675a:	6099      	str	r1, [r3, #8]
  40675c:	f200 8136 	bhi.w	4069cc <_realloc_r+0x310>
  406760:	2a13      	cmp	r2, #19
  406762:	f240 80fd 	bls.w	406960 <_realloc_r+0x2a4>
  406766:	6833      	ldr	r3, [r6, #0]
  406768:	f8ca 3008 	str.w	r3, [sl, #8]
  40676c:	6873      	ldr	r3, [r6, #4]
  40676e:	f8ca 300c 	str.w	r3, [sl, #12]
  406772:	2a1b      	cmp	r2, #27
  406774:	f200 8140 	bhi.w	4069f8 <_realloc_r+0x33c>
  406778:	3608      	adds	r6, #8
  40677a:	f10a 0310 	add.w	r3, sl, #16
  40677e:	e0f0      	b.n	406962 <_realloc_r+0x2a6>
  406780:	f025 0507 	bic.w	r5, r5, #7
  406784:	2d00      	cmp	r5, #0
  406786:	462a      	mov	r2, r5
  406788:	daaf      	bge.n	4066ea <_realloc_r+0x2e>
  40678a:	230c      	movs	r3, #12
  40678c:	2000      	movs	r0, #0
  40678e:	f8c9 3000 	str.w	r3, [r9]
  406792:	b003      	add	sp, #12
  406794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406798:	07d9      	lsls	r1, r3, #31
  40679a:	d455      	bmi.n	406848 <_realloc_r+0x18c>
  40679c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4067a0:	ebc3 0a08 	rsb	sl, r3, r8
  4067a4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4067a8:	f023 0303 	bic.w	r3, r3, #3
  4067ac:	4423      	add	r3, r4
  4067ae:	4293      	cmp	r3, r2
  4067b0:	db4a      	blt.n	406848 <_realloc_r+0x18c>
  4067b2:	4657      	mov	r7, sl
  4067b4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4067b8:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4067bc:	1f22      	subs	r2, r4, #4
  4067be:	2a24      	cmp	r2, #36	; 0x24
  4067c0:	60c1      	str	r1, [r0, #12]
  4067c2:	6088      	str	r0, [r1, #8]
  4067c4:	f200 810e 	bhi.w	4069e4 <_realloc_r+0x328>
  4067c8:	2a13      	cmp	r2, #19
  4067ca:	f240 8109 	bls.w	4069e0 <_realloc_r+0x324>
  4067ce:	6831      	ldr	r1, [r6, #0]
  4067d0:	f8ca 1008 	str.w	r1, [sl, #8]
  4067d4:	6871      	ldr	r1, [r6, #4]
  4067d6:	f8ca 100c 	str.w	r1, [sl, #12]
  4067da:	2a1b      	cmp	r2, #27
  4067dc:	f200 8121 	bhi.w	406a22 <_realloc_r+0x366>
  4067e0:	3608      	adds	r6, #8
  4067e2:	f10a 0210 	add.w	r2, sl, #16
  4067e6:	6831      	ldr	r1, [r6, #0]
  4067e8:	6011      	str	r1, [r2, #0]
  4067ea:	6871      	ldr	r1, [r6, #4]
  4067ec:	6051      	str	r1, [r2, #4]
  4067ee:	68b1      	ldr	r1, [r6, #8]
  4067f0:	6091      	str	r1, [r2, #8]
  4067f2:	461c      	mov	r4, r3
  4067f4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4067f8:	463e      	mov	r6, r7
  4067fa:	46d0      	mov	r8, sl
  4067fc:	1b62      	subs	r2, r4, r5
  4067fe:	2a0f      	cmp	r2, #15
  406800:	f003 0301 	and.w	r3, r3, #1
  406804:	d80e      	bhi.n	406824 <_realloc_r+0x168>
  406806:	4323      	orrs	r3, r4
  406808:	4444      	add	r4, r8
  40680a:	f8c8 3004 	str.w	r3, [r8, #4]
  40680e:	6863      	ldr	r3, [r4, #4]
  406810:	f043 0301 	orr.w	r3, r3, #1
  406814:	6063      	str	r3, [r4, #4]
  406816:	4648      	mov	r0, r9
  406818:	f7ff ff4e 	bl	4066b8 <__malloc_unlock>
  40681c:	4630      	mov	r0, r6
  40681e:	b003      	add	sp, #12
  406820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406824:	eb08 0105 	add.w	r1, r8, r5
  406828:	431d      	orrs	r5, r3
  40682a:	f042 0301 	orr.w	r3, r2, #1
  40682e:	440a      	add	r2, r1
  406830:	f8c8 5004 	str.w	r5, [r8, #4]
  406834:	604b      	str	r3, [r1, #4]
  406836:	6853      	ldr	r3, [r2, #4]
  406838:	f043 0301 	orr.w	r3, r3, #1
  40683c:	3108      	adds	r1, #8
  40683e:	6053      	str	r3, [r2, #4]
  406840:	4648      	mov	r0, r9
  406842:	f7ff f8e7 	bl	405a14 <_free_r>
  406846:	e7e6      	b.n	406816 <_realloc_r+0x15a>
  406848:	4639      	mov	r1, r7
  40684a:	4648      	mov	r0, r9
  40684c:	f7ff fbf2 	bl	406034 <_malloc_r>
  406850:	4607      	mov	r7, r0
  406852:	b1d8      	cbz	r0, 40688c <_realloc_r+0x1d0>
  406854:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406858:	f023 0201 	bic.w	r2, r3, #1
  40685c:	4442      	add	r2, r8
  40685e:	f1a0 0108 	sub.w	r1, r0, #8
  406862:	4291      	cmp	r1, r2
  406864:	f000 80ac 	beq.w	4069c0 <_realloc_r+0x304>
  406868:	1f22      	subs	r2, r4, #4
  40686a:	2a24      	cmp	r2, #36	; 0x24
  40686c:	f200 8099 	bhi.w	4069a2 <_realloc_r+0x2e6>
  406870:	2a13      	cmp	r2, #19
  406872:	d86a      	bhi.n	40694a <_realloc_r+0x28e>
  406874:	4603      	mov	r3, r0
  406876:	4632      	mov	r2, r6
  406878:	6811      	ldr	r1, [r2, #0]
  40687a:	6019      	str	r1, [r3, #0]
  40687c:	6851      	ldr	r1, [r2, #4]
  40687e:	6059      	str	r1, [r3, #4]
  406880:	6892      	ldr	r2, [r2, #8]
  406882:	609a      	str	r2, [r3, #8]
  406884:	4631      	mov	r1, r6
  406886:	4648      	mov	r0, r9
  406888:	f7ff f8c4 	bl	405a14 <_free_r>
  40688c:	4648      	mov	r0, r9
  40688e:	f7ff ff13 	bl	4066b8 <__malloc_unlock>
  406892:	4638      	mov	r0, r7
  406894:	b003      	add	sp, #12
  406896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40689a:	4611      	mov	r1, r2
  40689c:	b003      	add	sp, #12
  40689e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4068a2:	f7ff bbc7 	b.w	406034 <_malloc_r>
  4068a6:	68ca      	ldr	r2, [r1, #12]
  4068a8:	6889      	ldr	r1, [r1, #8]
  4068aa:	4604      	mov	r4, r0
  4068ac:	60ca      	str	r2, [r1, #12]
  4068ae:	6091      	str	r1, [r2, #8]
  4068b0:	e7a4      	b.n	4067fc <_realloc_r+0x140>
  4068b2:	6841      	ldr	r1, [r0, #4]
  4068b4:	f021 0103 	bic.w	r1, r1, #3
  4068b8:	4421      	add	r1, r4
  4068ba:	f105 0010 	add.w	r0, r5, #16
  4068be:	4281      	cmp	r1, r0
  4068c0:	da5b      	bge.n	40697a <_realloc_r+0x2be>
  4068c2:	07db      	lsls	r3, r3, #31
  4068c4:	d4c0      	bmi.n	406848 <_realloc_r+0x18c>
  4068c6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4068ca:	ebc3 0a08 	rsb	sl, r3, r8
  4068ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4068d2:	f023 0303 	bic.w	r3, r3, #3
  4068d6:	eb01 0c03 	add.w	ip, r1, r3
  4068da:	4560      	cmp	r0, ip
  4068dc:	f73f af66 	bgt.w	4067ac <_realloc_r+0xf0>
  4068e0:	4657      	mov	r7, sl
  4068e2:	f8da 300c 	ldr.w	r3, [sl, #12]
  4068e6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4068ea:	1f22      	subs	r2, r4, #4
  4068ec:	2a24      	cmp	r2, #36	; 0x24
  4068ee:	60cb      	str	r3, [r1, #12]
  4068f0:	6099      	str	r1, [r3, #8]
  4068f2:	f200 80b8 	bhi.w	406a66 <_realloc_r+0x3aa>
  4068f6:	2a13      	cmp	r2, #19
  4068f8:	f240 80a9 	bls.w	406a4e <_realloc_r+0x392>
  4068fc:	6833      	ldr	r3, [r6, #0]
  4068fe:	f8ca 3008 	str.w	r3, [sl, #8]
  406902:	6873      	ldr	r3, [r6, #4]
  406904:	f8ca 300c 	str.w	r3, [sl, #12]
  406908:	2a1b      	cmp	r2, #27
  40690a:	f200 80b5 	bhi.w	406a78 <_realloc_r+0x3bc>
  40690e:	3608      	adds	r6, #8
  406910:	f10a 0310 	add.w	r3, sl, #16
  406914:	6832      	ldr	r2, [r6, #0]
  406916:	601a      	str	r2, [r3, #0]
  406918:	6872      	ldr	r2, [r6, #4]
  40691a:	605a      	str	r2, [r3, #4]
  40691c:	68b2      	ldr	r2, [r6, #8]
  40691e:	609a      	str	r2, [r3, #8]
  406920:	eb0a 0205 	add.w	r2, sl, r5
  406924:	ebc5 030c 	rsb	r3, r5, ip
  406928:	f043 0301 	orr.w	r3, r3, #1
  40692c:	f8cb 2008 	str.w	r2, [fp, #8]
  406930:	6053      	str	r3, [r2, #4]
  406932:	f8da 3004 	ldr.w	r3, [sl, #4]
  406936:	f003 0301 	and.w	r3, r3, #1
  40693a:	431d      	orrs	r5, r3
  40693c:	4648      	mov	r0, r9
  40693e:	f8ca 5004 	str.w	r5, [sl, #4]
  406942:	f7ff feb9 	bl	4066b8 <__malloc_unlock>
  406946:	4638      	mov	r0, r7
  406948:	e769      	b.n	40681e <_realloc_r+0x162>
  40694a:	6833      	ldr	r3, [r6, #0]
  40694c:	6003      	str	r3, [r0, #0]
  40694e:	6873      	ldr	r3, [r6, #4]
  406950:	6043      	str	r3, [r0, #4]
  406952:	2a1b      	cmp	r2, #27
  406954:	d829      	bhi.n	4069aa <_realloc_r+0x2ee>
  406956:	f100 0308 	add.w	r3, r0, #8
  40695a:	f106 0208 	add.w	r2, r6, #8
  40695e:	e78b      	b.n	406878 <_realloc_r+0x1bc>
  406960:	463b      	mov	r3, r7
  406962:	6832      	ldr	r2, [r6, #0]
  406964:	601a      	str	r2, [r3, #0]
  406966:	6872      	ldr	r2, [r6, #4]
  406968:	605a      	str	r2, [r3, #4]
  40696a:	68b2      	ldr	r2, [r6, #8]
  40696c:	609a      	str	r2, [r3, #8]
  40696e:	463e      	mov	r6, r7
  406970:	4674      	mov	r4, lr
  406972:	f8da 3004 	ldr.w	r3, [sl, #4]
  406976:	46d0      	mov	r8, sl
  406978:	e740      	b.n	4067fc <_realloc_r+0x140>
  40697a:	eb08 0205 	add.w	r2, r8, r5
  40697e:	1b4b      	subs	r3, r1, r5
  406980:	f043 0301 	orr.w	r3, r3, #1
  406984:	f8cb 2008 	str.w	r2, [fp, #8]
  406988:	6053      	str	r3, [r2, #4]
  40698a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40698e:	f003 0301 	and.w	r3, r3, #1
  406992:	431d      	orrs	r5, r3
  406994:	4648      	mov	r0, r9
  406996:	f846 5c04 	str.w	r5, [r6, #-4]
  40699a:	f7ff fe8d 	bl	4066b8 <__malloc_unlock>
  40699e:	4630      	mov	r0, r6
  4069a0:	e73d      	b.n	40681e <_realloc_r+0x162>
  4069a2:	4631      	mov	r1, r6
  4069a4:	f7ff fe22 	bl	4065ec <memmove>
  4069a8:	e76c      	b.n	406884 <_realloc_r+0x1c8>
  4069aa:	68b3      	ldr	r3, [r6, #8]
  4069ac:	6083      	str	r3, [r0, #8]
  4069ae:	68f3      	ldr	r3, [r6, #12]
  4069b0:	60c3      	str	r3, [r0, #12]
  4069b2:	2a24      	cmp	r2, #36	; 0x24
  4069b4:	d02c      	beq.n	406a10 <_realloc_r+0x354>
  4069b6:	f100 0310 	add.w	r3, r0, #16
  4069ba:	f106 0210 	add.w	r2, r6, #16
  4069be:	e75b      	b.n	406878 <_realloc_r+0x1bc>
  4069c0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4069c4:	f022 0203 	bic.w	r2, r2, #3
  4069c8:	4414      	add	r4, r2
  4069ca:	e717      	b.n	4067fc <_realloc_r+0x140>
  4069cc:	4631      	mov	r1, r6
  4069ce:	4638      	mov	r0, r7
  4069d0:	4674      	mov	r4, lr
  4069d2:	463e      	mov	r6, r7
  4069d4:	f7ff fe0a 	bl	4065ec <memmove>
  4069d8:	46d0      	mov	r8, sl
  4069da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4069de:	e70d      	b.n	4067fc <_realloc_r+0x140>
  4069e0:	463a      	mov	r2, r7
  4069e2:	e700      	b.n	4067e6 <_realloc_r+0x12a>
  4069e4:	4631      	mov	r1, r6
  4069e6:	4638      	mov	r0, r7
  4069e8:	461c      	mov	r4, r3
  4069ea:	463e      	mov	r6, r7
  4069ec:	f7ff fdfe 	bl	4065ec <memmove>
  4069f0:	46d0      	mov	r8, sl
  4069f2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4069f6:	e701      	b.n	4067fc <_realloc_r+0x140>
  4069f8:	68b3      	ldr	r3, [r6, #8]
  4069fa:	f8ca 3010 	str.w	r3, [sl, #16]
  4069fe:	68f3      	ldr	r3, [r6, #12]
  406a00:	f8ca 3014 	str.w	r3, [sl, #20]
  406a04:	2a24      	cmp	r2, #36	; 0x24
  406a06:	d018      	beq.n	406a3a <_realloc_r+0x37e>
  406a08:	3610      	adds	r6, #16
  406a0a:	f10a 0318 	add.w	r3, sl, #24
  406a0e:	e7a8      	b.n	406962 <_realloc_r+0x2a6>
  406a10:	6933      	ldr	r3, [r6, #16]
  406a12:	6103      	str	r3, [r0, #16]
  406a14:	6973      	ldr	r3, [r6, #20]
  406a16:	6143      	str	r3, [r0, #20]
  406a18:	f106 0218 	add.w	r2, r6, #24
  406a1c:	f100 0318 	add.w	r3, r0, #24
  406a20:	e72a      	b.n	406878 <_realloc_r+0x1bc>
  406a22:	68b1      	ldr	r1, [r6, #8]
  406a24:	f8ca 1010 	str.w	r1, [sl, #16]
  406a28:	68f1      	ldr	r1, [r6, #12]
  406a2a:	f8ca 1014 	str.w	r1, [sl, #20]
  406a2e:	2a24      	cmp	r2, #36	; 0x24
  406a30:	d00f      	beq.n	406a52 <_realloc_r+0x396>
  406a32:	3610      	adds	r6, #16
  406a34:	f10a 0218 	add.w	r2, sl, #24
  406a38:	e6d5      	b.n	4067e6 <_realloc_r+0x12a>
  406a3a:	6933      	ldr	r3, [r6, #16]
  406a3c:	f8ca 3018 	str.w	r3, [sl, #24]
  406a40:	6973      	ldr	r3, [r6, #20]
  406a42:	f8ca 301c 	str.w	r3, [sl, #28]
  406a46:	3618      	adds	r6, #24
  406a48:	f10a 0320 	add.w	r3, sl, #32
  406a4c:	e789      	b.n	406962 <_realloc_r+0x2a6>
  406a4e:	463b      	mov	r3, r7
  406a50:	e760      	b.n	406914 <_realloc_r+0x258>
  406a52:	6932      	ldr	r2, [r6, #16]
  406a54:	f8ca 2018 	str.w	r2, [sl, #24]
  406a58:	6972      	ldr	r2, [r6, #20]
  406a5a:	f8ca 201c 	str.w	r2, [sl, #28]
  406a5e:	3618      	adds	r6, #24
  406a60:	f10a 0220 	add.w	r2, sl, #32
  406a64:	e6bf      	b.n	4067e6 <_realloc_r+0x12a>
  406a66:	4631      	mov	r1, r6
  406a68:	4638      	mov	r0, r7
  406a6a:	f8cd c004 	str.w	ip, [sp, #4]
  406a6e:	f7ff fdbd 	bl	4065ec <memmove>
  406a72:	f8dd c004 	ldr.w	ip, [sp, #4]
  406a76:	e753      	b.n	406920 <_realloc_r+0x264>
  406a78:	68b3      	ldr	r3, [r6, #8]
  406a7a:	f8ca 3010 	str.w	r3, [sl, #16]
  406a7e:	68f3      	ldr	r3, [r6, #12]
  406a80:	f8ca 3014 	str.w	r3, [sl, #20]
  406a84:	2a24      	cmp	r2, #36	; 0x24
  406a86:	d003      	beq.n	406a90 <_realloc_r+0x3d4>
  406a88:	3610      	adds	r6, #16
  406a8a:	f10a 0318 	add.w	r3, sl, #24
  406a8e:	e741      	b.n	406914 <_realloc_r+0x258>
  406a90:	6933      	ldr	r3, [r6, #16]
  406a92:	f8ca 3018 	str.w	r3, [sl, #24]
  406a96:	6973      	ldr	r3, [r6, #20]
  406a98:	f8ca 301c 	str.w	r3, [sl, #28]
  406a9c:	3618      	adds	r6, #24
  406a9e:	f10a 0320 	add.w	r3, sl, #32
  406aa2:	e737      	b.n	406914 <_realloc_r+0x258>
  406aa4:	20000480 	.word	0x20000480

00406aa8 <_sbrk_r>:
  406aa8:	b538      	push	{r3, r4, r5, lr}
  406aaa:	4c07      	ldr	r4, [pc, #28]	; (406ac8 <_sbrk_r+0x20>)
  406aac:	2300      	movs	r3, #0
  406aae:	4605      	mov	r5, r0
  406ab0:	4608      	mov	r0, r1
  406ab2:	6023      	str	r3, [r4, #0]
  406ab4:	f7fa f932 	bl	400d1c <_sbrk>
  406ab8:	1c43      	adds	r3, r0, #1
  406aba:	d000      	beq.n	406abe <_sbrk_r+0x16>
  406abc:	bd38      	pop	{r3, r4, r5, pc}
  406abe:	6823      	ldr	r3, [r4, #0]
  406ac0:	2b00      	cmp	r3, #0
  406ac2:	d0fb      	beq.n	406abc <_sbrk_r+0x14>
  406ac4:	602b      	str	r3, [r5, #0]
  406ac6:	bd38      	pop	{r3, r4, r5, pc}
  406ac8:	200196d4 	.word	0x200196d4

00406acc <__sread>:
  406acc:	b510      	push	{r4, lr}
  406ace:	460c      	mov	r4, r1
  406ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ad4:	f000 f9bc 	bl	406e50 <_read_r>
  406ad8:	2800      	cmp	r0, #0
  406ada:	db03      	blt.n	406ae4 <__sread+0x18>
  406adc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406ade:	4403      	add	r3, r0
  406ae0:	6523      	str	r3, [r4, #80]	; 0x50
  406ae2:	bd10      	pop	{r4, pc}
  406ae4:	89a3      	ldrh	r3, [r4, #12]
  406ae6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406aea:	81a3      	strh	r3, [r4, #12]
  406aec:	bd10      	pop	{r4, pc}
  406aee:	bf00      	nop

00406af0 <__swrite>:
  406af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406af4:	4616      	mov	r6, r2
  406af6:	898a      	ldrh	r2, [r1, #12]
  406af8:	461d      	mov	r5, r3
  406afa:	05d3      	lsls	r3, r2, #23
  406afc:	460c      	mov	r4, r1
  406afe:	4607      	mov	r7, r0
  406b00:	d506      	bpl.n	406b10 <__swrite+0x20>
  406b02:	2200      	movs	r2, #0
  406b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b08:	2302      	movs	r3, #2
  406b0a:	f000 f98d 	bl	406e28 <_lseek_r>
  406b0e:	89a2      	ldrh	r2, [r4, #12]
  406b10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406b14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406b18:	81a2      	strh	r2, [r4, #12]
  406b1a:	4638      	mov	r0, r7
  406b1c:	4632      	mov	r2, r6
  406b1e:	462b      	mov	r3, r5
  406b20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b24:	f000 b8a0 	b.w	406c68 <_write_r>

00406b28 <__sseek>:
  406b28:	b510      	push	{r4, lr}
  406b2a:	460c      	mov	r4, r1
  406b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b30:	f000 f97a 	bl	406e28 <_lseek_r>
  406b34:	89a3      	ldrh	r3, [r4, #12]
  406b36:	1c42      	adds	r2, r0, #1
  406b38:	bf0e      	itee	eq
  406b3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406b3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406b42:	6520      	strne	r0, [r4, #80]	; 0x50
  406b44:	81a3      	strh	r3, [r4, #12]
  406b46:	bd10      	pop	{r4, pc}

00406b48 <__sclose>:
  406b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406b4c:	f000 b8f2 	b.w	406d34 <_close_r>

00406b50 <__swbuf_r>:
  406b50:	b570      	push	{r4, r5, r6, lr}
  406b52:	460d      	mov	r5, r1
  406b54:	4614      	mov	r4, r2
  406b56:	4606      	mov	r6, r0
  406b58:	b110      	cbz	r0, 406b60 <__swbuf_r+0x10>
  406b5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b5c:	2b00      	cmp	r3, #0
  406b5e:	d048      	beq.n	406bf2 <__swbuf_r+0xa2>
  406b60:	89a2      	ldrh	r2, [r4, #12]
  406b62:	69a3      	ldr	r3, [r4, #24]
  406b64:	60a3      	str	r3, [r4, #8]
  406b66:	b291      	uxth	r1, r2
  406b68:	0708      	lsls	r0, r1, #28
  406b6a:	d538      	bpl.n	406bde <__swbuf_r+0x8e>
  406b6c:	6923      	ldr	r3, [r4, #16]
  406b6e:	2b00      	cmp	r3, #0
  406b70:	d035      	beq.n	406bde <__swbuf_r+0x8e>
  406b72:	0489      	lsls	r1, r1, #18
  406b74:	b2ed      	uxtb	r5, r5
  406b76:	d515      	bpl.n	406ba4 <__swbuf_r+0x54>
  406b78:	6822      	ldr	r2, [r4, #0]
  406b7a:	6961      	ldr	r1, [r4, #20]
  406b7c:	1ad3      	subs	r3, r2, r3
  406b7e:	428b      	cmp	r3, r1
  406b80:	da1c      	bge.n	406bbc <__swbuf_r+0x6c>
  406b82:	3301      	adds	r3, #1
  406b84:	68a1      	ldr	r1, [r4, #8]
  406b86:	1c50      	adds	r0, r2, #1
  406b88:	3901      	subs	r1, #1
  406b8a:	60a1      	str	r1, [r4, #8]
  406b8c:	6020      	str	r0, [r4, #0]
  406b8e:	7015      	strb	r5, [r2, #0]
  406b90:	6962      	ldr	r2, [r4, #20]
  406b92:	429a      	cmp	r2, r3
  406b94:	d01a      	beq.n	406bcc <__swbuf_r+0x7c>
  406b96:	89a3      	ldrh	r3, [r4, #12]
  406b98:	07db      	lsls	r3, r3, #31
  406b9a:	d501      	bpl.n	406ba0 <__swbuf_r+0x50>
  406b9c:	2d0a      	cmp	r5, #10
  406b9e:	d015      	beq.n	406bcc <__swbuf_r+0x7c>
  406ba0:	4628      	mov	r0, r5
  406ba2:	bd70      	pop	{r4, r5, r6, pc}
  406ba4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406ba6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406baa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406bae:	81a2      	strh	r2, [r4, #12]
  406bb0:	6822      	ldr	r2, [r4, #0]
  406bb2:	6661      	str	r1, [r4, #100]	; 0x64
  406bb4:	6961      	ldr	r1, [r4, #20]
  406bb6:	1ad3      	subs	r3, r2, r3
  406bb8:	428b      	cmp	r3, r1
  406bba:	dbe2      	blt.n	406b82 <__swbuf_r+0x32>
  406bbc:	4630      	mov	r0, r6
  406bbe:	4621      	mov	r1, r4
  406bc0:	f7fe fdbc 	bl	40573c <_fflush_r>
  406bc4:	b940      	cbnz	r0, 406bd8 <__swbuf_r+0x88>
  406bc6:	6822      	ldr	r2, [r4, #0]
  406bc8:	2301      	movs	r3, #1
  406bca:	e7db      	b.n	406b84 <__swbuf_r+0x34>
  406bcc:	4630      	mov	r0, r6
  406bce:	4621      	mov	r1, r4
  406bd0:	f7fe fdb4 	bl	40573c <_fflush_r>
  406bd4:	2800      	cmp	r0, #0
  406bd6:	d0e3      	beq.n	406ba0 <__swbuf_r+0x50>
  406bd8:	f04f 30ff 	mov.w	r0, #4294967295
  406bdc:	bd70      	pop	{r4, r5, r6, pc}
  406bde:	4630      	mov	r0, r6
  406be0:	4621      	mov	r1, r4
  406be2:	f7fe fc8f 	bl	405504 <__swsetup_r>
  406be6:	2800      	cmp	r0, #0
  406be8:	d1f6      	bne.n	406bd8 <__swbuf_r+0x88>
  406bea:	89a2      	ldrh	r2, [r4, #12]
  406bec:	6923      	ldr	r3, [r4, #16]
  406bee:	b291      	uxth	r1, r2
  406bf0:	e7bf      	b.n	406b72 <__swbuf_r+0x22>
  406bf2:	f7fe fe37 	bl	405864 <__sinit>
  406bf6:	e7b3      	b.n	406b60 <__swbuf_r+0x10>

00406bf8 <_wcrtomb_r>:
  406bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406bfc:	4605      	mov	r5, r0
  406bfe:	b086      	sub	sp, #24
  406c00:	461e      	mov	r6, r3
  406c02:	460c      	mov	r4, r1
  406c04:	b1a1      	cbz	r1, 406c30 <_wcrtomb_r+0x38>
  406c06:	4b10      	ldr	r3, [pc, #64]	; (406c48 <_wcrtomb_r+0x50>)
  406c08:	4617      	mov	r7, r2
  406c0a:	f8d3 8000 	ldr.w	r8, [r3]
  406c0e:	f7ff f98f 	bl	405f30 <__locale_charset>
  406c12:	9600      	str	r6, [sp, #0]
  406c14:	4603      	mov	r3, r0
  406c16:	4621      	mov	r1, r4
  406c18:	463a      	mov	r2, r7
  406c1a:	4628      	mov	r0, r5
  406c1c:	47c0      	blx	r8
  406c1e:	1c43      	adds	r3, r0, #1
  406c20:	d103      	bne.n	406c2a <_wcrtomb_r+0x32>
  406c22:	2200      	movs	r2, #0
  406c24:	238a      	movs	r3, #138	; 0x8a
  406c26:	6032      	str	r2, [r6, #0]
  406c28:	602b      	str	r3, [r5, #0]
  406c2a:	b006      	add	sp, #24
  406c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406c30:	4b05      	ldr	r3, [pc, #20]	; (406c48 <_wcrtomb_r+0x50>)
  406c32:	681f      	ldr	r7, [r3, #0]
  406c34:	f7ff f97c 	bl	405f30 <__locale_charset>
  406c38:	9600      	str	r6, [sp, #0]
  406c3a:	4603      	mov	r3, r0
  406c3c:	4622      	mov	r2, r4
  406c3e:	4628      	mov	r0, r5
  406c40:	a903      	add	r1, sp, #12
  406c42:	47b8      	blx	r7
  406c44:	e7eb      	b.n	406c1e <_wcrtomb_r+0x26>
  406c46:	bf00      	nop
  406c48:	20000890 	.word	0x20000890

00406c4c <__ascii_wctomb>:
  406c4c:	b121      	cbz	r1, 406c58 <__ascii_wctomb+0xc>
  406c4e:	2aff      	cmp	r2, #255	; 0xff
  406c50:	d804      	bhi.n	406c5c <__ascii_wctomb+0x10>
  406c52:	700a      	strb	r2, [r1, #0]
  406c54:	2001      	movs	r0, #1
  406c56:	4770      	bx	lr
  406c58:	4608      	mov	r0, r1
  406c5a:	4770      	bx	lr
  406c5c:	238a      	movs	r3, #138	; 0x8a
  406c5e:	6003      	str	r3, [r0, #0]
  406c60:	f04f 30ff 	mov.w	r0, #4294967295
  406c64:	4770      	bx	lr
  406c66:	bf00      	nop

00406c68 <_write_r>:
  406c68:	b570      	push	{r4, r5, r6, lr}
  406c6a:	4c08      	ldr	r4, [pc, #32]	; (406c8c <_write_r+0x24>)
  406c6c:	4606      	mov	r6, r0
  406c6e:	2500      	movs	r5, #0
  406c70:	4608      	mov	r0, r1
  406c72:	4611      	mov	r1, r2
  406c74:	461a      	mov	r2, r3
  406c76:	6025      	str	r5, [r4, #0]
  406c78:	f7f9 fae6 	bl	400248 <_write>
  406c7c:	1c43      	adds	r3, r0, #1
  406c7e:	d000      	beq.n	406c82 <_write_r+0x1a>
  406c80:	bd70      	pop	{r4, r5, r6, pc}
  406c82:	6823      	ldr	r3, [r4, #0]
  406c84:	2b00      	cmp	r3, #0
  406c86:	d0fb      	beq.n	406c80 <_write_r+0x18>
  406c88:	6033      	str	r3, [r6, #0]
  406c8a:	bd70      	pop	{r4, r5, r6, pc}
  406c8c:	200196d4 	.word	0x200196d4

00406c90 <__register_exitproc>:
  406c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406c94:	4c25      	ldr	r4, [pc, #148]	; (406d2c <__register_exitproc+0x9c>)
  406c96:	6825      	ldr	r5, [r4, #0]
  406c98:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406c9c:	4606      	mov	r6, r0
  406c9e:	4688      	mov	r8, r1
  406ca0:	4692      	mov	sl, r2
  406ca2:	4699      	mov	r9, r3
  406ca4:	b3cc      	cbz	r4, 406d1a <__register_exitproc+0x8a>
  406ca6:	6860      	ldr	r0, [r4, #4]
  406ca8:	281f      	cmp	r0, #31
  406caa:	dc18      	bgt.n	406cde <__register_exitproc+0x4e>
  406cac:	1c43      	adds	r3, r0, #1
  406cae:	b17e      	cbz	r6, 406cd0 <__register_exitproc+0x40>
  406cb0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  406cb4:	2101      	movs	r1, #1
  406cb6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  406cba:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  406cbe:	fa01 f200 	lsl.w	r2, r1, r0
  406cc2:	4317      	orrs	r7, r2
  406cc4:	2e02      	cmp	r6, #2
  406cc6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406cca:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406cce:	d01e      	beq.n	406d0e <__register_exitproc+0x7e>
  406cd0:	3002      	adds	r0, #2
  406cd2:	6063      	str	r3, [r4, #4]
  406cd4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  406cd8:	2000      	movs	r0, #0
  406cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cde:	4b14      	ldr	r3, [pc, #80]	; (406d30 <__register_exitproc+0xa0>)
  406ce0:	b303      	cbz	r3, 406d24 <__register_exitproc+0x94>
  406ce2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406ce6:	f7ff f99d 	bl	406024 <malloc>
  406cea:	4604      	mov	r4, r0
  406cec:	b1d0      	cbz	r0, 406d24 <__register_exitproc+0x94>
  406cee:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406cf2:	2700      	movs	r7, #0
  406cf4:	e880 0088 	stmia.w	r0, {r3, r7}
  406cf8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406cfc:	4638      	mov	r0, r7
  406cfe:	2301      	movs	r3, #1
  406d00:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406d04:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406d08:	2e00      	cmp	r6, #0
  406d0a:	d0e1      	beq.n	406cd0 <__register_exitproc+0x40>
  406d0c:	e7d0      	b.n	406cb0 <__register_exitproc+0x20>
  406d0e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406d12:	430a      	orrs	r2, r1
  406d14:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406d18:	e7da      	b.n	406cd0 <__register_exitproc+0x40>
  406d1a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  406d1e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406d22:	e7c0      	b.n	406ca6 <__register_exitproc+0x16>
  406d24:	f04f 30ff 	mov.w	r0, #4294967295
  406d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d2c:	00407bc8 	.word	0x00407bc8
  406d30:	00406025 	.word	0x00406025

00406d34 <_close_r>:
  406d34:	b538      	push	{r3, r4, r5, lr}
  406d36:	4c07      	ldr	r4, [pc, #28]	; (406d54 <_close_r+0x20>)
  406d38:	2300      	movs	r3, #0
  406d3a:	4605      	mov	r5, r0
  406d3c:	4608      	mov	r0, r1
  406d3e:	6023      	str	r3, [r4, #0]
  406d40:	f7fa f806 	bl	400d50 <_close>
  406d44:	1c43      	adds	r3, r0, #1
  406d46:	d000      	beq.n	406d4a <_close_r+0x16>
  406d48:	bd38      	pop	{r3, r4, r5, pc}
  406d4a:	6823      	ldr	r3, [r4, #0]
  406d4c:	2b00      	cmp	r3, #0
  406d4e:	d0fb      	beq.n	406d48 <_close_r+0x14>
  406d50:	602b      	str	r3, [r5, #0]
  406d52:	bd38      	pop	{r3, r4, r5, pc}
  406d54:	200196d4 	.word	0x200196d4

00406d58 <_fclose_r>:
  406d58:	2900      	cmp	r1, #0
  406d5a:	d03d      	beq.n	406dd8 <_fclose_r+0x80>
  406d5c:	b570      	push	{r4, r5, r6, lr}
  406d5e:	4605      	mov	r5, r0
  406d60:	460c      	mov	r4, r1
  406d62:	b108      	cbz	r0, 406d68 <_fclose_r+0x10>
  406d64:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406d66:	b37b      	cbz	r3, 406dc8 <_fclose_r+0x70>
  406d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d6c:	b90b      	cbnz	r3, 406d72 <_fclose_r+0x1a>
  406d6e:	2000      	movs	r0, #0
  406d70:	bd70      	pop	{r4, r5, r6, pc}
  406d72:	4628      	mov	r0, r5
  406d74:	4621      	mov	r1, r4
  406d76:	f7fe fc37 	bl	4055e8 <__sflush_r>
  406d7a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406d7c:	4606      	mov	r6, r0
  406d7e:	b133      	cbz	r3, 406d8e <_fclose_r+0x36>
  406d80:	4628      	mov	r0, r5
  406d82:	69e1      	ldr	r1, [r4, #28]
  406d84:	4798      	blx	r3
  406d86:	2800      	cmp	r0, #0
  406d88:	bfb8      	it	lt
  406d8a:	f04f 36ff 	movlt.w	r6, #4294967295
  406d8e:	89a3      	ldrh	r3, [r4, #12]
  406d90:	061b      	lsls	r3, r3, #24
  406d92:	d41c      	bmi.n	406dce <_fclose_r+0x76>
  406d94:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406d96:	b141      	cbz	r1, 406daa <_fclose_r+0x52>
  406d98:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406d9c:	4299      	cmp	r1, r3
  406d9e:	d002      	beq.n	406da6 <_fclose_r+0x4e>
  406da0:	4628      	mov	r0, r5
  406da2:	f7fe fe37 	bl	405a14 <_free_r>
  406da6:	2300      	movs	r3, #0
  406da8:	6323      	str	r3, [r4, #48]	; 0x30
  406daa:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406dac:	b121      	cbz	r1, 406db8 <_fclose_r+0x60>
  406dae:	4628      	mov	r0, r5
  406db0:	f7fe fe30 	bl	405a14 <_free_r>
  406db4:	2300      	movs	r3, #0
  406db6:	6463      	str	r3, [r4, #68]	; 0x44
  406db8:	f7fe fd5a 	bl	405870 <__sfp_lock_acquire>
  406dbc:	2300      	movs	r3, #0
  406dbe:	81a3      	strh	r3, [r4, #12]
  406dc0:	f7fe fd58 	bl	405874 <__sfp_lock_release>
  406dc4:	4630      	mov	r0, r6
  406dc6:	bd70      	pop	{r4, r5, r6, pc}
  406dc8:	f7fe fd4c 	bl	405864 <__sinit>
  406dcc:	e7cc      	b.n	406d68 <_fclose_r+0x10>
  406dce:	4628      	mov	r0, r5
  406dd0:	6921      	ldr	r1, [r4, #16]
  406dd2:	f7fe fe1f 	bl	405a14 <_free_r>
  406dd6:	e7dd      	b.n	406d94 <_fclose_r+0x3c>
  406dd8:	2000      	movs	r0, #0
  406dda:	4770      	bx	lr

00406ddc <_fstat_r>:
  406ddc:	b538      	push	{r3, r4, r5, lr}
  406dde:	4c08      	ldr	r4, [pc, #32]	; (406e00 <_fstat_r+0x24>)
  406de0:	2300      	movs	r3, #0
  406de2:	4605      	mov	r5, r0
  406de4:	4608      	mov	r0, r1
  406de6:	4611      	mov	r1, r2
  406de8:	6023      	str	r3, [r4, #0]
  406dea:	f7f9 ffb5 	bl	400d58 <_fstat>
  406dee:	1c43      	adds	r3, r0, #1
  406df0:	d000      	beq.n	406df4 <_fstat_r+0x18>
  406df2:	bd38      	pop	{r3, r4, r5, pc}
  406df4:	6823      	ldr	r3, [r4, #0]
  406df6:	2b00      	cmp	r3, #0
  406df8:	d0fb      	beq.n	406df2 <_fstat_r+0x16>
  406dfa:	602b      	str	r3, [r5, #0]
  406dfc:	bd38      	pop	{r3, r4, r5, pc}
  406dfe:	bf00      	nop
  406e00:	200196d4 	.word	0x200196d4

00406e04 <_isatty_r>:
  406e04:	b538      	push	{r3, r4, r5, lr}
  406e06:	4c07      	ldr	r4, [pc, #28]	; (406e24 <_isatty_r+0x20>)
  406e08:	2300      	movs	r3, #0
  406e0a:	4605      	mov	r5, r0
  406e0c:	4608      	mov	r0, r1
  406e0e:	6023      	str	r3, [r4, #0]
  406e10:	f7f9 ffa8 	bl	400d64 <_isatty>
  406e14:	1c43      	adds	r3, r0, #1
  406e16:	d000      	beq.n	406e1a <_isatty_r+0x16>
  406e18:	bd38      	pop	{r3, r4, r5, pc}
  406e1a:	6823      	ldr	r3, [r4, #0]
  406e1c:	2b00      	cmp	r3, #0
  406e1e:	d0fb      	beq.n	406e18 <_isatty_r+0x14>
  406e20:	602b      	str	r3, [r5, #0]
  406e22:	bd38      	pop	{r3, r4, r5, pc}
  406e24:	200196d4 	.word	0x200196d4

00406e28 <_lseek_r>:
  406e28:	b570      	push	{r4, r5, r6, lr}
  406e2a:	4c08      	ldr	r4, [pc, #32]	; (406e4c <_lseek_r+0x24>)
  406e2c:	4606      	mov	r6, r0
  406e2e:	2500      	movs	r5, #0
  406e30:	4608      	mov	r0, r1
  406e32:	4611      	mov	r1, r2
  406e34:	461a      	mov	r2, r3
  406e36:	6025      	str	r5, [r4, #0]
  406e38:	f7f9 ff96 	bl	400d68 <_lseek>
  406e3c:	1c43      	adds	r3, r0, #1
  406e3e:	d000      	beq.n	406e42 <_lseek_r+0x1a>
  406e40:	bd70      	pop	{r4, r5, r6, pc}
  406e42:	6823      	ldr	r3, [r4, #0]
  406e44:	2b00      	cmp	r3, #0
  406e46:	d0fb      	beq.n	406e40 <_lseek_r+0x18>
  406e48:	6033      	str	r3, [r6, #0]
  406e4a:	bd70      	pop	{r4, r5, r6, pc}
  406e4c:	200196d4 	.word	0x200196d4

00406e50 <_read_r>:
  406e50:	b570      	push	{r4, r5, r6, lr}
  406e52:	4c08      	ldr	r4, [pc, #32]	; (406e74 <_read_r+0x24>)
  406e54:	4606      	mov	r6, r0
  406e56:	2500      	movs	r5, #0
  406e58:	4608      	mov	r0, r1
  406e5a:	4611      	mov	r1, r2
  406e5c:	461a      	mov	r2, r3
  406e5e:	6025      	str	r5, [r4, #0]
  406e60:	f7f9 f9d4 	bl	40020c <_read>
  406e64:	1c43      	adds	r3, r0, #1
  406e66:	d000      	beq.n	406e6a <_read_r+0x1a>
  406e68:	bd70      	pop	{r4, r5, r6, pc}
  406e6a:	6823      	ldr	r3, [r4, #0]
  406e6c:	2b00      	cmp	r3, #0
  406e6e:	d0fb      	beq.n	406e68 <_read_r+0x18>
  406e70:	6033      	str	r3, [r6, #0]
  406e72:	bd70      	pop	{r4, r5, r6, pc}
  406e74:	200196d4 	.word	0x200196d4

00406e78 <__aeabi_uldivmod>:
  406e78:	b953      	cbnz	r3, 406e90 <__aeabi_uldivmod+0x18>
  406e7a:	b94a      	cbnz	r2, 406e90 <__aeabi_uldivmod+0x18>
  406e7c:	2900      	cmp	r1, #0
  406e7e:	bf08      	it	eq
  406e80:	2800      	cmpeq	r0, #0
  406e82:	bf1c      	itt	ne
  406e84:	f04f 31ff 	movne.w	r1, #4294967295
  406e88:	f04f 30ff 	movne.w	r0, #4294967295
  406e8c:	f000 b83c 	b.w	406f08 <__aeabi_idiv0>
  406e90:	b082      	sub	sp, #8
  406e92:	46ec      	mov	ip, sp
  406e94:	e92d 5000 	stmdb	sp!, {ip, lr}
  406e98:	f000 f81e 	bl	406ed8 <__gnu_uldivmod_helper>
  406e9c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406ea0:	b002      	add	sp, #8
  406ea2:	bc0c      	pop	{r2, r3}
  406ea4:	4770      	bx	lr
  406ea6:	bf00      	nop

00406ea8 <__gnu_ldivmod_helper>:
  406ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406eac:	9c06      	ldr	r4, [sp, #24]
  406eae:	4615      	mov	r5, r2
  406eb0:	4606      	mov	r6, r0
  406eb2:	460f      	mov	r7, r1
  406eb4:	4698      	mov	r8, r3
  406eb6:	f000 f829 	bl	406f0c <__divdi3>
  406eba:	fb05 f301 	mul.w	r3, r5, r1
  406ebe:	fb00 3808 	mla	r8, r0, r8, r3
  406ec2:	fba5 2300 	umull	r2, r3, r5, r0
  406ec6:	1ab2      	subs	r2, r6, r2
  406ec8:	4443      	add	r3, r8
  406eca:	eb67 0303 	sbc.w	r3, r7, r3
  406ece:	e9c4 2300 	strd	r2, r3, [r4]
  406ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ed6:	bf00      	nop

00406ed8 <__gnu_uldivmod_helper>:
  406ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406edc:	9c06      	ldr	r4, [sp, #24]
  406ede:	4690      	mov	r8, r2
  406ee0:	4606      	mov	r6, r0
  406ee2:	460f      	mov	r7, r1
  406ee4:	461d      	mov	r5, r3
  406ee6:	f000 f95f 	bl	4071a8 <__udivdi3>
  406eea:	fb00 f505 	mul.w	r5, r0, r5
  406eee:	fba0 2308 	umull	r2, r3, r0, r8
  406ef2:	fb08 5501 	mla	r5, r8, r1, r5
  406ef6:	1ab2      	subs	r2, r6, r2
  406ef8:	442b      	add	r3, r5
  406efa:	eb67 0303 	sbc.w	r3, r7, r3
  406efe:	e9c4 2300 	strd	r2, r3, [r4]
  406f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f06:	bf00      	nop

00406f08 <__aeabi_idiv0>:
  406f08:	4770      	bx	lr
  406f0a:	bf00      	nop

00406f0c <__divdi3>:
  406f0c:	2900      	cmp	r1, #0
  406f0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406f12:	f2c0 80a6 	blt.w	407062 <__divdi3+0x156>
  406f16:	2600      	movs	r6, #0
  406f18:	2b00      	cmp	r3, #0
  406f1a:	f2c0 809c 	blt.w	407056 <__divdi3+0x14a>
  406f1e:	4688      	mov	r8, r1
  406f20:	4694      	mov	ip, r2
  406f22:	469e      	mov	lr, r3
  406f24:	4615      	mov	r5, r2
  406f26:	4604      	mov	r4, r0
  406f28:	460f      	mov	r7, r1
  406f2a:	2b00      	cmp	r3, #0
  406f2c:	d13d      	bne.n	406faa <__divdi3+0x9e>
  406f2e:	428a      	cmp	r2, r1
  406f30:	d959      	bls.n	406fe6 <__divdi3+0xda>
  406f32:	fab2 f382 	clz	r3, r2
  406f36:	b13b      	cbz	r3, 406f48 <__divdi3+0x3c>
  406f38:	f1c3 0220 	rsb	r2, r3, #32
  406f3c:	409f      	lsls	r7, r3
  406f3e:	fa20 f202 	lsr.w	r2, r0, r2
  406f42:	409d      	lsls	r5, r3
  406f44:	4317      	orrs	r7, r2
  406f46:	409c      	lsls	r4, r3
  406f48:	0c29      	lsrs	r1, r5, #16
  406f4a:	0c22      	lsrs	r2, r4, #16
  406f4c:	fbb7 fef1 	udiv	lr, r7, r1
  406f50:	b2a8      	uxth	r0, r5
  406f52:	fb01 771e 	mls	r7, r1, lr, r7
  406f56:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  406f5a:	fb00 f30e 	mul.w	r3, r0, lr
  406f5e:	42bb      	cmp	r3, r7
  406f60:	d90a      	bls.n	406f78 <__divdi3+0x6c>
  406f62:	197f      	adds	r7, r7, r5
  406f64:	f10e 32ff 	add.w	r2, lr, #4294967295
  406f68:	f080 8105 	bcs.w	407176 <__divdi3+0x26a>
  406f6c:	42bb      	cmp	r3, r7
  406f6e:	f240 8102 	bls.w	407176 <__divdi3+0x26a>
  406f72:	f1ae 0e02 	sub.w	lr, lr, #2
  406f76:	442f      	add	r7, r5
  406f78:	1aff      	subs	r7, r7, r3
  406f7a:	b2a4      	uxth	r4, r4
  406f7c:	fbb7 f3f1 	udiv	r3, r7, r1
  406f80:	fb01 7713 	mls	r7, r1, r3, r7
  406f84:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406f88:	fb00 f003 	mul.w	r0, r0, r3
  406f8c:	42b8      	cmp	r0, r7
  406f8e:	d908      	bls.n	406fa2 <__divdi3+0x96>
  406f90:	197f      	adds	r7, r7, r5
  406f92:	f103 32ff 	add.w	r2, r3, #4294967295
  406f96:	f080 80f0 	bcs.w	40717a <__divdi3+0x26e>
  406f9a:	42b8      	cmp	r0, r7
  406f9c:	f240 80ed 	bls.w	40717a <__divdi3+0x26e>
  406fa0:	3b02      	subs	r3, #2
  406fa2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  406fa6:	2200      	movs	r2, #0
  406fa8:	e003      	b.n	406fb2 <__divdi3+0xa6>
  406faa:	428b      	cmp	r3, r1
  406fac:	d90f      	bls.n	406fce <__divdi3+0xc2>
  406fae:	2200      	movs	r2, #0
  406fb0:	4613      	mov	r3, r2
  406fb2:	1c34      	adds	r4, r6, #0
  406fb4:	bf18      	it	ne
  406fb6:	2401      	movne	r4, #1
  406fb8:	4260      	negs	r0, r4
  406fba:	f04f 0500 	mov.w	r5, #0
  406fbe:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  406fc2:	4058      	eors	r0, r3
  406fc4:	4051      	eors	r1, r2
  406fc6:	1900      	adds	r0, r0, r4
  406fc8:	4169      	adcs	r1, r5
  406fca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406fce:	fab3 f283 	clz	r2, r3
  406fd2:	2a00      	cmp	r2, #0
  406fd4:	f040 8086 	bne.w	4070e4 <__divdi3+0x1d8>
  406fd8:	428b      	cmp	r3, r1
  406fda:	d302      	bcc.n	406fe2 <__divdi3+0xd6>
  406fdc:	4584      	cmp	ip, r0
  406fde:	f200 80db 	bhi.w	407198 <__divdi3+0x28c>
  406fe2:	2301      	movs	r3, #1
  406fe4:	e7e5      	b.n	406fb2 <__divdi3+0xa6>
  406fe6:	b912      	cbnz	r2, 406fee <__divdi3+0xe2>
  406fe8:	2301      	movs	r3, #1
  406fea:	fbb3 f5f2 	udiv	r5, r3, r2
  406fee:	fab5 f085 	clz	r0, r5
  406ff2:	2800      	cmp	r0, #0
  406ff4:	d13b      	bne.n	40706e <__divdi3+0x162>
  406ff6:	1b78      	subs	r0, r7, r5
  406ff8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406ffc:	fa1f fc85 	uxth.w	ip, r5
  407000:	2201      	movs	r2, #1
  407002:	fbb0 f8fe 	udiv	r8, r0, lr
  407006:	0c21      	lsrs	r1, r4, #16
  407008:	fb0e 0718 	mls	r7, lr, r8, r0
  40700c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407010:	fb0c f308 	mul.w	r3, ip, r8
  407014:	42bb      	cmp	r3, r7
  407016:	d907      	bls.n	407028 <__divdi3+0x11c>
  407018:	197f      	adds	r7, r7, r5
  40701a:	f108 31ff 	add.w	r1, r8, #4294967295
  40701e:	d202      	bcs.n	407026 <__divdi3+0x11a>
  407020:	42bb      	cmp	r3, r7
  407022:	f200 80bd 	bhi.w	4071a0 <__divdi3+0x294>
  407026:	4688      	mov	r8, r1
  407028:	1aff      	subs	r7, r7, r3
  40702a:	b2a4      	uxth	r4, r4
  40702c:	fbb7 f3fe 	udiv	r3, r7, lr
  407030:	fb0e 7713 	mls	r7, lr, r3, r7
  407034:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407038:	fb0c fc03 	mul.w	ip, ip, r3
  40703c:	45bc      	cmp	ip, r7
  40703e:	d907      	bls.n	407050 <__divdi3+0x144>
  407040:	197f      	adds	r7, r7, r5
  407042:	f103 31ff 	add.w	r1, r3, #4294967295
  407046:	d202      	bcs.n	40704e <__divdi3+0x142>
  407048:	45bc      	cmp	ip, r7
  40704a:	f200 80a7 	bhi.w	40719c <__divdi3+0x290>
  40704e:	460b      	mov	r3, r1
  407050:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407054:	e7ad      	b.n	406fb2 <__divdi3+0xa6>
  407056:	4252      	negs	r2, r2
  407058:	ea6f 0606 	mvn.w	r6, r6
  40705c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407060:	e75d      	b.n	406f1e <__divdi3+0x12>
  407062:	4240      	negs	r0, r0
  407064:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407068:	f04f 36ff 	mov.w	r6, #4294967295
  40706c:	e754      	b.n	406f18 <__divdi3+0xc>
  40706e:	f1c0 0220 	rsb	r2, r0, #32
  407072:	fa24 f102 	lsr.w	r1, r4, r2
  407076:	fa07 f300 	lsl.w	r3, r7, r0
  40707a:	4085      	lsls	r5, r0
  40707c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407080:	40d7      	lsrs	r7, r2
  407082:	4319      	orrs	r1, r3
  407084:	fbb7 f2fe 	udiv	r2, r7, lr
  407088:	0c0b      	lsrs	r3, r1, #16
  40708a:	fb0e 7712 	mls	r7, lr, r2, r7
  40708e:	fa1f fc85 	uxth.w	ip, r5
  407092:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  407096:	fb0c f702 	mul.w	r7, ip, r2
  40709a:	429f      	cmp	r7, r3
  40709c:	fa04 f400 	lsl.w	r4, r4, r0
  4070a0:	d907      	bls.n	4070b2 <__divdi3+0x1a6>
  4070a2:	195b      	adds	r3, r3, r5
  4070a4:	f102 30ff 	add.w	r0, r2, #4294967295
  4070a8:	d274      	bcs.n	407194 <__divdi3+0x288>
  4070aa:	429f      	cmp	r7, r3
  4070ac:	d972      	bls.n	407194 <__divdi3+0x288>
  4070ae:	3a02      	subs	r2, #2
  4070b0:	442b      	add	r3, r5
  4070b2:	1bdf      	subs	r7, r3, r7
  4070b4:	b289      	uxth	r1, r1
  4070b6:	fbb7 f8fe 	udiv	r8, r7, lr
  4070ba:	fb0e 7318 	mls	r3, lr, r8, r7
  4070be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  4070c2:	fb0c f708 	mul.w	r7, ip, r8
  4070c6:	429f      	cmp	r7, r3
  4070c8:	d908      	bls.n	4070dc <__divdi3+0x1d0>
  4070ca:	195b      	adds	r3, r3, r5
  4070cc:	f108 31ff 	add.w	r1, r8, #4294967295
  4070d0:	d25c      	bcs.n	40718c <__divdi3+0x280>
  4070d2:	429f      	cmp	r7, r3
  4070d4:	d95a      	bls.n	40718c <__divdi3+0x280>
  4070d6:	f1a8 0802 	sub.w	r8, r8, #2
  4070da:	442b      	add	r3, r5
  4070dc:	1bd8      	subs	r0, r3, r7
  4070de:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  4070e2:	e78e      	b.n	407002 <__divdi3+0xf6>
  4070e4:	f1c2 0320 	rsb	r3, r2, #32
  4070e8:	fa2c f103 	lsr.w	r1, ip, r3
  4070ec:	fa0e fe02 	lsl.w	lr, lr, r2
  4070f0:	fa20 f703 	lsr.w	r7, r0, r3
  4070f4:	ea41 0e0e 	orr.w	lr, r1, lr
  4070f8:	fa08 f002 	lsl.w	r0, r8, r2
  4070fc:	fa28 f103 	lsr.w	r1, r8, r3
  407100:	ea4f 451e 	mov.w	r5, lr, lsr #16
  407104:	4338      	orrs	r0, r7
  407106:	fbb1 f8f5 	udiv	r8, r1, r5
  40710a:	0c03      	lsrs	r3, r0, #16
  40710c:	fb05 1118 	mls	r1, r5, r8, r1
  407110:	fa1f f78e 	uxth.w	r7, lr
  407114:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407118:	fb07 f308 	mul.w	r3, r7, r8
  40711c:	428b      	cmp	r3, r1
  40711e:	fa0c fc02 	lsl.w	ip, ip, r2
  407122:	d909      	bls.n	407138 <__divdi3+0x22c>
  407124:	eb11 010e 	adds.w	r1, r1, lr
  407128:	f108 39ff 	add.w	r9, r8, #4294967295
  40712c:	d230      	bcs.n	407190 <__divdi3+0x284>
  40712e:	428b      	cmp	r3, r1
  407130:	d92e      	bls.n	407190 <__divdi3+0x284>
  407132:	f1a8 0802 	sub.w	r8, r8, #2
  407136:	4471      	add	r1, lr
  407138:	1ac9      	subs	r1, r1, r3
  40713a:	b280      	uxth	r0, r0
  40713c:	fbb1 f3f5 	udiv	r3, r1, r5
  407140:	fb05 1113 	mls	r1, r5, r3, r1
  407144:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407148:	fb07 f703 	mul.w	r7, r7, r3
  40714c:	428f      	cmp	r7, r1
  40714e:	d908      	bls.n	407162 <__divdi3+0x256>
  407150:	eb11 010e 	adds.w	r1, r1, lr
  407154:	f103 30ff 	add.w	r0, r3, #4294967295
  407158:	d216      	bcs.n	407188 <__divdi3+0x27c>
  40715a:	428f      	cmp	r7, r1
  40715c:	d914      	bls.n	407188 <__divdi3+0x27c>
  40715e:	3b02      	subs	r3, #2
  407160:	4471      	add	r1, lr
  407162:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407166:	1bc9      	subs	r1, r1, r7
  407168:	fba3 890c 	umull	r8, r9, r3, ip
  40716c:	4549      	cmp	r1, r9
  40716e:	d309      	bcc.n	407184 <__divdi3+0x278>
  407170:	d005      	beq.n	40717e <__divdi3+0x272>
  407172:	2200      	movs	r2, #0
  407174:	e71d      	b.n	406fb2 <__divdi3+0xa6>
  407176:	4696      	mov	lr, r2
  407178:	e6fe      	b.n	406f78 <__divdi3+0x6c>
  40717a:	4613      	mov	r3, r2
  40717c:	e711      	b.n	406fa2 <__divdi3+0x96>
  40717e:	4094      	lsls	r4, r2
  407180:	4544      	cmp	r4, r8
  407182:	d2f6      	bcs.n	407172 <__divdi3+0x266>
  407184:	3b01      	subs	r3, #1
  407186:	e7f4      	b.n	407172 <__divdi3+0x266>
  407188:	4603      	mov	r3, r0
  40718a:	e7ea      	b.n	407162 <__divdi3+0x256>
  40718c:	4688      	mov	r8, r1
  40718e:	e7a5      	b.n	4070dc <__divdi3+0x1d0>
  407190:	46c8      	mov	r8, r9
  407192:	e7d1      	b.n	407138 <__divdi3+0x22c>
  407194:	4602      	mov	r2, r0
  407196:	e78c      	b.n	4070b2 <__divdi3+0x1a6>
  407198:	4613      	mov	r3, r2
  40719a:	e70a      	b.n	406fb2 <__divdi3+0xa6>
  40719c:	3b02      	subs	r3, #2
  40719e:	e757      	b.n	407050 <__divdi3+0x144>
  4071a0:	f1a8 0802 	sub.w	r8, r8, #2
  4071a4:	442f      	add	r7, r5
  4071a6:	e73f      	b.n	407028 <__divdi3+0x11c>

004071a8 <__udivdi3>:
  4071a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4071ac:	2b00      	cmp	r3, #0
  4071ae:	d144      	bne.n	40723a <__udivdi3+0x92>
  4071b0:	428a      	cmp	r2, r1
  4071b2:	4615      	mov	r5, r2
  4071b4:	4604      	mov	r4, r0
  4071b6:	d94f      	bls.n	407258 <__udivdi3+0xb0>
  4071b8:	fab2 f782 	clz	r7, r2
  4071bc:	460e      	mov	r6, r1
  4071be:	b14f      	cbz	r7, 4071d4 <__udivdi3+0x2c>
  4071c0:	f1c7 0320 	rsb	r3, r7, #32
  4071c4:	40b9      	lsls	r1, r7
  4071c6:	fa20 f603 	lsr.w	r6, r0, r3
  4071ca:	fa02 f507 	lsl.w	r5, r2, r7
  4071ce:	430e      	orrs	r6, r1
  4071d0:	fa00 f407 	lsl.w	r4, r0, r7
  4071d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4071d8:	0c23      	lsrs	r3, r4, #16
  4071da:	fbb6 f0fe 	udiv	r0, r6, lr
  4071de:	b2af      	uxth	r7, r5
  4071e0:	fb0e 6110 	mls	r1, lr, r0, r6
  4071e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4071e8:	fb07 f100 	mul.w	r1, r7, r0
  4071ec:	4299      	cmp	r1, r3
  4071ee:	d909      	bls.n	407204 <__udivdi3+0x5c>
  4071f0:	195b      	adds	r3, r3, r5
  4071f2:	f100 32ff 	add.w	r2, r0, #4294967295
  4071f6:	f080 80ec 	bcs.w	4073d2 <__udivdi3+0x22a>
  4071fa:	4299      	cmp	r1, r3
  4071fc:	f240 80e9 	bls.w	4073d2 <__udivdi3+0x22a>
  407200:	3802      	subs	r0, #2
  407202:	442b      	add	r3, r5
  407204:	1a5a      	subs	r2, r3, r1
  407206:	b2a4      	uxth	r4, r4
  407208:	fbb2 f3fe 	udiv	r3, r2, lr
  40720c:	fb0e 2213 	mls	r2, lr, r3, r2
  407210:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  407214:	fb07 f703 	mul.w	r7, r7, r3
  407218:	4297      	cmp	r7, r2
  40721a:	d908      	bls.n	40722e <__udivdi3+0x86>
  40721c:	1952      	adds	r2, r2, r5
  40721e:	f103 31ff 	add.w	r1, r3, #4294967295
  407222:	f080 80d8 	bcs.w	4073d6 <__udivdi3+0x22e>
  407226:	4297      	cmp	r7, r2
  407228:	f240 80d5 	bls.w	4073d6 <__udivdi3+0x22e>
  40722c:	3b02      	subs	r3, #2
  40722e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407232:	2600      	movs	r6, #0
  407234:	4631      	mov	r1, r6
  407236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40723a:	428b      	cmp	r3, r1
  40723c:	d847      	bhi.n	4072ce <__udivdi3+0x126>
  40723e:	fab3 f683 	clz	r6, r3
  407242:	2e00      	cmp	r6, #0
  407244:	d148      	bne.n	4072d8 <__udivdi3+0x130>
  407246:	428b      	cmp	r3, r1
  407248:	d302      	bcc.n	407250 <__udivdi3+0xa8>
  40724a:	4282      	cmp	r2, r0
  40724c:	f200 80cd 	bhi.w	4073ea <__udivdi3+0x242>
  407250:	2001      	movs	r0, #1
  407252:	4631      	mov	r1, r6
  407254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407258:	b912      	cbnz	r2, 407260 <__udivdi3+0xb8>
  40725a:	2501      	movs	r5, #1
  40725c:	fbb5 f5f2 	udiv	r5, r5, r2
  407260:	fab5 f885 	clz	r8, r5
  407264:	f1b8 0f00 	cmp.w	r8, #0
  407268:	d177      	bne.n	40735a <__udivdi3+0x1b2>
  40726a:	1b4a      	subs	r2, r1, r5
  40726c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407270:	b2af      	uxth	r7, r5
  407272:	2601      	movs	r6, #1
  407274:	fbb2 f0fe 	udiv	r0, r2, lr
  407278:	0c23      	lsrs	r3, r4, #16
  40727a:	fb0e 2110 	mls	r1, lr, r0, r2
  40727e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407282:	fb07 f300 	mul.w	r3, r7, r0
  407286:	428b      	cmp	r3, r1
  407288:	d907      	bls.n	40729a <__udivdi3+0xf2>
  40728a:	1949      	adds	r1, r1, r5
  40728c:	f100 32ff 	add.w	r2, r0, #4294967295
  407290:	d202      	bcs.n	407298 <__udivdi3+0xf0>
  407292:	428b      	cmp	r3, r1
  407294:	f200 80ba 	bhi.w	40740c <__udivdi3+0x264>
  407298:	4610      	mov	r0, r2
  40729a:	1ac9      	subs	r1, r1, r3
  40729c:	b2a4      	uxth	r4, r4
  40729e:	fbb1 f3fe 	udiv	r3, r1, lr
  4072a2:	fb0e 1113 	mls	r1, lr, r3, r1
  4072a6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  4072aa:	fb07 f703 	mul.w	r7, r7, r3
  4072ae:	42a7      	cmp	r7, r4
  4072b0:	d908      	bls.n	4072c4 <__udivdi3+0x11c>
  4072b2:	1964      	adds	r4, r4, r5
  4072b4:	f103 32ff 	add.w	r2, r3, #4294967295
  4072b8:	f080 808f 	bcs.w	4073da <__udivdi3+0x232>
  4072bc:	42a7      	cmp	r7, r4
  4072be:	f240 808c 	bls.w	4073da <__udivdi3+0x232>
  4072c2:	3b02      	subs	r3, #2
  4072c4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4072c8:	4631      	mov	r1, r6
  4072ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072ce:	2600      	movs	r6, #0
  4072d0:	4630      	mov	r0, r6
  4072d2:	4631      	mov	r1, r6
  4072d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072d8:	f1c6 0420 	rsb	r4, r6, #32
  4072dc:	fa22 f504 	lsr.w	r5, r2, r4
  4072e0:	40b3      	lsls	r3, r6
  4072e2:	432b      	orrs	r3, r5
  4072e4:	fa20 fc04 	lsr.w	ip, r0, r4
  4072e8:	fa01 f706 	lsl.w	r7, r1, r6
  4072ec:	fa21 f504 	lsr.w	r5, r1, r4
  4072f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4072f4:	ea4c 0707 	orr.w	r7, ip, r7
  4072f8:	fbb5 f8fe 	udiv	r8, r5, lr
  4072fc:	0c39      	lsrs	r1, r7, #16
  4072fe:	fb0e 5518 	mls	r5, lr, r8, r5
  407302:	fa1f fc83 	uxth.w	ip, r3
  407306:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  40730a:	fb0c f108 	mul.w	r1, ip, r8
  40730e:	42a9      	cmp	r1, r5
  407310:	fa02 f206 	lsl.w	r2, r2, r6
  407314:	d904      	bls.n	407320 <__udivdi3+0x178>
  407316:	18ed      	adds	r5, r5, r3
  407318:	f108 34ff 	add.w	r4, r8, #4294967295
  40731c:	d367      	bcc.n	4073ee <__udivdi3+0x246>
  40731e:	46a0      	mov	r8, r4
  407320:	1a6d      	subs	r5, r5, r1
  407322:	b2bf      	uxth	r7, r7
  407324:	fbb5 f4fe 	udiv	r4, r5, lr
  407328:	fb0e 5514 	mls	r5, lr, r4, r5
  40732c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  407330:	fb0c fc04 	mul.w	ip, ip, r4
  407334:	458c      	cmp	ip, r1
  407336:	d904      	bls.n	407342 <__udivdi3+0x19a>
  407338:	18c9      	adds	r1, r1, r3
  40733a:	f104 35ff 	add.w	r5, r4, #4294967295
  40733e:	d35c      	bcc.n	4073fa <__udivdi3+0x252>
  407340:	462c      	mov	r4, r5
  407342:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  407346:	ebcc 0101 	rsb	r1, ip, r1
  40734a:	fba4 2302 	umull	r2, r3, r4, r2
  40734e:	4299      	cmp	r1, r3
  407350:	d348      	bcc.n	4073e4 <__udivdi3+0x23c>
  407352:	d044      	beq.n	4073de <__udivdi3+0x236>
  407354:	4620      	mov	r0, r4
  407356:	2600      	movs	r6, #0
  407358:	e76c      	b.n	407234 <__udivdi3+0x8c>
  40735a:	f1c8 0420 	rsb	r4, r8, #32
  40735e:	fa01 f308 	lsl.w	r3, r1, r8
  407362:	fa05 f508 	lsl.w	r5, r5, r8
  407366:	fa20 f704 	lsr.w	r7, r0, r4
  40736a:	40e1      	lsrs	r1, r4
  40736c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407370:	431f      	orrs	r7, r3
  407372:	fbb1 f6fe 	udiv	r6, r1, lr
  407376:	0c3a      	lsrs	r2, r7, #16
  407378:	fb0e 1116 	mls	r1, lr, r6, r1
  40737c:	fa1f fc85 	uxth.w	ip, r5
  407380:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  407384:	fb0c f206 	mul.w	r2, ip, r6
  407388:	429a      	cmp	r2, r3
  40738a:	fa00 f408 	lsl.w	r4, r0, r8
  40738e:	d907      	bls.n	4073a0 <__udivdi3+0x1f8>
  407390:	195b      	adds	r3, r3, r5
  407392:	f106 31ff 	add.w	r1, r6, #4294967295
  407396:	d237      	bcs.n	407408 <__udivdi3+0x260>
  407398:	429a      	cmp	r2, r3
  40739a:	d935      	bls.n	407408 <__udivdi3+0x260>
  40739c:	3e02      	subs	r6, #2
  40739e:	442b      	add	r3, r5
  4073a0:	1a9b      	subs	r3, r3, r2
  4073a2:	b2bf      	uxth	r7, r7
  4073a4:	fbb3 f0fe 	udiv	r0, r3, lr
  4073a8:	fb0e 3310 	mls	r3, lr, r0, r3
  4073ac:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  4073b0:	fb0c f100 	mul.w	r1, ip, r0
  4073b4:	4299      	cmp	r1, r3
  4073b6:	d907      	bls.n	4073c8 <__udivdi3+0x220>
  4073b8:	195b      	adds	r3, r3, r5
  4073ba:	f100 32ff 	add.w	r2, r0, #4294967295
  4073be:	d221      	bcs.n	407404 <__udivdi3+0x25c>
  4073c0:	4299      	cmp	r1, r3
  4073c2:	d91f      	bls.n	407404 <__udivdi3+0x25c>
  4073c4:	3802      	subs	r0, #2
  4073c6:	442b      	add	r3, r5
  4073c8:	1a5a      	subs	r2, r3, r1
  4073ca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4073ce:	4667      	mov	r7, ip
  4073d0:	e750      	b.n	407274 <__udivdi3+0xcc>
  4073d2:	4610      	mov	r0, r2
  4073d4:	e716      	b.n	407204 <__udivdi3+0x5c>
  4073d6:	460b      	mov	r3, r1
  4073d8:	e729      	b.n	40722e <__udivdi3+0x86>
  4073da:	4613      	mov	r3, r2
  4073dc:	e772      	b.n	4072c4 <__udivdi3+0x11c>
  4073de:	40b0      	lsls	r0, r6
  4073e0:	4290      	cmp	r0, r2
  4073e2:	d2b7      	bcs.n	407354 <__udivdi3+0x1ac>
  4073e4:	1e60      	subs	r0, r4, #1
  4073e6:	2600      	movs	r6, #0
  4073e8:	e724      	b.n	407234 <__udivdi3+0x8c>
  4073ea:	4630      	mov	r0, r6
  4073ec:	e722      	b.n	407234 <__udivdi3+0x8c>
  4073ee:	42a9      	cmp	r1, r5
  4073f0:	d995      	bls.n	40731e <__udivdi3+0x176>
  4073f2:	f1a8 0802 	sub.w	r8, r8, #2
  4073f6:	441d      	add	r5, r3
  4073f8:	e792      	b.n	407320 <__udivdi3+0x178>
  4073fa:	458c      	cmp	ip, r1
  4073fc:	d9a0      	bls.n	407340 <__udivdi3+0x198>
  4073fe:	3c02      	subs	r4, #2
  407400:	4419      	add	r1, r3
  407402:	e79e      	b.n	407342 <__udivdi3+0x19a>
  407404:	4610      	mov	r0, r2
  407406:	e7df      	b.n	4073c8 <__udivdi3+0x220>
  407408:	460e      	mov	r6, r1
  40740a:	e7c9      	b.n	4073a0 <__udivdi3+0x1f8>
  40740c:	3802      	subs	r0, #2
  40740e:	4429      	add	r1, r5
  407410:	e743      	b.n	40729a <__udivdi3+0xf2>
  407412:	bf00      	nop
  407414:	732f2e2e 	.word	0x732f2e2e
  407418:	412f6372 	.word	0x412f6372
  40741c:	742f4653 	.word	0x742f4653
  407420:	64726968 	.word	0x64726968
  407424:	74726170 	.word	0x74726170
  407428:	72662f79 	.word	0x72662f79
  40742c:	74726565 	.word	0x74726565
  407430:	662f736f 	.word	0x662f736f
  407434:	72656572 	.word	0x72656572
  407438:	2d736f74 	.word	0x2d736f74
  40743c:	2e332e37 	.word	0x2e332e37
  407440:	6f732f30 	.word	0x6f732f30
  407444:	65637275 	.word	0x65637275
  407448:	6575712f 	.word	0x6575712f
  40744c:	632e6575 	.word	0x632e6575
  407450:	00000000 	.word	0x00000000

00407454 <ucExpectedStackBytes.6044>:
  407454:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
  407464:	a5a5a5a5 09097325 25096325 75250975     ....%s..%c.%u.%u
  407474:	0d752509 0000000a 09097325 30090930     .%u.....%s..0..0
  407484:	0a0d2525 00000000 09097325 09097525     %%......%s..%u..
  407494:	25257525 00000a0d 09097325 09097525     %u%%....%s..%u..
  4074a4:	2525313c 00000a0d 732f2e2e 412f6372     <1%%....../src/A
  4074b4:	742f4653 64726968 74726170 72662f79     SF/thirdparty/fr
  4074c4:	74726565 662f736f 72656572 2d736f74     eertos/freertos-
  4074d4:	2e332e37 6f732f30 65637275 7361742f     7.3.0/source/tas
  4074e4:	632e736b 00000000 454c4449 00000000     ks.c....IDLE....
  4074f4:	20726d54 00637653 732f2e2e 412f6372     Tmr Svc.../src/A
  407504:	742f4653 64726968 74726170 72662f79     SF/thirdparty/fr
  407514:	74726565 662f736f 72656572 2d736f74     eertos/freertos-
  407524:	2e332e37 6f732f30 65637275 6d69742f     7.3.0/source/tim
  407534:	2e737265 00000063 33323130 37363534     ers.c...01234567
  407544:	62613938 66656463 00000000 29642528     89abcdef....(%d)
  407554:	29732528 00000020 65746e65 6f632072     (%s) ...enter co
  407564:	6769666e 646f6d20 000a0d65 66726570     nfig mode...perf
  407574:	206d726f 666e6f63 6d206769 0d65646f     orm config mode.
  407584:	0000000a 66726570 206d726f 74736574     ....perform test
  407594:	6d6f6320 646e616d 646f6d20 000a0d65      command mode...
  4075a4:	70747468 2f2f3a73 752d3373 65772d73     https://s3-us-we
  4075b4:	312d7473 616d612e 616e6f7a 632e7377     st-1.amazonaws.c
  4075c4:	6d2f6d6f 73692e6f 6c69616d 6d326d2f     om/mo.ismail/m2m
  4075d4:	61746f5f 3061335f 6e69622e 00000000     _ota_3a0.bin....
  4075e4:	69726553 49206c61 6425284e 25203a29     Serial IN(%d): %
  4075f4:	000a0d73 61766e49 2064696c 64616568     s...Invalid head
  407604:	72207265 69656365 20646576 25783028     er received (0x%
  407614:	0d2e2978 0000000a 61766e49 2064696c     x)......Invalid 
  407624:	2c435243 63655220 65766965 52432064     CRC, Received CR
  407634:	78302843 2c297825 6c614320 616c7563     C(0x%x), Calcula
  407644:	20646574 28435243 78257830 0a0d2e29     ted CRC(0x%x)...
  407654:	00000000 65636552 20657669 6b636170     ....Receive pack
  407664:	65207465 726f7272 73657220 736e6f70     et error respons
  407674:	65202c65 25287272 0d2e2964 0000000a     e, err(%d)......
  407684:	65636552 20657669 746e6f63 206c6f72     Receive control 
  407694:	6d6d6f63 2e646e61 00000a0d 73206f4e     command.....No s
  4076a4:	20686375 746e6f63 206c6f72 6d6d6f63     uch control comm
  4076b4:	28646e61 78257830 0a0d2e29 00000000     and(0x%x).......
  4076c4:	20746547 69766564 73206563 65746174     Get device state
  4076d4:	0a0d2e73 00000000 69666957 73696420     s.......Wifi dis
  4076e4:	6e6e6f63 2e746365 00000a0d 69666957     connect.....Wifi
  4076f4:	646f6d20 20656c75 73206e69 6666696e      module in sniff
  407704:	6d207265 2e65646f 00000a0d 69666957     er mode.....Wifi
  407714:	646f6d20 20656c75 6e6e6f63 20746365      module connect 
  407724:	77206f74 20696669 74756f72 0d2e7265     to wifi router..
  407734:	0000000a 69666957 646f6d20 20656c75     ....Wifi module 
  407744:	6e6e6f63 20746365 4a206f74 65732044     connect to JD se
  407754:	72657672 000a0d2e 6e6e6f43 20746365     rver....Connect 
  407764:	52206f74 746f6d65 65532065 72657672     to Remote Server
  407774:	2e4b4f20 00000a0d 6e6e6f43 69746365      OK.....Connecti
  407784:	62206e6f 68746165 74726165 000a0d2e     on beatheart....
  407794:	61647055 44206574 20617461 0d2e4b4f     Update Data OK..
  4077a4:	0000000a 65736552 6f742074 63614620     ....Reset to Fac
  4077b4:	79726f74 2077654e 0d2e4b4f 0000000a     toryNew OK......
  4077c4:	44495555 53455220 4b4f2050 000a0d2e     UUID RESP OK....
  4077d4:	44495555 53455220 72452050 2e726f72     UUID RESP Error.
  4077e4:	00000a0d 72617453 6e732074 65666669     ....Start sniffe
  4077f4:	6f6d2072 2e2e6564 000a0d2e 20746f47     r mode......Got 
  407804:	69666977 69737320 25203a64 70202c73     wifi ssid: %s, p
  407814:	203a6b73 0a0d7325 00000000 72617453     sk: %s......Star
  407824:	69772074 63206966 656e6e6f 73207463     t wifi connect s
  407834:	28646973 2c297325 6b737020 29732528     sid(%s), psk(%s)
  407844:	000a0d2e 462d6957 6f4d2069 656c7564     ....Wi-Fi Module
  407854:	61655220 0d217964 0000000a 74726f43      Ready!.....Cort
  407864:	41207375 75205050 74616470 4b4f2065     us APP update OK
  407874:	000a0d2e 6f727245 4f203a72 20554154     ....Error: OTAU 
  407884:	61766e69 2064696c 2e6c7275 00000a0d     invalid url.....
  407894:	6f727245 4f203a72 20554154 6e776f64     Error: OTAU down
  4078a4:	64616f6c 69616620 2e64656c 00000a0d     load failed.....
  4078b4:	6f727245 53203a72 63746977 544f2068     Error: Switch OT
  4078c4:	69205541 6567616d 69616620 2e64656c     AU image failed.
  4078d4:	00000a0d 69466957 72696620 7261776d     ....WiFi firmwar
  4078e4:	70752065 65746164 2e4b4f20 00000a0d     e update OK.....
  4078f4:	20746553 20707061 7561746f 6c727520     Set app otau url
  407904:	2e4b4f20 00000a0d 20746553 69666977      OK.....Set wifi
  407914:	72696620 7261776d 746f2065 75207561      firmware otau u
  407924:	4f206c72 0a0d2e4b 00000000 462d6957     rl OK.......Wi-F
  407934:	6f632069 63656e6e 6f742074 6f6c4320     i connect to Clo
  407944:	4f206475 000a0d4b 462d6957 65722069     ud OK...Wi-Fi re
  407954:	6e727574 74656720 72617520 66632074     turn get uart cf
  407964:	4b4f2067 00000a0d 20504455 6b636170     g OK....UDP pack
  407974:	6a207465 636e6f73 72746e6f 70206c6f     et jsoncontrol p
  407984:	656b6361 0a0d2e74 00000000 20504455     acket.......UDP 
  407994:	6b636170 75207465 6f6e6b6e 70206e77     packet unknown p
  4079a4:	656b6361 0a0d2e74 00000000 6f727245     acket.......Erro
  4079b4:	6f203a72 6f207475 656d2066 79726f6d     r: out of memory
  4079c4:	000a0d2e 63205041 46206e61 646e756f     ....AP can Found
  4079d4:	000a0d2e 6e205041 4620746f 646e756f     ....AP not Found
  4079e4:	000a0d2e 6f727245 55203a72 20545241     ....Error: UART 
  4079f4:	656d6974 2e74756f 00000a0d 75736e55     timeout.....Unsu
  407a04:	726f7070 20646574 6d6d6f63 28646e61     pported command(
  407a14:	2e296425 00000a0d 69726573 695f6c61     %d).....serial_i
  407a24:	6174206e 73206b73 74726174 0a0d6465     n task started..
  407a34:	00000000 6e6f4378 54676966 72656d69     ....xConfigTimer
  407a44:	00000000 6e6f4378 54676966 72656d69     ....xConfigTimer
  407a54:	65726320 20657461 6c696166 0d2e6465      create failed..
  407a64:	0000000a 64654c78 656d6954 00000072     ....xLedTimer...
  407a74:	64654c78 65646f4d 656d6954 72632072     xLedModeTimer cr
  407a84:	65746165 69616620 2e64656c 00000a0d     eate failed.....
  407a94:	69726573 6f5f6c61 74207475 206b7361     serial_out task 
  407aa4:	72617473 0d646574 0000000a 69726553     started.....Seri
  407ab4:	51206c61 65756575 206e4920 61657263     al Queue In crea
  407ac4:	66206574 656c6961 000a0d64 69726553     te failed...Seri
  407ad4:	51206c61 65756575 74754f20 65726320     al Queue Out cre
  407ae4:	20657461 6c696166 0a0d6465 00000000     ate failed......
  407af4:	69726573 695f6c61 0000006e 69726553     serial_in...Seri
  407b04:	4f206c61 25285455 203a2964 0a0d7325     al OUT(%d): %s..
  407b14:	00000000 74412d2d 206c656d 20353547     ....--Atmel G55 
  407b24:	20546f49 65746147 20796177 0a0d2d2d     IoT Gateway --..
  407b34:	53202d2d 35474d41 50585f35 4e49414c     -- SAMG55_XPLAIN
  407b44:	505f4445 2d204f52 2d0a0d2d 6f43202d     ED_PRO --..-- Co
  407b54:	6c69706d 203a6465 20706553 32203231     mpiled: Sep 12 2
  407b64:	20363130 323a3431 39343a38 0d2d2d20     016 14:28:49 --.
  407b74:	00000000 69726573 6f5f6c61 00007475     ....serial_out..
  407b84:	70704176 6163696c 6e6f6974 6c6c614d     vApplicationMall
  407b94:	6146636f 64656c69 6b6f6f48 00000a0d     ocFailedHook....
  407ba4:	70704176 6163696c 6e6f6974 63617453     vApplicationStac
  407bb4:	65764f6b 6f6c6672 6f6f4877 000a0d6b     kOverflowHook...
  407bc4:	00000043                                C...

00407bc8 <_global_impure_ptr>:
  407bc8:	20000030                                0.. 

00407bcc <zeroes.6869>:
  407bcc:	30303030 30303030 30303030 30303030     0000000000000000
  407bdc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  407bec:	00000000 6c756e28 0000296c              ....(null)..

00407bf8 <blanks.6868>:
  407bf8:	20202020 20202020 20202020 20202020                     

00407c08 <_init>:
  407c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c0a:	bf00      	nop
  407c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c0e:	bc08      	pop	{r3}
  407c10:	469e      	mov	lr, r3
  407c12:	4770      	bx	lr

00407c14 <__init_array_start>:
  407c14:	004055c9 	.word	0x004055c9

00407c18 <__frame_dummy_init_array_entry>:
  407c18:	0040016d                                m.@.

00407c1c <_fini>:
  407c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c1e:	bf00      	nop
  407c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c22:	bc08      	pop	{r3}
  407c24:	469e      	mov	lr, r3
  407c26:	4770      	bx	lr

00407c28 <__fini_array_start>:
  407c28:	00400149 	.word	0x00400149

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_interrupt_enabled>:
2000000c:	0001 0000                                   ....

20000010 <SystemCoreClock>:
20000010:	1200 007a                                   ..z.

20000014 <uxCriticalNesting>:
20000014:	aaaa aaaa                                   ....

20000018 <xFreeBytesRemaining>:
20000018:	8000 0001                                   ....

2000001c <xNextTaskUnblockTime>:
2000001c:	ffff ffff                                   ....

20000020 <button_mode.9429>:
20000020:	0001 0000                                   ....

20000024 <resp_out_data.9319>:
20000024:	8ca8 2001                                   ... 

20000028 <resp_out_data.9328>:
20000028:	8c88 2001 0000 0000                         ... ....

20000030 <impure_data>:
20000030:	0000 0000 031c 2000 0384 2000 03ec 2000     ....... ... ... 
	...
20000064:	7bc4 0040 0000 0000 0000 0000 0000 0000     .{@.............
	...
200000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000458 <_impure_ptr>:
20000458:	0030 2000                                   0.. 

2000045c <lc_ctype_charset>:
2000045c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2000047c <__mb_cur_max>:
2000047c:	0001 0000                                   ....

20000480 <__malloc_av_>:
	...
20000488:	0480 2000 0480 2000 0488 2000 0488 2000     ... ... ... ... 
20000498:	0490 2000 0490 2000 0498 2000 0498 2000     ... ... ... ... 
200004a8:	04a0 2000 04a0 2000 04a8 2000 04a8 2000     ... ... ... ... 
200004b8:	04b0 2000 04b0 2000 04b8 2000 04b8 2000     ... ... ... ... 
200004c8:	04c0 2000 04c0 2000 04c8 2000 04c8 2000     ... ... ... ... 
200004d8:	04d0 2000 04d0 2000 04d8 2000 04d8 2000     ... ... ... ... 
200004e8:	04e0 2000 04e0 2000 04e8 2000 04e8 2000     ... ... ... ... 
200004f8:	04f0 2000 04f0 2000 04f8 2000 04f8 2000     ... ... ... ... 
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 
20000878:	0870 2000 0870 2000 0878 2000 0878 2000     p.. p.. x.. x.. 

20000888 <__malloc_trim_threshold>:
20000888:	0000 0002                                   ....

2000088c <__malloc_sbrk_base>:
2000088c:	ffff ffff                                   ....

20000890 <__wctomb>:
20000890:	6c4d 0040                                   Ml@.
