# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-DTRACE -DSIMULATION -DRISCV_BINARY=_/home/bt439/ecad-distribution2025/riscv/clarvi/../assembly/build/mem.txt_ -Wno-fatal -Wno-lint --binary clarvi_sim.sv"
S  10993608   176742  1755170725   788443272  1705136080           0 "/usr/bin/verilator_bin"
S      4942   178563  1755170725   800443318  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S     37109  1601535  1763476886   770531497  1763476886   770531497 "clarvi.sv"
S      3922  1601547  1763476886   770531497  1763476886   770531497 "clarvi_avalon.sv"
S      7177  1601548  1763476886   770531497  1763476886   770531497 "clarvi_debug.sv"
S      6280  1601550  1763476886   770531497  1763476886   770531497 "clarvi_sim.sv"
S      3640  1601552  1763476886   771531502  1763476886   771531502 "dual_port_bram.sv"
T      3498  1603959  1764003436   719032467  1764003436   719032467 "obj_dir/Vclarvi_sim.cpp"
T      3262  1603958  1764003436   719032467  1764003436   719032467 "obj_dir/Vclarvi_sim.h"
T      1770  1603972  1764003436   728032391  1764003436   728032391 "obj_dir/Vclarvi_sim.mk"
T       420  1603954  1764003436   719032467  1764003436   719032467 "obj_dir/Vclarvi_sim__ConstPool_0.cpp"
T       973  1603951  1764003436   719032467  1764003436   719032467 "obj_dir/Vclarvi_sim__Syms.cpp"
T      1061  1603952  1764003436   719032467  1764003436   719032467 "obj_dir/Vclarvi_sim__Syms.h"
T     11030  1603961  1764003436   720032459  1764003436   720032459 "obj_dir/Vclarvi_sim___024root.h"
T    397041  1603967  1764003436   728032391  1764003436   728032391 "obj_dir/Vclarvi_sim___024root__DepSet_hd4046c5c__0.cpp"
T    230264  1603965  1764003436   722032442  1764003436   722032442 "obj_dir/Vclarvi_sim___024root__DepSet_hd4046c5c__0__Slow.cpp"
T    115184  1603966  1764003436   724032425  1764003436   724032425 "obj_dir/Vclarvi_sim___024root__DepSet_hfd562ed1__0.cpp"
T      1962  1603964  1764003436   720032459  1764003436   720032459 "obj_dir/Vclarvi_sim___024root__DepSet_hfd562ed1__0__Slow.cpp"
T       746  1603963  1764003436   720032459  1764003436   720032459 "obj_dir/Vclarvi_sim___024root__Slow.cpp"
T      1041  1603962  1764003436   720032459  1764003436   720032459 "obj_dir/Vclarvi_sim___024unit.h"
T      7400  1603969  1764003436   728032391  1764003436   728032391 "obj_dir/Vclarvi_sim___024unit__DepSet_hf262917b__0__Slow.cpp"
T      1036  1603968  1764003436   728032391  1764003436   728032391 "obj_dir/Vclarvi_sim___024unit__Slow.cpp"
T       979  1603970  1764003436   728032391  1764003436   728032391 "obj_dir/Vclarvi_sim__main.cpp"
T       719  1603960  1764003436   719032467  1764003436   719032467 "obj_dir/Vclarvi_sim__pch.h"
T       897  1603973  1764003436   729032383  1764003436   729032383 "obj_dir/Vclarvi_sim__ver.d"
T         0        0  1764003436   729032383  1764003436   729032383 "obj_dir/Vclarvi_sim__verFiles.dat"
T      1829  1603971  1764003436   728032391  1764003436   728032391 "obj_dir/Vclarvi_sim_classes.mk"
S      7593  1601553  1763476886   771531502  1763476886   771531502 "riscv.svh"
