-- generated by newgenasym Sat Feb 09 09:08:23 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dioschottky3p_v7 is
    port (    
	N:         INOUT  STD_LOGIC;    
	P1:        INOUT  STD_LOGIC;    
	P2:        INOUT  STD_LOGIC);
end dioschottky3p_v7;
