--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PWM_TOP.twx PWM_TOP.ncd -o PWM_TOP.twr PWM_TOP.pcf -ucf
PWM.ucf

Design file:              PWM_TOP.ncd
Physical constraint file: PWM_TOP.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
BOTON_LED     |    2.693(R)|      SLOW  |   -0.051(R)|      SLOW  |CLK_BUFGP         |   0.000|
BOTON_MDC     |    2.119(R)|      SLOW  |    0.509(R)|      SLOW  |CLK_BUFGP         |   0.000|
BOTON_MR      |    2.001(R)|      SLOW  |    0.109(R)|      SLOW  |CLK_BUFGP         |   0.000|
ENCODER_SIM<0>|    1.131(R)|      SLOW  |    0.135(R)|      SLOW  |CLK_BUFGP         |   0.000|
ENCODER_SIM<1>|    2.020(R)|      SLOW  |   -0.690(R)|      FAST  |CLK_BUFGP         |   0.000|
ENCODER_SIM<2>|    2.091(R)|      SLOW  |   -0.760(R)|      FAST  |CLK_BUFGP         |   0.000|
ENCODER_SIM<3>|    1.257(R)|      SLOW  |    0.015(R)|      SLOW  |CLK_BUFGP         |   0.000|
ENCODER_SIM<4>|    1.859(R)|      SLOW  |   -0.478(R)|      FAST  |CLK_BUFGP         |   0.000|
ENCODER_SIM<5>|    1.530(R)|      SLOW  |   -0.246(R)|      SLOW  |CLK_BUFGP         |   0.000|
ENCODER_SIM<6>|    1.798(R)|      SLOW  |   -0.410(R)|      FAST  |CLK_BUFGP         |   0.000|
ENCODER_SIM<7>|    2.063(R)|      SLOW  |   -0.617(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
LED          |        10.773(R)|      SLOW  |         4.671(R)|      FAST  |CLK_BUFGP         |   0.000|
MOTORREDUCTOR|         9.522(R)|      SLOW  |         3.892(R)|      FAST  |CLK_BUFGP         |   0.000|
MOTOR_DC     |        10.168(R)|      SLOW  |         4.303(R)|      FAST  |CLK_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.429|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 23 03:54:04 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



