
module question4(
	input a,
	input b,
	input [2:1]G,
	input sel,
	input en,
	output tout
);



my_modu U1(sx, a, b, m_out);

wire [2:1]G, sel, en, w1;

and U2(sx, G[1], G[2]);

nor U3(w1, m_out, sel);

not U4(tout, w1, en);

endmodule