{
  "module_name": "smu7_smumgr.h",
  "hash_id": "0323c9cb3986ab66f159bb3575950b95fbc14183d6ffd428891855ea0b84ecce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/smumgr/smu7_smumgr.h",
  "human_readable_source": " \n\n#ifndef _SMU7_SMUMANAGER_H\n#define _SMU7_SMUMANAGER_H\n\n\n#include <pp_endian.h>\n\n#define SMC_RAM_END 0x40000\n\nstruct smu7_buffer_entry {\n\tuint32_t data_size;\n\tuint64_t mc_addr;\n\tvoid *kaddr;\n\tstruct amdgpu_bo *handle;\n};\n\nstruct smu7_smumgr {\n\tstruct smu7_buffer_entry smu_buffer;\n\tstruct smu7_buffer_entry header_buffer;\n\tstruct SMU_DRAMData_TOC *toc;\n\n\tuint32_t                             soft_regs_start;\n\tuint32_t                             dpm_table_start;\n\tuint32_t                             mc_reg_table_start;\n\tuint32_t                             fan_table_start;\n\tuint32_t                             arb_table_start;\n\tuint32_t                             ulv_setting_starts;\n\tuint8_t                              security_hard_key;\n\tuint32_t                             acpi_optimization;\n\tuint32_t                             avfs_btc_param;\n};\n\n\nint smu7_copy_bytes_from_smc(struct pp_hwmgr *hwmgr, uint32_t smc_start_address,\n\t\t\t\tuint32_t *dest, uint32_t byte_count, uint32_t limit);\nint smu7_copy_bytes_to_smc(struct pp_hwmgr *hwmgr, uint32_t smc_start_address,\n\t\t\tconst uint8_t *src, uint32_t byte_count, uint32_t limit);\nint smu7_program_jump_on_start(struct pp_hwmgr *hwmgr);\nbool smu7_is_smc_ram_running(struct pp_hwmgr *hwmgr);\nint smu7_send_msg_to_smc(struct pp_hwmgr *hwmgr, uint16_t msg);\nint smu7_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr, uint16_t msg,\n\t\t\t\t\t\tuint32_t parameter);\nuint32_t smu7_get_argument(struct pp_hwmgr *hwmgr);\nint smu7_send_msg_to_smc_offset(struct pp_hwmgr *hwmgr);\n\nenum cgs_ucode_id smu7_convert_fw_type_to_cgs(uint32_t fw_type);\nint smu7_read_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr,\n\t\t\t\t\t\tuint32_t *value, uint32_t limit);\nint smu7_write_smc_sram_dword(struct pp_hwmgr *hwmgr, uint32_t smc_addr,\n\t\t\t\t\t\tuint32_t value, uint32_t limit);\n\nint smu7_request_smu_load_fw(struct pp_hwmgr *hwmgr);\nint smu7_check_fw_load_finish(struct pp_hwmgr *hwmgr, uint32_t fw_type);\nint smu7_reload_firmware(struct pp_hwmgr *hwmgr);\nint smu7_upload_smu_firmware_image(struct pp_hwmgr *hwmgr);\nint smu7_init(struct pp_hwmgr *hwmgr);\nint smu7_smu_fini(struct pp_hwmgr *hwmgr);\n\nint smu7_setup_pwr_virus(struct pp_hwmgr *hwmgr);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}