

================================================================
== Vitis HLS Report for 'mp_mul_142'
================================================================
* Date:           Tue May 20 14:36:37 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      325|  2.270 us|  3.250 us|  227|  325|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_142_Pipeline_VITIS_LOOP_144_2_fu_122  |mp_mul_142_Pipeline_VITIS_LOOP_144_2  |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_142_Pipeline_VITIS_LOOP_157_4_fu_138  |mp_mul_142_Pipeline_VITIS_LOOP_157_4  |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      120|      176|   15 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |      105|      147|   15 ~ 21|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3038|   3051|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     312|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3350|   3518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_142_Pipeline_VITIS_LOOP_144_2_fu_122  |mp_mul_142_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1187|  1429|    0|
    |grp_mp_mul_142_Pipeline_VITIS_LOOP_157_4_fu_138  |mp_mul_142_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1191|  1422|    0|
    |mul_32ns_32ns_64_2_1_U1833                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1834                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1835                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1836                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  16|  3038|  3051|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_13_fu_236_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_197_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_13_fu_287_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_264_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_191_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_258_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    3|          9|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |b_address0          |  14|          3|    7|         21|
    |b_ce0               |  14|          3|    1|          3|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_444_ce       |  14|          3|    1|          3|
    |grp_fu_444_p0       |  14|          3|   32|         96|
    |grp_fu_444_p1       |  14|          3|   32|         96|
    |grp_fu_448_ce       |  14|          3|    1|          3|
    |grp_fu_448_p0       |  14|          3|   32|         96|
    |grp_fu_448_p1       |  14|          3|   32|         96|
    |grp_fu_452_ce       |  14|          3|    1|          3|
    |grp_fu_452_p0       |  14|          3|   32|         96|
    |grp_fu_452_p1       |  14|          3|   32|         96|
    |grp_fu_456_ce       |  14|          3|    1|          3|
    |grp_fu_456_p0       |  14|          3|   32|         96|
    |grp_fu_456_p1       |  14|          3|   32|         96|
    |i_25_fu_82          |   9|          2|    4|          8|
    |i_fu_46             |   9|          2|    4|          8|
    |indvars_iv31_fu_42  |   9|          2|    4|          8|
    |indvars_iv_fu_78    |   9|          2|    4|          8|
    |u_016_fu_50         |   9|          2|    4|          8|
    |u_29_fu_70          |   9|          2|    4|          8|
    |v_017_fu_54         |   9|          2|   64|        128|
    |v_fu_74             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  493|       1402|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   9|   0|    9|          0|
    |empty_reg_346                                                 |   3|   0|    3|          0|
    |grp_mp_mul_142_Pipeline_VITIS_LOOP_144_2_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_142_Pipeline_VITIS_LOOP_157_4_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |i_25_fu_82                                                    |   4|   0|    4|          0|
    |i_76_reg_422                                                  |   4|   0|    4|          0|
    |i_fu_46                                                       |   4|   0|    4|          0|
    |indvars_iv31_fu_42                                            |   4|   0|    4|          0|
    |indvars_iv31_load_reg_417                                     |   4|   0|    4|          0|
    |indvars_iv_fu_78                                              |   4|   0|    4|          0|
    |trunc_ln143_reg_383                                           |   3|   0|    3|          0|
    |trunc_ln156_reg_439                                           |   3|   0|    3|          0|
    |u_016_fu_50                                                   |   4|   0|    4|          0|
    |u_29_fu_70                                                    |   4|   0|    4|          0|
    |u_reg_370                                                     |   4|   0|    4|          0|
    |v_017_fu_54                                                   |  64|   0|   64|          0|
    |v_192_reg_375                                                 |  64|   0|   64|          0|
    |v_fu_74                                                       |  64|   0|   64|          0|
    |v_load_reg_431                                                |  64|   0|   64|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 312|   0|  312|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    mp_mul.142|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    mp_mul.142|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    mp_mul.142|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    mp_mul.142|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    mp_mul.142|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    mp_mul.142|  return value|
|a_address0  |  out|    3|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   64|   ap_memory|             a|         array|
|b_address0  |  out|    7|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|b_offset    |   in|   32|     ap_none|      b_offset|        scalar|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_016 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'u_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_017 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_offset"   --->   Operation 14 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i32 %b_offset_read"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_33_loc = alloca i32 1"   --->   Operation 16 'alloca' 't_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_35_loc = alloca i32 1"   --->   Operation 17 'alloca' 'v_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_114_loc = alloca i32 1"   --->   Operation 18 'alloca' 'v_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 0, i64 %v_017" [src/generic/fp_generic.c:140]   --->   Operation 19 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 0, i4 %u_016" [src/generic/fp_generic.c:140]   --->   Operation 20 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv31"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 23 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_75 = load i4 %i" [src/generic/fp_generic.c:143]   --->   Operation 24 'load' 'i_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%u = load i4 %u_016"   --->   Operation 25 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%v_192 = load i64 %v_017"   --->   Operation 26 'load' 'v_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_75, i4 8" [src/generic/fp_generic.c:143]   --->   Operation 27 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_75, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 28 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader" [src/generic/fp_generic.c:143]   --->   Operation 29 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i_75" [src/generic/fp_generic.c:143]   --->   Operation 30 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln143, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%u_29 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 32 'alloca' 'u_29' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 33 'alloca' 'v' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 34 'alloca' 'indvars_iv' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_25 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 35 'alloca' 'i_25' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 8, i4 %i_25" [src/generic/fp_generic.c:139]   --->   Operation 36 'store' 'store_ln139' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 37 'store' 'store_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 %v_192, i64 %v" [src/generic/fp_generic.c:140]   --->   Operation 38 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 39 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 40 'br' 'br_ln156' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 41 'load' 'indvars_iv31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.32ns)   --->   "%call_ln143 = call void @mp_mul.142_Pipeline_VITIS_LOOP_144_2, i64 %v_192, i4 %u, i4 %indvars_iv31_load, i64 %a, i3 %trunc_ln143, i3 %empty, i64 %b, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 42 'call' 'call_ln143' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln143_13 = add i4 %indvars_iv31_load, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 43 'add' 'add_ln143_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143_13, i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 44 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln143 = call void @mp_mul.142_Pipeline_VITIS_LOOP_144_2, i64 %v_192, i4 %u, i4 %indvars_iv31_load, i64 %a, i3 %trunc_ln143, i3 %empty, i64 %b, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 45 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:140]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/generic/fp_generic.c:143]   --->   Operation 47 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%v_114_loc_load = load i64 %v_114_loc"   --->   Operation 48 'load' 'v_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %trunc_ln143" [src/generic/fp_generic.c:150]   --->   Operation 49 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%c_addr_25 = getelementptr i64 %c, i32 0, i32 %zext_ln150" [src/generic/fp_generic.c:150]   --->   Operation 50 'getelementptr' 'c_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln150 = store i64 %v_114_loc_load, i4 %c_addr_25" [src/generic/fp_generic.c:150]   --->   Operation 51 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 52 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.98>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%i_76 = load i4 %i_25" [src/generic/fp_generic.c:156]   --->   Operation 53 'load' 'i_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_76, i4 15" [src/generic/fp_generic.c:156]   --->   Operation 54 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65" [src/generic/fp_generic.c:156]   --->   Operation 55 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 56 'load' 'v_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_76, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 57 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln156, i4 %i_25" [src/generic/fp_generic.c:139]   --->   Operation 58 'store' 'store_ln139' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%v_load49 = load i64 %v" [src/generic/fp_generic.c:168]   --->   Operation 59 'load' 'v_load49' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 15" [src/generic/fp_generic.c:168]   --->   Operation 60 'getelementptr' 'c_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i64 %v_load49, i4 %c_addr" [src/generic/fp_generic.c:168]   --->   Operation 61 'store' 'store_ln168' <Predicate = (icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [src/generic/fp_generic.c:169]   --->   Operation 62 'ret' 'ret_ln169' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.91>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%u_29_load = load i4 %u_29"   --->   Operation 63 'load' 'u_29_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 64 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:156]   --->   Operation 65 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (4.91ns)   --->   "%call_ln156 = call void @mp_mul.142_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %a, i4 %i_76, i3 %empty, i64 %b, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 66 'call' 'call_ln156' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln156_13 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 67 'add' 'add_ln156_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156_13, i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 68 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mp_mul.142_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %a, i4 %i_76, i3 %empty, i64 %b, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 69 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:139]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [src/generic/fp_generic.c:156]   --->   Operation 71 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%v_35_loc_load = load i64 %v_35_loc"   --->   Operation 72 'load' 'v_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%t_33_loc_load = load i3 %t_33_loc"   --->   Operation 73 'load' 't_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %t_33_loc_load" [src/generic/fp_generic.c:157]   --->   Operation 74 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_76" [src/generic/fp_generic.c:163]   --->   Operation 75 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%c_addr_26 = getelementptr i64 %c, i32 0, i32 %zext_ln163" [src/generic/fp_generic.c:163]   --->   Operation 76 'getelementptr' 'c_addr_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_26" [src/generic/fp_generic.c:163]   --->   Operation 77 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %zext_ln157, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 78 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 79 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv31            (alloca           ) [ 0111110000]
i                       (alloca           ) [ 0111110000]
u_016                   (alloca           ) [ 0111110000]
v_017                   (alloca           ) [ 0111110000]
b_offset_read           (read             ) [ 0000000000]
empty                   (trunc            ) [ 0011111111]
t_33_loc                (alloca           ) [ 0011111111]
v_35_loc                (alloca           ) [ 0011111111]
v_114_loc               (alloca           ) [ 0011110000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_75                    (load             ) [ 0000000000]
u                       (load             ) [ 0001100000]
v_192                   (load             ) [ 0001100000]
icmp_ln143              (icmp             ) [ 0011110000]
add_ln143               (add              ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
trunc_ln143             (trunc            ) [ 0001110000]
store_ln139             (store            ) [ 0000000000]
u_29                    (alloca           ) [ 0011111111]
v                       (alloca           ) [ 0011111111]
indvars_iv              (alloca           ) [ 0011111111]
i_25                    (alloca           ) [ 0011111111]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
indvars_iv31_load       (load             ) [ 0000100000]
add_ln143_13            (add              ) [ 0000000000]
store_ln143             (store            ) [ 0000000000]
call_ln143              (call             ) [ 0000000000]
speclooptripcount_ln140 (speclooptripcount) [ 0000000000]
specloopname_ln143      (specloopname     ) [ 0000000000]
v_114_loc_load          (load             ) [ 0000000000]
zext_ln150              (zext             ) [ 0000000000]
c_addr_25               (getelementptr    ) [ 0000000000]
store_ln150             (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_76                    (load             ) [ 0000000111]
icmp_ln156              (icmp             ) [ 0000001111]
br_ln156                (br               ) [ 0000000000]
v_load                  (load             ) [ 0000000110]
add_ln156               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
v_load49                (load             ) [ 0000000000]
c_addr                  (getelementptr    ) [ 0000000000]
store_ln168             (store            ) [ 0000000000]
ret_ln169               (ret              ) [ 0000000000]
u_29_load               (load             ) [ 0000000010]
indvars_iv_load         (load             ) [ 0000000000]
trunc_ln156             (trunc            ) [ 0000000010]
add_ln156_13            (add              ) [ 0000000000]
store_ln156             (store            ) [ 0000000000]
call_ln156              (call             ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln156      (specloopname     ) [ 0000000000]
v_35_loc_load           (load             ) [ 0000000000]
t_33_loc_load           (load             ) [ 0000000000]
zext_ln157              (zext             ) [ 0000000000]
zext_ln163              (zext             ) [ 0000000000]
c_addr_26               (getelementptr    ) [ 0000000000]
store_ln163             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.142_Pipeline_VITIS_LOOP_144_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.142_Pipeline_VITIS_LOOP_157_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="indvars_iv31_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="u_016_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_016/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v_017_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_017/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="t_33_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="v_35_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v_114_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="u_29_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_29/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvars_iv_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_25_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="c_addr_25_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_25/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/5 store_ln168/6 store_ln163/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="c_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_addr_26_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_26/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_mp_mul_142_Pipeline_VITIS_LOOP_144_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2"/>
<pin id="125" dir="0" index="2" bw="4" slack="2"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="0" index="4" bw="64" slack="0"/>
<pin id="128" dir="0" index="5" bw="3" slack="1"/>
<pin id="129" dir="0" index="6" bw="3" slack="2"/>
<pin id="130" dir="0" index="7" bw="64" slack="0"/>
<pin id="131" dir="0" index="8" bw="64" slack="2"/>
<pin id="132" dir="0" index="9" bw="64" slack="2"/>
<pin id="133" dir="0" index="10" bw="4" slack="2"/>
<pin id="134" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_mp_mul_142_Pipeline_VITIS_LOOP_157_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="1"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="0" index="4" bw="64" slack="0"/>
<pin id="144" dir="0" index="5" bw="4" slack="1"/>
<pin id="145" dir="0" index="6" bw="3" slack="3"/>
<pin id="146" dir="0" index="7" bw="64" slack="0"/>
<pin id="147" dir="0" index="8" bw="64" slack="3"/>
<pin id="148" dir="0" index="9" bw="64" slack="2"/>
<pin id="149" dir="0" index="10" bw="3" slack="3"/>
<pin id="150" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load49/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln140_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln140_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln139_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_75_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_75/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="u_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="v_192_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_192/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln143_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln143_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln143_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln139_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="1"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln139_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln140_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln140_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvars_iv31_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="2"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln143_13_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_13/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln143_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="2"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="v_114_loc_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="4"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_loc_load/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln150_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="3"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_76_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_76/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln156_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln156_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln139_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="u_29_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="2"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_29_load/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvars_iv_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="2"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln156_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln156_13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_13/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln156_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="2"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="v_35_loc_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="5"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_loc_load/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="t_33_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="5"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_loc_load/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln157_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln163_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="3"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln140_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="4"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="318" class="1005" name="indvars_iv31_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="u_016_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_016 "/>
</bind>
</comp>

<comp id="339" class="1005" name="v_017_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_017 "/>
</bind>
</comp>

<comp id="346" class="1005" name="empty_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="2"/>
<pin id="348" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="352" class="1005" name="t_33_loc_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="3"/>
<pin id="354" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_33_loc "/>
</bind>
</comp>

<comp id="358" class="1005" name="v_35_loc_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="3"/>
<pin id="360" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_35_loc "/>
</bind>
</comp>

<comp id="364" class="1005" name="v_114_loc_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="2"/>
<pin id="366" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_114_loc "/>
</bind>
</comp>

<comp id="370" class="1005" name="u_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="2"/>
<pin id="372" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="375" class="1005" name="v_192_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="2"/>
<pin id="377" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_192 "/>
</bind>
</comp>

<comp id="383" class="1005" name="trunc_ln143_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="389" class="1005" name="u_29_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_29 "/>
</bind>
</comp>

<comp id="396" class="1005" name="v_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="403" class="1005" name="indvars_iv_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_25_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvars_iv31_load_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv31_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="i_76_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_76 "/>
</bind>
</comp>

<comp id="431" class="1005" name="v_load_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="trunc_ln156_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 albl/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="451" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 albh/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 ahbl/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="459" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 ahbh/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="161"><net_src comp="86" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="182" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="182" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="197" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="188" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="185" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="291"><net_src comp="279" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="317"><net_src comp="305" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="42" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="328"><net_src comp="46" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="335"><net_src comp="50" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="122" pin=10"/></net>

<net id="342"><net_src comp="54" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="122" pin=9"/></net>

<net id="349"><net_src comp="158" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="122" pin=6"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="355"><net_src comp="58" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="138" pin=10"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="361"><net_src comp="62" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="367"><net_src comp="66" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="373"><net_src comp="185" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="378"><net_src comp="188" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="386"><net_src comp="203" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="392"><net_src comp="70" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="399"><net_src comp="74" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="138" pin=9"/></net>

<net id="406"><net_src comp="78" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="413"><net_src comp="82" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="420"><net_src comp="232" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="425"><net_src comp="255" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="434"><net_src comp="154" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="442"><net_src comp="282" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b | {}
	Port: c | {5 6 9 }
 - Input state : 
	Port: mp_mul.142 : a | {3 4 7 8 }
	Port: mp_mul.142 : b | {3 4 7 8 }
	Port: mp_mul.142 : b_offset | {1 }
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln140 : 1
		store_ln139 : 1
		store_ln0 : 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		trunc_ln143 : 1
		store_ln139 : 2
		store_ln139 : 1
		store_ln0 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 3
		call_ln143 : 1
		add_ln143_13 : 1
		store_ln143 : 2
	State 4
	State 5
		c_addr_25 : 1
		store_ln150 : 2
	State 6
		icmp_ln156 : 1
		br_ln156 : 2
		add_ln156 : 1
		store_ln139 : 2
		store_ln168 : 1
	State 7
		trunc_ln156 : 1
		call_ln156 : 2
		add_ln156_13 : 1
		store_ln156 : 2
	State 8
	State 9
		zext_ln157 : 1
		c_addr_26 : 1
		store_ln163 : 2
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mp_mul_142_Pipeline_VITIS_LOOP_144_2_fu_122 |    16   |  15.88  |   1714  |   1543  |
|          | grp_mp_mul_142_Pipeline_VITIS_LOOP_157_4_fu_138 |    16   |  15.88  |   1718  |   1541  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    grp_fu_444                   |    4    |    0    |   165   |    50   |
|    mul   |                    grp_fu_448                   |    4    |    0    |   165   |    50   |
|          |                    grp_fu_452                   |    4    |    0    |   165   |    50   |
|          |                    grp_fu_456                   |    4    |    0    |   165   |    50   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln143_fu_197                |    0    |    0    |    0    |    13   |
|    add   |               add_ln143_13_fu_236               |    0    |    0    |    0    |    13   |
|          |                 add_ln156_fu_264                |    0    |    0    |    0    |    13   |
|          |               add_ln156_13_fu_287               |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln143_fu_191                |    0    |    0    |    0    |    13   |
|          |                icmp_ln156_fu_258                |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |             b_offset_read_read_fu_86            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   empty_fu_158                  |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln143_fu_203               |    0    |    0    |    0    |    0    |
|          |                trunc_ln156_fu_282               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln150_fu_251                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln157_fu_305                |    0    |    0    |    0    |    0    |
|          |                zext_ln163_fu_309                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    48   |  31.76  |   4092  |   3362  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      empty_reg_346      |    3   |
|       i_25_reg_410      |    4   |
|       i_76_reg_422      |    4   |
|        i_reg_325        |    4   |
|indvars_iv31_load_reg_417|    4   |
|   indvars_iv31_reg_318  |    4   |
|    indvars_iv_reg_403   |    4   |
|     t_33_loc_reg_352    |    3   |
|   trunc_ln143_reg_383   |    3   |
|   trunc_ln156_reg_439   |    3   |
|      u_016_reg_332      |    4   |
|       u_29_reg_389      |    4   |
|        u_reg_370        |    4   |
|      v_017_reg_339      |   64   |
|    v_114_loc_reg_364    |   64   |
|      v_192_reg_375      |   64   |
|     v_35_loc_reg_358    |   64   |
|      v_load_reg_431     |   64   |
|        v_reg_396        |   64   |
+-------------------------+--------+
|          Total          |   432  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_99                |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|                 grp_access_fu_99                |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_mp_mul_142_Pipeline_VITIS_LOOP_144_2_fu_122 |  p3  |   2  |   4  |    8   ||    0    ||    9    |
| grp_mp_mul_142_Pipeline_VITIS_LOOP_157_4_fu_138 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   218  ||  6.5906 ||    0    ||    46   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4092  |  3362  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   46   |
|  Register |    -   |    -   |   432  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   38   |  4524  |  3408  |
+-----------+--------+--------+--------+--------+
