

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Wed Aug  7 14:46:15 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  343|  343|  343|  343|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Max_Loop         |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   50|   50|         5|          -|          -|    10|    no    |
        |- Prediction_Loop  |  270|  270|        27|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i14 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %select_ln13, %._crit_edge ]" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 37 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %m, %._crit_edge ]"   --->   Operation 38 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %m_0, -6" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 39 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%m = add i4 %m_0, 1" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 41 'add' 'm' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %1, label %._crit_edge" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %m_0 to i64" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 43 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln13" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 44 'getelementptr' 'dense_array_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%max_V = load i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 45 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_1 to i15" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 46 'sext' 'rhs_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 47 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%max_V = load i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 49 'load' 'max_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (2.20ns)   --->   "%icmp_ln1495 = icmp slt i14 %p_Val2_1, %max_V" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 50 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%select_ln13 = select i1 %icmp_ln1495, i14 %max_V, i14 %p_Val2_1" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 51 'select' 'select_ln13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i14 [ 0, %1 ], [ %sum_V, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 53 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -6" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 56 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 57 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_0 to i64" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 59 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dense_array_V_addr_1 = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln22" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 60 'getelementptr' 'dense_array_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %dense_array_V_addr_1, align 2" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 61 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i14 %p_Val2_3 to i22" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 62 'sext' 'sext_ln27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 63 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.97>
ST_5 : Operation 64 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %dense_array_V_addr_1, align 2" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 64 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 65 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.81ns)   --->   "%ret_V = sub i15 %lhs_V, %rhs_V" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 66 'sub' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [3/3] (3.83ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22]   --->   Operation 67 'call' 'p_Val2_2' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 15.1>
ST_6 : Operation 68 [2/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22]   --->   Operation 68 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 16.9>
ST_7 : Operation 69 [1/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22]   --->   Operation 69 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i15 %p_Val2_2 to i14" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 70 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.81ns)   --->   "%sum_V = add i14 %p_Val2_4, %p_Val2_3" [cnn_ap_lp/dense_out.cpp:23]   --->   Operation 71 'add' 'sum_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str215) nounwind" [cnn_ap_lp/dense_out.cpp:21]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.32ns)   --->   "store i14 %p_Val2_4, i14* %dense_array_V_addr_1, align 2" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %_ZNK13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi14ELi6ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %j_0, -6" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 76 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 77 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 78 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %_ZNK13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi14ELi6ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %j_0 to i64" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 80 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%dense_array_V_addr_2 = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln29" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 81 'getelementptr' 'dense_array_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i14* %dense_array_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 82 'load' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_out.cpp:32]   --->   Operation 83 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 6.16>
ST_10 : Operation 84 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i14* %dense_array_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 84 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%t_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_5, i8 0)" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 85 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [26/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 86 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 3.84>
ST_11 : Operation 87 [25/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 87 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 3.84>
ST_12 : Operation 88 [24/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 88 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 3.84>
ST_13 : Operation 89 [23/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 3.84>
ST_14 : Operation 90 [22/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 3.84>
ST_15 : Operation 91 [21/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 3.84>
ST_16 : Operation 92 [20/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 3.84>
ST_17 : Operation 93 [19/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 3.84>
ST_18 : Operation 94 [18/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 3.84>
ST_19 : Operation 95 [17/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 3.84>
ST_20 : Operation 96 [16/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 3.84>
ST_21 : Operation 97 [15/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 3.84>
ST_22 : Operation 98 [14/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 3.84>
ST_23 : Operation 99 [13/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 3.84>
ST_24 : Operation 100 [12/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 3.84>
ST_25 : Operation 101 [11/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 3.84>
ST_26 : Operation 102 [10/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 3.84>
ST_27 : Operation 103 [9/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 3.84>
ST_28 : Operation 104 [8/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 3.84>
ST_29 : Operation 105 [7/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 3.84>
ST_30 : Operation 106 [6/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 106 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 3.84>
ST_31 : Operation 107 [5/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 3.84>
ST_32 : Operation 108 [4/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 108 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 3.84>
ST_33 : Operation 109 [3/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 109 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 3.84>
ST_34 : Operation 110 [2/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 110 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 6.16>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str316) nounwind" [cnn_ap_lp/dense_out.cpp:28]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 112 [1/26] (3.84ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 112 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 14> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i22 %sdiv_ln1148 to i14" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 113 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 114 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln29" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 114 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 115 [1/1] (2.32ns)   --->   "store i14 %trunc_ln703, i14* %prediction_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_35 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:13) with incoming values : ('select_ln13', cnn_ap_lp/dense_out.cpp:13) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', cnn_ap_lp/dense_out.cpp:12) [9]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr', cnn_ap_lp/dense_out.cpp:13) [17]  (0 ns)
	'load' operation ('max.V', cnn_ap_lp/dense_out.cpp:13) on array 'dense_array_V' [18]  (2.32 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_lp/dense_out.cpp:13) on array 'dense_array_V' [18]  (2.32 ns)
	'icmp' operation ('icmp_ln1495', cnn_ap_lp/dense_out.cpp:13) [19]  (2.21 ns)
	'select' operation ('select_ln13', cnn_ap_lp/dense_out.cpp:13) [20]  (0.702 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_out.cpp:20) [27]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_1', cnn_ap_lp/dense_out.cpp:22) [35]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:22) on array 'dense_array_V' [36]  (2.32 ns)

 <State 5>: 7.97ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:22) on array 'dense_array_V' [36]  (2.32 ns)
	'sub' operation ('ret.V', cnn_ap_lp/dense_out.cpp:22) [38]  (1.81 ns)
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22) to 'exp<15, 7>' [39]  (3.84 ns)

 <State 6>: 15.2ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22) to 'exp<15, 7>' [39]  (15.2 ns)

 <State 7>: 17ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22) to 'exp<15, 7>' [39]  (15.2 ns)
	'add' operation ('sum.V', cnn_ap_lp/dense_out.cpp:23) [42]  (1.81 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln22', cnn_ap_lp/dense_out.cpp:22) of variable '__Val2__', cnn_ap_lp/dense_out.cpp:22 on array 'dense_array_V' [41]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_lp/dense_out.cpp:27) [48]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_2', cnn_ap_lp/dense_out.cpp:29) [56]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:29) on array 'dense_array_V' [57]  (2.32 ns)

 <State 10>: 6.17ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:29) on array 'dense_array_V' [57]  (2.32 ns)
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 11>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 12>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 13>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 14>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 15>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 16>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 17>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 18>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 19>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 20>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 21>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 22>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 23>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 24>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 25>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 26>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 27>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 28>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 29>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 30>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 31>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 32>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 33>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 34>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)

 <State 35>: 6.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_lp/dense_out.cpp:29) [59]  (3.85 ns)
	'store' operation ('store_ln29', cnn_ap_lp/dense_out.cpp:29) of variable 'trunc_ln703', cnn_ap_lp/dense_out.cpp:29 on array 'prediction_V' [62]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
