// Seed: 702376575
module module_0 (
    output wire id_0,
    output wand id_1,
    input tri id_2,
    output supply1 id_3,
    output wand id_4,
    output tri id_5,
    input tri1 id_6,
    output wor id_7,
    input wand id_8
);
  wire id_10, id_11, id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8
);
  assign id_8 = 1;
  wire id_10 = id_10;
  wire id_11, id_12, id_13, id_14;
  module_0(
      id_7, id_7, id_4, id_8, id_8, id_8, id_3, id_7, id_3
  ); id_15(
      1
  );
endmodule
