

================================================================
== Vitis HLS Report for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       36|  20.000 ns|  0.360 us|    2|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PE_Compute  |        0|       34|         4|          1|          1|  0 ~ 32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     79|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|     21|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|    168|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    168|    163|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_102_p2                     |         +|   0|  0|  31|          31|           1|
    |sum_1_fu_120_p2                   |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln9_fu_96_p2                 |      icmp|   0|  0|  12|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  79|          98|          69|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |i_fu_50                  |   9|          2|   31|         62|
    |property_input_blk_n     |   9|          2|    1|          2|
    |sum_fu_46                |   9|          2|   32|         64|
    |weight_input_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   98|        196|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_50                           |  31|   0|   31|          0|
    |icmp_ln9_reg_149                  |   1|   0|    1|          0|
    |icmp_ln9_reg_149_pp0_iter1_reg    |   1|   0|    1|          0|
    |mul_ln14_reg_163                  |  32|   0|   32|          0|
    |sum_fu_46                         |  32|   0|   32|          0|
    |tmp_1_reg_158                     |  32|   0|   32|          0|
    |tmp_reg_153                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 168|   0|  168|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute|  return value|
|property_input_dout            |   in|   32|     ap_fifo|                                       property_input|       pointer|
|property_input_num_data_valid  |   in|    2|     ap_fifo|                                       property_input|       pointer|
|property_input_fifo_cap        |   in|    2|     ap_fifo|                                       property_input|       pointer|
|property_input_empty_n         |   in|    1|     ap_fifo|                                       property_input|       pointer|
|property_input_read            |  out|    1|     ap_fifo|                                       property_input|       pointer|
|weight_input_dout              |   in|   32|     ap_fifo|                                         weight_input|       pointer|
|weight_input_num_data_valid    |   in|    2|     ap_fifo|                                         weight_input|       pointer|
|weight_input_fifo_cap          |   in|    2|     ap_fifo|                                         weight_input|       pointer|
|weight_input_empty_n           |   in|    1|     ap_fifo|                                         weight_input|       pointer|
|weight_input_read              |  out|    1|     ap_fifo|                                         weight_input|       pointer|
|featrue_length                 |   in|   32|     ap_none|                                       featrue_length|        scalar|
|sum_out                        |  out|   32|      ap_vld|                                              sum_out|       pointer|
|sum_out_ap_vld                 |  out|    1|      ap_vld|                                              sum_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

