read_verilog Fifo.v

proc; opt; memory; opt; fsm; opt;

techmap;

dfflibmap -liberty cmos_cells.lib

abc -liberty cmos_cells.lib

clean

write_verilog Fifo_synth.v