Source Block: hdl/library/util_do_ram/util_do_ram.v@182:197@HdlStmProcess
  .doutb (rd_data)
);

reg rd_active = 1'b0;
reg [1:0] rd_req_cnt = 2'b0;
always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)
    rd_req_cnt <= rd_req_cnt + 2'b1;
  else if (rd_response_eot)
    rd_req_cnt <= rd_req_cnt - 2'b1;
end

assign rd_request_ready = ~rd_req_cnt[1];

always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)

Diff Content:
- 187 always @(posedge m_axis_aclk) begin
- 188   if (rd_request_valid & rd_request_ready)
- 189     rd_req_cnt <= rd_req_cnt + 2'b1;
- 190   else if (rd_response_eot)
- 191     rd_req_cnt <= rd_req_cnt - 2'b1;
- 192 end

Clone Blocks:
Clone Blocks 1:
hdl/library/util_do_ram/util_do_ram.v@181:191
  .addrb (rd_addr),
  .doutb (rd_data)
);

reg rd_active = 1'b0;
reg [1:0] rd_req_cnt = 2'b0;
always @(posedge m_axis_aclk) begin
  if (rd_request_valid & rd_request_ready)
    rd_req_cnt <= rd_req_cnt + 2'b1;
  else if (rd_response_eot)
    rd_req_cnt <= rd_req_cnt - 2'b1;

