We discuss about Chisel IR (Intermediate Representation) and FIRRTL.
1. FIRRTL (Intermediate Representation of RTL) is the chisel internal representation for Verilog Hardware.
2. Delay Module translate by Chisel (Before Chisel 3.6) and by FIRRTL (After Chisel 3.6). 
3. FIRRTL Optimization
