Source Block: oh/elink/dv/dv_elink.v@244:254@HdlIdDef
   reg [31:0] 		 etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk; //for pll-->cclk, rxclk, txclk

   //######
   //CLOCKS for all
   //######
   /*eclocks AUTO_TEMPLATE (

Diff Content:
- 249    wire clkin         = clk; //for pll-->cclk, rxclk, txclk

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/dv_elink.v@240:250
   
   wire                 emem_wait;

   
   reg [31:0] 		 etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk; //for pll-->cclk, rxclk, txclk


Clone Blocks 2:
oh/elink/dv/dv_elink.v@239:249

   
   wire                 emem_wait;

   
   reg [31:0] 		 etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk; //for pll-->cclk, rxclk, txclk

