<div id="pf1b5" class="pf w0 h0" data-page-no="1b5"><div class="pc pc1b5 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1b5.png"/><div class="t m0 x117 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">Program and erase commands also check the address to determine if the operation is</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">requested to execute on protected areas. If the protection check fails, the</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">FSTAT[FPVIOL] (protection error) flag is set.</div><div class="t m0 x117 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">Command processing never proceeds to execution when the parameter or protection</div><div class="t m0 x117 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">step fails. Instead, command processing is terminated after setting the FSTAT[CCIF]</div><div class="t m0 x117 hf y62a ff3 fs5 fc0 sc0 ls0">bit.</div><div class="t m0 xf6 hf y674 ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>If the parameter and protection checks pass, the command proceeds to execution.</div><div class="t m0 x117 hf y675 ff3 fs5 fc0 sc0 ls0 ws0">Run-time errors, such as failure to erase verify, may occur during the execution</div><div class="t m0 x117 hf y676 ff3 fs5 fc0 sc0 ls0 ws0">phase. Run-time errors are reported in the FSTAT[MGSTAT0] bit. A command may</div><div class="t m0 x117 hf y677 ff3 fs5 fc0 sc0 ls0 ws0">have access errors, protection errors, and run-time errors, but the run-time errors are</div><div class="t m0 x117 hf y26b1 ff3 fs5 fc0 sc0 ls0 ws0">not seen until all access and protection errors have been corrected.</div><div class="t m0 xf6 hf y26b2 ff3 fs5 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>Command execution results, if applicable, are reported back to the user via the</div><div class="t m0 x117 hf y26b3 ff3 fs5 fc0 sc0 ls0 ws0">FCCOB and FSTAT registers.</div><div class="t m0 xf6 hf y26b4 ff3 fs5 fc0 sc0 ls0 ws0">4.<span class="_ _11"> </span>The flash memory module sets the FSTAT[CCIF] bit signifying that the command</div><div class="t m0 x117 hf y26b5 ff3 fs5 fc0 sc0 ls0 ws0">has completed.</div><div class="t m0 x9 hf y26b6 ff3 fs5 fc0 sc0 ls0 ws0">The flow for a generic command write sequence is illustrated in the following figure.</div><div class="t m0 x150 h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 27 Flash Memory Module (FTFA)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>437</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
