
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003562                       # Number of seconds simulated
sim_ticks                                  3562439340                       # Number of ticks simulated
final_tick                               533126819277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 409647                       # Simulator instruction rate (inst/s)
host_op_rate                                   518452                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 360086                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915176                       # Number of bytes of host memory used
host_seconds                                  9893.30                       # Real time elapsed on the host
sim_insts                                  4052762819                       # Number of instructions simulated
sim_ops                                    5129202536                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       258304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       130304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152064                       # Number of bytes read from this memory
system.physmem.bytes_read::total               646528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       297216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            297216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2018                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1018                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          774                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1188                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5051                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2322                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2322                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       359304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     72507621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36577184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       574887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27810158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       467096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     42685358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               181484634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       359304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       574887                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       467096                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1904313                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83430473                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83430473                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83430473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       359304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     72507621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36577184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       574887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27810158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       467096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     42685358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              264915107                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8543021                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109770                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552675                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202599                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1270543                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204461                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315396                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8849                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3201295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17040785                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109770                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519857                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083499                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        690545                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565430                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8430029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4769654     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365174      4.33%     60.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317978      3.77%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342085      4.06%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          303505      3.60%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155754      1.85%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101121      1.20%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269269      3.19%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1805489     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8430029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364013                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994702                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369939                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       647670                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479141                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876975                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507692                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1069                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20216648                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6289                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876975                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537568                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         294601                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77464                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364346                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279067                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19528550                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          533                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175213                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27102828                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91043311                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91043311                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10295833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3343                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           741213                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1942113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25936                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       351710                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18414117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3339                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14770695                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27999                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6137610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18771783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          143                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8430029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752152                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906830                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3009360     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1775850     21.07%     56.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1211252     14.37%     71.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763942      9.06%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748837      8.88%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444792      5.28%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336113      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74535      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65348      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8430029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108362     69.56%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21223     13.62%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26191     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12141418     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200377      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579909     10.70%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847394      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14770695                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728978                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010547                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38155197                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24555194                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14354609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14926476                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26598                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712910                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228399                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876975                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         220011                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16685                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417456                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1942113                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008299                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1741                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          878                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115102                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237212                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14511924                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486630                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258769                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310677                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057332                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824047                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698688                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14369372                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14354609                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9360286                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26127098                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680273                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358260                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178521                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204757                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7553054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3028291     40.09%     40.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040978     27.02%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833919     11.04%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428168      5.67%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369466      4.89%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       182030      2.41%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201025      2.66%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101573      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367604      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7553054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367604                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25603298                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37713596                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 112992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854302                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854302                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170546                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170546                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65531199                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19677806                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18964915                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8543021                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3144304                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2564410                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1329525                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1226023                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338693                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9452                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3146661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17278830                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3144304                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1564716                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3836771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124023                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        542890                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1553089                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8435945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4599174     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253915      3.01%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          472577      5.60%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          471096      5.58%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          292759      3.47%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          231971      2.75%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          146788      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137938      1.64%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1829727     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8435945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368055                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022567                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3283171                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       536833                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3684154                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22397                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        909383                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530413                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20731872                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        909383                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3522478                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101734                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       110673                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3462738                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       328933                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19980452                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135831                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28044224                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93213415                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93213415                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17278916                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10765273                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3544                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1702                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           922416                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1855759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       942622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       338979                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18826233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14970067                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29800                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6409842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19607802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8435945                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2910303     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1820297     21.58%     56.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1215918     14.41%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       791263      9.38%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       830768      9.85%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       403674      4.79%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       317507      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        72059      0.85%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74156      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8435945                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          93367     72.19%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18356     14.19%     86.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17616     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12522389     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       200814      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1702      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1448915      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796247      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14970067                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752315                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129339                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008640                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38535216                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25239516                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14625285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15099406                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46774                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728955                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228726                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        909383                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53988                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9182                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18829640                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1855759                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       942622                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1702                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250076                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14770188                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1382426                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       199877                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2159863                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2092941                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            777437                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728919                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14630080                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14625285                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9320143                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26750557                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711957                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348409                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10064082                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12392272                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6437413                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214172                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7526562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.646472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2873835     38.18%     38.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2100570     27.91%     66.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       873291     11.60%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       434037      5.77%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       435155      5.78%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175116      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       177549      2.36%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94557      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       362452      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7526562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10064082                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12392272                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1840700                       # Number of memory references committed
system.switch_cpus1.commit.loads              1126804                       # Number of loads committed
system.switch_cpus1.commit.membars               1702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1788718                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11164529                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255606                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       362452                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25993795                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38569369                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 107076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10064082                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12392272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10064082                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848862                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848862                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178047                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178047                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66349321                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20315069                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19038619                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3404                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8543021                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3212735                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2622375                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215758                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1361683                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1263108                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331956                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9569                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3329902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17458191                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3212735                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1595064                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3783670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1123697                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        491760                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1621510                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8511511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.537112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4727841     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          311020      3.65%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          462120      5.43%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          321951      3.78%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          225098      2.64%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          219863      2.58%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135064      1.59%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          284981      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1823573     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8511511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376065                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.043562                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3423860                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       516251                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3612711                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52684                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        905999                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539945                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20913291                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        905999                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3617390                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51288                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       188182                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3467998                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       280649                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20284325                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        116377                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95804                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28455637                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94429498                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94429498                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17466628                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10989009                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1741                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           838021                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1861659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       949989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11252                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       292201                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18893828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15076780                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30199                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6326750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19369979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8511511                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.771340                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916274                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3052426     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1695999     19.93%     55.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1234746     14.51%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       816535      9.59%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       820323      9.64%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       394479      4.63%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351275      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65477      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80251      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8511511                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          82111     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16245     14.08%     85.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17005     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12610148     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189938      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1735      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1483885      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       791074      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15076780                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764807                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115361                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38810631                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25224097                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14655799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15192141                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46773                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       726575                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228193                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        905999                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27234                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4969                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18897307                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1861659                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       949989                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1741                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248368                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14796854                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1385163                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279926                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2156780                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2101458                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            771617                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732040                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14662216                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14655799                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9494233                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26981777                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715529                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351876                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10155639                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12518439                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6378899                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217327                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7605512                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645969                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173523                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2919174     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2173765     28.58%     66.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       822043     10.81%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       458866      6.03%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       389763      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174433      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       166391      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114189      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       386888      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7605512                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10155639                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12518439                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1856880                       # Number of memory references committed
system.switch_cpus2.commit.loads              1135084                       # Number of loads committed
system.switch_cpus2.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1816333                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11269794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258919                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       386888                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26115962                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38701245                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10155639                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12518439                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10155639                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841210                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841210                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188764                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188764                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66456859                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20389667                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19214410                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8543021                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3122499                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2542176                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209824                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1333292                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1228995                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320882                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9393                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3449828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17063212                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3122499                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1549877                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3583995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1074630                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        529613                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1686210                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8424741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.494697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4840746     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192944      2.29%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252407      3.00%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          380089      4.51%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          367140      4.36%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279985      3.32%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165952      1.97%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248866      2.95%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1696612     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8424741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365503                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997328                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3563895                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       518296                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3454403                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27048                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861098                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527761                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20410992                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861098                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3754358                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         101469                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       141717                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3286473                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279620                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19810032                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120364                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27607532                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92252981                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92252981                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17130063                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10477431                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4176                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2370                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           792404                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1835026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18971                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       378334                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18405228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14810912                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27783                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6002546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18262379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8424741                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758026                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893756                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2908842     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1860006     22.08%     56.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1216521     14.44%     71.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811279      9.63%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       758312      9.00%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406554      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298925      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89957      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74345      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8424741                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72717     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14885     14.25%     83.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16861     16.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12328322     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209199      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1672      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1461770      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       809949      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14810912                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733686                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104463                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007053                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38178808                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24411844                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14396021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14915375                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50306                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       704401                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246331                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861098                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58735                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9654                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18409221                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       126980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1835026                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970985                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2316                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246742                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14528418                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1376800                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       282491                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2169927                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2034465                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793127                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.700618                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14400063                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14396021                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9248481                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25966343                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.685121                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356172                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10032152                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12330790                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6078443                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213108                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7563643                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630271                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2903897     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2182079     28.85%     67.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       799053     10.56%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459699      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383910      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       199501      2.64%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182440      2.41%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80789      1.07%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372275      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7563643                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10032152                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12330790                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855278                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130625                       # Number of loads committed
system.switch_cpus3.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768731                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11114475                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251665                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372275                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25600601                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37680046                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 118280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10032152                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12330790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10032152                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851564                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851564                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174310                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174310                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65379521                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19888469                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18849214                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                           5052                       # number of replacements
system.l2.tagsinuse                      16383.961906                       # Cycle average of tags in use
system.l2.total_refs                          1315543                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21436                       # Sample count of references to valid blocks.
system.l2.avg_refs                          61.370731                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           180.627096                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1038.511083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.977309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    508.694285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.962622                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    393.499364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.968947                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    626.239428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4905.473199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2818.199533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2131.418008                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3728.415511                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011025                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.031048                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.024017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.038223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.299406                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.172009                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.130091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.227564                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7796                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2990                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2618                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3930                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17334                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5737                       # number of Writeback hits
system.l2.Writeback_hits::total                  5737                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7796                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2990                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2618                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3930                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7796                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2990                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2618                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3930                       # number of overall hits
system.l2.overall_hits::total                   17334                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1018                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          774                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1188                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5051                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1188                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5051                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2018                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1018                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          774                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1188                       # number of overall misses
system.l2.overall_misses::total                  5051                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       430696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     96175695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       581875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     47153761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       757554                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     34711676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       533330                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     52531751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       232876338                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       430696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     96175695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       581875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     47153761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       757554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     34711676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       533330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     52531751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232876338                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       430696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     96175695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       581875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     47153761                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       757554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     34711676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       533330                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     52531751                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232876338                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               22385                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5737                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5737                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9814                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4008                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22385                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9814                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4008                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22385                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.205625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.253992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.228184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.232122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225642                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.205625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.253992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.228184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.232122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225642                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.205625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.253992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.228184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.232122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225642                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47658.917245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46320.000982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47347.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44847.126615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41025.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44218.645623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46104.996634                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47658.917245                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46320.000982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47347.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44847.126615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41025.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44218.645623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46104.996634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47658.917245                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46320.000982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47347.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44847.126615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41025.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44218.645623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46104.996634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2322                       # number of writebacks
system.l2.writebacks::total                      2322                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5051                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5051                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       373322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     84613368                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       501229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     41262514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       667352                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     30227399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       457409                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     45651408                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    203754001                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       373322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     84613368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       501229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     41262514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       667352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     30227399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       457409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     45651408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    203754001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       373322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     84613368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       501229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     41262514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       667352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     30227399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       457409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     45651408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    203754001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.205625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.253992                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.228184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.232122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225642                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.205625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.253992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.228184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.232122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225642                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.205625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.253992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.228184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.232122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225642                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37332.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41929.320119                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35802.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40532.921415                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41709.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39053.487080                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35185.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38427.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40339.338943                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37332.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41929.320119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35802.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40532.921415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41709.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39053.487080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35185.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38427.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40339.338943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37332.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41929.320119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35802.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40532.921415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41709.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39053.487080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35185.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38427.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40339.338943                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975505                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573080                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821041.963636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975505                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565419                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565419                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565419                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565419                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565419                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       529135                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       529135                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       529135                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       529135                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565430                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565430                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9814                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470054                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10070                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17325.725323                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.803253                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.196747                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897669                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102331                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168289                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944981                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944981                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944981                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38081                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38081                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38081                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38081                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38081                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38081                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1124672166                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1124672166                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1124672166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1124672166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1124672166                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1124672166                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983062                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983062                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983062                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983062                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031567                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031567                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29533.682571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29533.682571                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29533.682571                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29533.682571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29533.682571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29533.682571                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1770                       # number of writebacks
system.cpu0.dcache.writebacks::total             1770                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28267                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28267                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28267                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28267                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28267                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28267                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9814                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9814                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9814                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9814                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9814                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    171093138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    171093138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    171093138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    171093138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    171093138                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    171093138                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004949                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004949                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17433.578357                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17433.578357                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17433.578357                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17433.578357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17433.578357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17433.578357                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977281                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004512946                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169574.397408                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977281                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022399                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1553072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1553072                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1553072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1553072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1553072                       # number of overall hits
system.cpu1.icache.overall_hits::total        1553072                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       761681                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       761681                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       761681                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       761681                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       761681                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       761681                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1553089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1553089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1553089                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1553089                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1553089                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1553089                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44804.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44804.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44804.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44804.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44804.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44804.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       620644                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       620644                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       620644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       620644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       620644                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       620644                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44331.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44331.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44331.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44331.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44331.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44331.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4008                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153868752                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4264                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36085.542214                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.913866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.086134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862945                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137055                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1055029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1055029                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710555                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1702                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1765584                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1765584                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1765584                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1765584                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10496                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10496                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10496                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10496                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10496                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10496                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    354902881                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    354902881                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    354902881                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    354902881                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    354902881                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    354902881                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1065525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1065525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1776080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1776080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1776080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1776080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009851                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005910                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005910                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005910                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005910                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33813.155583                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33813.155583                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33813.155583                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33813.155583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33813.155583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33813.155583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu1.dcache.writebacks::total              893                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6488                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6488                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6488                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6488                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6488                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6488                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4008                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4008                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4008                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4008                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4008                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4008                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     71707461                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     71707461                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71707461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71707461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71707461                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71707461                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002257                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002257                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17891.083084                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17891.083084                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17891.083084                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17891.083084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17891.083084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17891.083084                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962591                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007972057                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181757.699134                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962591                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1621492                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1621492                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1621492                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1621492                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1621492                       # number of overall hits
system.cpu2.icache.overall_hits::total        1621492                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       959332                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       959332                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       959332                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       959332                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       959332                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       959332                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1621510                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1621510                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1621510                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1621510                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1621510                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1621510                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53296.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53296.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53296.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53296.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53296.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53296.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       808179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       808179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       808179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       808179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       808179                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       808179                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50511.187500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50511.187500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50511.187500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50511.187500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50511.187500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50511.187500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3392                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148917531                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3648                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40821.691612                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.470772                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.529228                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1055030                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1055030                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       718325                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        718325                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1738                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1773355                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1773355                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1773355                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1773355                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7010                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7010                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7010                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7010                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7010                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7010                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    197109910                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    197109910                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    197109910                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    197109910                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    197109910                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    197109910                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1062040                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1062040                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       718325                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718325                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1780365                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1780365                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1780365                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1780365                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006601                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003937                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003937                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003937                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003937                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28118.389444                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28118.389444                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28118.389444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28118.389444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28118.389444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28118.389444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          869                       # number of writebacks
system.cpu2.dcache.writebacks::total              869                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3618                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3618                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3618                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3618                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3618                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3618                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3392                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3392                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3392                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3392                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3392                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3392                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     59200923                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     59200923                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     59200923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     59200923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     59200923                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     59200923                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003194                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003194                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001905                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001905                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001905                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001905                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17453.102300                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17453.102300                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17453.102300                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17453.102300                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17453.102300                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17453.102300                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968925                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004909615                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026027.449597                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968925                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020784                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1686194                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1686194                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1686194                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1686194                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1686194                       # number of overall hits
system.cpu3.icache.overall_hits::total        1686194                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       712663                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       712663                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       712663                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       712663                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       712663                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       712663                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1686210                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1686210                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1686210                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1686210                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1686210                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1686210                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 44541.437500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44541.437500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 44541.437500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44541.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 44541.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44541.437500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       548146                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       548146                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       548146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       548146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       548146                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       548146                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42165.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42165.076923                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 42165.076923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42165.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 42165.076923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42165.076923                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5118                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158241360                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5374                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29445.731299                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.280347                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.719653                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883908                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116092                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1047819                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1047819                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720950                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720950                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1672                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1768769                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1768769                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1768769                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1768769                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13014                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13268                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13268                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13268                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13268                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    445469941                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    445469941                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12672258                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12672258                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    458142199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    458142199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    458142199                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    458142199                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1060833                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060833                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721204                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721204                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1782037                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1782037                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1782037                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1782037                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012268                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012268                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007445                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007445                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007445                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007445                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34230.055402                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34230.055402                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49890.779528                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49890.779528                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34529.861245                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34529.861245                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34529.861245                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34529.861245                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        50228                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        50228                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2205                       # number of writebacks
system.cpu3.dcache.writebacks::total             2205                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7896                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7896                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8150                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8150                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8150                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8150                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5118                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5118                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5118                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5118                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5118                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5118                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     90938354                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     90938354                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     90938354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     90938354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     90938354                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     90938354                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004825                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004825                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002872                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002872                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002872                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002872                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17768.338023                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17768.338023                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17768.338023                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17768.338023                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17768.338023                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17768.338023                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
