set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_VERSION "21.4"
set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "bicg" -library "bicg" -name IP_TOOL_VENDOR_NAME "Altera Corporation"
set_global_assignment -entity "bicg" -library "bicg" -name IP_TOP_LEVEL_COMPONENT_NAME "bicg_internal"
set_global_assignment -library "bicg" -name SOPCINFO_FILE [file join $::quartus(qip_path) "bicg.sopcinfo"]
set_global_assignment -entity "bicg" -library "bicg" -name SLD_INFO "QSYS_NAME bicg HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "bicg" -name MISC_FILE [file join $::quartus(qip_path) "bicg.cmp"]
set_global_assignment -entity "bicg" -library "bicg" -name IP_TARGETED_DEVICE_FAMILY "Arria 10"
set_global_assignment -entity "bicg" -library "bicg" -name IP_GENERATED_DEVICE_FAMILY "{Arria 10}"
set_global_assignment -entity "bicg" -library "bicg" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "bicg" -name MISC_FILE [file join $::quartus(qip_path) "../bicg.ip"]

set_global_assignment -entity "bicg_internal" -library "bicg_internal_10" -name IP_COMPONENT_NAME "YmljZ19pbnRlcm5hbA=="
set_global_assignment -entity "bicg_internal" -library "bicg_internal_10" -name IP_COMPONENT_DISPLAY_NAME "YmljZ19pbnRlcm5hbA=="
set_global_assignment -entity "bicg_internal" -library "bicg_internal_10" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "bicg_internal" -library "bicg_internal_10" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "bicg_internal" -library "bicg_internal_10" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "bicg_internal" -library "bicg_internal_10" -name IP_COMPONENT_GROUP "SExT"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_NAME "YmljZw=="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::QXJyaWEgMTA=::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBBWDExNVUxRjQ1STFTRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::MQ==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "bicg" -library "bicg" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="

set_instance_assignment -entity "bicg_internal" -library "bicg_internal_10" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*

set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/dspba_library_ver.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ecc_pkg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_data_fifo.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_fifo.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_scfifo_wrapped.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ecc_decoder.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ecc_encoder.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ll_fifo.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ll_ram_fifo.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_valid_fifo_counter.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_staging_reg.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_mid_speed_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_fifo_zero_width.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_high_speed_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_low_latency_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_zero_latency_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_fanout_pipeline.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_reset_handler.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_lfsr.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_mlab_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_parameter_assert.svh"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_pop.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_push.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_token_fifo_counter.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_pipeline.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_dspba_buffer.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_enable_sink.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_memory_depth_quantization_pkg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_iord.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_iord_stall_latency.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_iord_stall_valid.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_shift_register_no_reset.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_iowr.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_iowr_stall_latency.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_iowr_stall_valid.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_top.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_permute_address.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_pipelined.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_enabled.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_basic_coalescer.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_simple.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_streaming.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_burst_host.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_bursting_load_stores.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_non_aligned_write.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_read_cache.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_atomic.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_prefetch_block.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_wide_wrapper.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_streaming_prefetch.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_toggle_detect.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_debug_mem.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_global_load_store.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_burst_coalescer.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_data_aligner.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_read_cache.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_read_data_alignment.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_unaligned_controller.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_word_coalescer.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_write_data_alignment.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_lsu_write_kernel_downstream.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_full_detector.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_tessellated_incr_decr_decr.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_loop_profiler.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_sim_latency_tracker.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_loop_limiter.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_reset_wire.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_function_wrapper.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_function.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B0_runOnce.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B0_runOnce_branch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B0_runOnce_merge.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B1_start.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B1_start_stall_region.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B1_start_merge_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_iord_bl_call_unnamed_bicg1_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_sfc_s_c0_in_wt_entry_s_c0_enter8_bicg1.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter8_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going13_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_notexitcond14_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B1_start_branch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B1_start_merge.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B2.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B2_stall_region.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_iowr_bl_return_unnamed_bicg2_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi_push7_1_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B2_branch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B2_merge.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B3.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B3_stall_region.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi2_pop11_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi2_pop11_3_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B3_merge_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_sfc_s_c0_in_for_body_s_c0_enter489_bicg1.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit52_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_bicg1_full_detector.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000it52_bicg1_data_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_sfc_logic_s_c0_in_for_body_s_c0_enter489_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_unnamed_3_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going9_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop819_pop13_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop717_pop12_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i32_i_019_pop10_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv4_pop9_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi3_pop819_push13_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi_pop717_push12_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_notexitcond10_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i32_i_019_push10_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv4_push9_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B3_branch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B3_merge.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B4.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B4_stall_region.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_memdep_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi2_push11_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi2_push11_0_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B4_branch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B4_merge.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B5.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B5_stall_region.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B5_merge_reg.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_sfc_s_c0_in_for_body9_s_c0_enter5810_bicg1.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit71_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_bicg1_full_detector.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000it71_bicg1_data_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_sfc_logic_s_c0_in_for_body9_s_c0_enter5810_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_memdep_1_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_unnamed_5_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_unnamed_6_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_unnamed_7_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_mem_unnamed_8_bicg0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_exitcond623_pop23_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi2_pop1125_pop25_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi3_pop820_pop20_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_memdep_phi_pop718_pop19_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i1_notcmp724_pop24_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i2_cleanups_pop18_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i2_initerations_pop17_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i32_j_017_pop16_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i32_tmp_q_018_pop15_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i64_idxprom21_pop21_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pop_p66i32_arrayidx122_pop22_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_exitcond623_push23_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_lastiniteration_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi2_pop1125_push25_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi3_pop820_push20_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_memdep_phi_pop718_push19_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_notcmp724_push24_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i1_notexitcond_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i2_cleanups_push18_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i2_initerations_push17_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i32_j_017_push16_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i32_tmp_q_018_push15_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i64_idxprom21_push21_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_push_p66i32_arrayidx122_push22_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B5_branch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_B5_merge.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going13_2_sr.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going13_2_valid_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going9_2_sr.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going_6_sr.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_loop_limiter_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_loop_limiter_1.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B2_sr_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B3_sr_1.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B4_sr_0.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_bb_B5_sr_1.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_avm_to_ic.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_mem1x.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_ecc.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_tall_depth_stitch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_remaining_width.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_bits_per_enable.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_generic_two_way_depth_stitch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_generic_three_way_depth_stitch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_short_depth_stitch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_bottom_width_stitch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_bottom_depth_stitch.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_lower.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_lower_mlab_simple_dual_port.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_lower_m20k_simple_dual_port.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/hld_ram_lower_m20k_true_dual_port.sv"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ic_local_mem_router.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ic_host_endpoint.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_arb_intf.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ic_intf.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ic_agent_endpoint.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ic_agent_rrp.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/acl_ic_agent_wrp.v"]
set_global_assignment -library "bicg_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "bicg_internal_10/synth/bicg_internal.v"]
set_global_assignment -library "bicg" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/bicg.v"]

