{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 15:22:26 2011 " "Info: Processing started: Wed Feb 09 15:22:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sled -c sled --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sled -c sled --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register count\[0\] register count\[28\] 208.86 MHz 4.788 ns Internal " "Info: Clock \"clock\" has Internal fmax of 208.86 MHz between source register \"count\[0\]\" and destination register \"count\[28\]\" (period= 4.788 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.521 ns + Longest register register " "Info: + Longest register to register delay is 4.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X20_Y12_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.621 ns) 1.374 ns count\[1\]~29 2 COMB LCCOMB_X20_Y12_N4 2 " "Info: 2: + IC(0.753 ns) + CELL(0.621 ns) = 1.374 ns; Loc. = LCCOMB_X20_Y12_N4; Fanout = 2; COMB Node = 'count\[1\]~29'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { count[0] count[1]~29 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.460 ns count\[2\]~31 3 COMB LCCOMB_X20_Y12_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.460 ns; Loc. = LCCOMB_X20_Y12_N6; Fanout = 2; COMB Node = 'count\[2\]~31'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[1]~29 count[2]~31 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.546 ns count\[3\]~33 4 COMB LCCOMB_X20_Y12_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.546 ns; Loc. = LCCOMB_X20_Y12_N8; Fanout = 2; COMB Node = 'count\[3\]~33'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[2]~31 count[3]~33 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.632 ns count\[4\]~35 5 COMB LCCOMB_X20_Y12_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.632 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 2; COMB Node = 'count\[4\]~35'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[3]~33 count[4]~35 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.718 ns count\[5\]~37 6 COMB LCCOMB_X20_Y12_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.718 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 2; COMB Node = 'count\[5\]~37'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[4]~35 count[5]~37 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.908 ns count\[6\]~39 7 COMB LCCOMB_X20_Y12_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.908 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 2; COMB Node = 'count\[6\]~39'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[5]~37 count[6]~39 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.994 ns count\[7\]~41 8 COMB LCCOMB_X20_Y12_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.994 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 2; COMB Node = 'count\[7\]~41'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[6]~39 count[7]~41 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.080 ns count\[8\]~43 9 COMB LCCOMB_X20_Y12_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.080 ns; Loc. = LCCOMB_X20_Y12_N18; Fanout = 2; COMB Node = 'count\[8\]~43'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[7]~41 count[8]~43 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.166 ns count\[9\]~45 10 COMB LCCOMB_X20_Y12_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.166 ns; Loc. = LCCOMB_X20_Y12_N20; Fanout = 2; COMB Node = 'count\[9\]~45'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[8]~43 count[9]~45 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.252 ns count\[10\]~47 11 COMB LCCOMB_X20_Y12_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.252 ns; Loc. = LCCOMB_X20_Y12_N22; Fanout = 2; COMB Node = 'count\[10\]~47'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[9]~45 count[10]~47 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.338 ns count\[11\]~49 12 COMB LCCOMB_X20_Y12_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.338 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 2; COMB Node = 'count\[11\]~49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[10]~47 count[11]~49 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.424 ns count\[12\]~51 13 COMB LCCOMB_X20_Y12_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.424 ns; Loc. = LCCOMB_X20_Y12_N26; Fanout = 2; COMB Node = 'count\[12\]~51'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[11]~49 count[12]~51 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.510 ns count\[13\]~53 14 COMB LCCOMB_X20_Y12_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.510 ns; Loc. = LCCOMB_X20_Y12_N28; Fanout = 2; COMB Node = 'count\[13\]~53'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[12]~51 count[13]~53 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.685 ns count\[14\]~55 15 COMB LCCOMB_X20_Y12_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.175 ns) = 2.685 ns; Loc. = LCCOMB_X20_Y12_N30; Fanout = 2; COMB Node = 'count\[14\]~55'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count[13]~53 count[14]~55 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.771 ns count\[15\]~57 16 COMB LCCOMB_X20_Y11_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.771 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 2; COMB Node = 'count\[15\]~57'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[14]~55 count[15]~57 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.857 ns count\[16\]~59 17 COMB LCCOMB_X20_Y11_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.857 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 2; COMB Node = 'count\[16\]~59'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[15]~57 count[16]~59 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.943 ns count\[17\]~61 18 COMB LCCOMB_X20_Y11_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.943 ns; Loc. = LCCOMB_X20_Y11_N4; Fanout = 2; COMB Node = 'count\[17\]~61'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[16]~59 count[17]~61 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.029 ns count\[18\]~63 19 COMB LCCOMB_X20_Y11_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.029 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 2; COMB Node = 'count\[18\]~63'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[17]~61 count[18]~63 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.115 ns count\[19\]~65 20 COMB LCCOMB_X20_Y11_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.115 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 2; COMB Node = 'count\[19\]~65'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[18]~63 count[19]~65 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.201 ns count\[20\]~67 21 COMB LCCOMB_X20_Y11_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.201 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 2; COMB Node = 'count\[20\]~67'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[19]~65 count[20]~67 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.287 ns count\[21\]~69 22 COMB LCCOMB_X20_Y11_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.287 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 2; COMB Node = 'count\[21\]~69'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[20]~67 count[21]~69 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.477 ns count\[22\]~71 23 COMB LCCOMB_X20_Y11_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.190 ns) = 3.477 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 2; COMB Node = 'count\[22\]~71'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count[21]~69 count[22]~71 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.563 ns count\[23\]~73 24 COMB LCCOMB_X20_Y11_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.563 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 2; COMB Node = 'count\[23\]~73'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[22]~71 count[23]~73 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.649 ns count\[24\]~75 25 COMB LCCOMB_X20_Y11_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.649 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 2; COMB Node = 'count\[24\]~75'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[23]~73 count[24]~75 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.735 ns count\[25\]~77 26 COMB LCCOMB_X20_Y11_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.735 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 2; COMB Node = 'count\[25\]~77'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[24]~75 count[25]~77 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.821 ns count\[26\]~79 27 COMB LCCOMB_X20_Y11_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.821 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 2; COMB Node = 'count\[26\]~79'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[25]~77 count[26]~79 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.907 ns count\[27\]~81 28 COMB LCCOMB_X20_Y11_N24 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.907 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 1; COMB Node = 'count\[27\]~81'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count[26]~79 count[27]~81 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.413 ns count\[28\]~82 29 COMB LCCOMB_X20_Y11_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 4.413 ns; Loc. = LCCOMB_X20_Y11_N26; Fanout = 1; COMB Node = 'count\[28\]~82'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count[27]~81 count[28]~82 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.521 ns count\[28\] 30 REG LCFF_X20_Y11_N27 8 " "Info: 30: + IC(0.000 ns) + CELL(0.108 ns) = 4.521 ns; Loc. = LCFF_X20_Y11_N27; Fanout = 8; REG Node = 'count\[28\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[28]~82 count[28] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.768 ns ( 83.34 % ) " "Info: Total cell delay = 3.768 ns ( 83.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.753 ns ( 16.66 % ) " "Info: Total interconnect delay = 0.753 ns ( 16.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { count[0] count[1]~29 count[2]~31 count[3]~33 count[4]~35 count[5]~37 count[6]~39 count[7]~41 count[8]~43 count[9]~45 count[10]~47 count[11]~49 count[12]~51 count[13]~53 count[14]~55 count[15]~57 count[16]~59 count[17]~61 count[18]~63 count[19]~65 count[20]~67 count[21]~69 count[22]~71 count[23]~73 count[24]~75 count[25]~77 count[26]~79 count[27]~81 count[28]~82 count[28] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { count[0] {} count[1]~29 {} count[2]~31 {} count[3]~33 {} count[4]~35 {} count[5]~37 {} count[6]~39 {} count[7]~41 {} count[8]~43 {} count[9]~45 {} count[10]~47 {} count[11]~49 {} count[12]~51 {} count[13]~53 {} count[14]~55 {} count[15]~57 {} count[16]~59 {} count[17]~61 {} count[18]~63 {} count[19]~65 {} count[20]~67 {} count[21]~69 {} count[22]~71 {} count[23]~73 {} count[24]~75 {} count[25]~77 {} count[26]~79 {} count[27]~81 {} count[28]~82 {} count[28] {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.801 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.801 ns count\[28\] 3 REG LCFF_X20_Y11_N27 8 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.801 ns; Loc. = LCFF_X20_Y11_N27; Fanout = 8; REG Node = 'count\[28\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clock~clkctrl count[28] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.48 % ) " "Info: Total cell delay = 1.806 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clock clock~clkctrl count[28] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clock {} clock~combout {} clock~clkctrl {} count[28] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.804 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 2.804 ns count\[0\] 3 REG LCFF_X20_Y12_N1 3 " "Info: 3: + IC(0.855 ns) + CELL(0.666 ns) = 2.804 ns; Loc. = LCFF_X20_Y12_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { clock~clkctrl count[0] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.41 % ) " "Info: Total cell delay = 1.806 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.998 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.855ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clock clock~clkctrl count[28] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clock {} clock~combout {} clock~clkctrl {} count[28] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.855ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { count[0] count[1]~29 count[2]~31 count[3]~33 count[4]~35 count[5]~37 count[6]~39 count[7]~41 count[8]~43 count[9]~45 count[10]~47 count[11]~49 count[12]~51 count[13]~53 count[14]~55 count[15]~57 count[16]~59 count[17]~61 count[18]~63 count[19]~65 count[20]~67 count[21]~69 count[22]~71 count[23]~73 count[24]~75 count[25]~77 count[26]~79 count[27]~81 count[28]~82 count[28] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { count[0] {} count[1]~29 {} count[2]~31 {} count[3]~33 {} count[4]~35 {} count[5]~37 {} count[6]~39 {} count[7]~41 {} count[8]~43 {} count[9]~45 {} count[10]~47 {} count[11]~49 {} count[12]~51 {} count[13]~53 {} count[14]~55 {} count[15]~57 {} count[16]~59 {} count[17]~61 {} count[18]~63 {} count[19]~65 {} count[20]~67 {} count[21]~69 {} count[22]~71 {} count[23]~73 {} count[24]~75 {} count[25]~77 {} count[26]~79 {} count[27]~81 {} count[28]~82 {} count[28] {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clock clock~clkctrl count[28] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clock {} clock~combout {} clock~clkctrl {} count[28] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.855ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock seg\[6\] count\[25\] 10.168 ns register " "Info: tco from clock \"clock\" to destination pin \"seg\[6\]\" through register \"count\[25\]\" is 10.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.801 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clock~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.801 ns count\[25\] 3 REG LCFF_X20_Y11_N21 9 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.801 ns; Loc. = LCFF_X20_Y11_N21; Fanout = 9; REG Node = 'count\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clock~clkctrl count[25] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.48 % ) " "Info: Total cell delay = 1.806 ns ( 64.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.52 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clock clock~clkctrl count[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clock {} clock~combout {} clock~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.063 ns + Longest register pin " "Info: + Longest register to pin delay is 7.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[25\] 1 REG LCFF_X20_Y11_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y11_N21; Fanout = 9; REG Node = 'count\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[25] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.651 ns) 2.215 ns WideOr0~0 2 COMB LCCOMB_X19_Y13_N16 1 " "Info: 2: + IC(1.564 ns) + CELL(0.651 ns) = 2.215 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 1; COMB Node = 'WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { count[25] WideOr0~0 } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(3.286 ns) 7.063 ns seg\[6\] 3 PIN PIN_164 0 " "Info: 3: + IC(1.562 ns) + CELL(3.286 ns) = 7.063 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'seg\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { WideOr0~0 seg[6] } "NODE_NAME" } } { "sled.v" "" { Text "E:/A_FPGA_test/sled/sled.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.937 ns ( 55.74 % ) " "Info: Total cell delay = 3.937 ns ( 55.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.126 ns ( 44.26 % ) " "Info: Total interconnect delay = 3.126 ns ( 44.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { count[25] WideOr0~0 seg[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.063 ns" { count[25] {} WideOr0~0 {} seg[6] {} } { 0.000ns 1.564ns 1.562ns } { 0.000ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { clock clock~clkctrl count[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { clock {} clock~combout {} clock~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { count[25] WideOr0~0 seg[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.063 ns" { count[25] {} WideOr0~0 {} seg[6] {} } { 0.000ns 1.564ns 1.562ns } { 0.000ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 15:22:26 2011 " "Info: Processing ended: Wed Feb 09 15:22:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
