INFO: [VRFC 10-163] Analyzing VHDL file "C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
