#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Feb 22 11:42:44 2023
# Process ID: 66080
# Current directory: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top
# Command line: vivado.exe trmit_chain.xpr
# Log file: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top/vivado.log
# Journal file: c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/transmit_chain/transmit_chain.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/modules/rtl/real_time_resampler.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_bd_design {C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/transmit_chain/transmit_chain.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd}
Reading block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/transmit_chain/transmit_chain.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:module_ref:fft_config:1.0 - fft_config_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - ifft
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:playback_ctrl:1.0 - playback_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - playback_mem
Adding component instance block -- xilinx.com:module_ref:real_time_sampler:1.0 - real_time_sampler_0
Adding component instance block -- xilinx.com:module_ref:tlast_gen:1.0 - tlast_gen_0
Adding component instance block -- xilinx.com:module_ref:conj:1.0 - conj_0
Successfully read diagram <Transmit_Chain> from block design file <C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/transmit_chain/transmit_chain.srcs/sources_1/bd/Transmit_Chain/Transmit_Chain.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.875 ; gain = 44.449
update_compile_order -fileset sources_1
write_bd_tcl -force -no_ip_version ../../bd/Transmit_Chain_bd.tcl
INFO: [BD 5-148] Tcl file written out <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/bd/Transmit_Chain_bd.tcl>.

write_bd_tcl -force -no_ip_version ../../bd/Transmit_Chain_bd.tcl
INFO: [BD 5-148] Tcl file written out <c:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/bd/Transmit_Chain_bd.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 00:17:46 2023...
