

================================================================
== Vitis HLS Report for 'gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j'
================================================================
* Date:           Tue Jan 13 14:15:57 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262151|   262151|  2.622 ms|  2.622 ms|  262151|  262151|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_k_0_k_l_S_i_0_i_l_S_j_0_j  |   262149|   262149|         7|          1|          1|  262144|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten26"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten8"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [kernel.cpp:30]   --->   Operation 22 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i19 %indvar_flatten26" [kernel.cpp:30]   --->   Operation 23 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %k_1" [kernel.cpp:30]   --->   Operation 24 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 26 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%empty_38 = add i12 %tmp_5_cast, i12 %zext_ln30" [kernel.cpp:30]   --->   Operation 27 'add' 'empty_38' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.92ns)   --->   "%icmp_ln30 = icmp_eq  i19 %indvar_flatten26_load, i19 262144" [kernel.cpp:30]   --->   Operation 28 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%add_ln30_1 = add i19 %indvar_flatten26_load, i19 1" [kernel.cpp:30]   --->   Operation 29 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.preheader1, void %.preheader.preheader.preheader.exitStub" [kernel.cpp:30]   --->   Operation 30 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [kernel.cpp:32]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i14 %indvar_flatten8" [kernel.cpp:31]   --->   Operation 32 'load' 'indvar_flatten8_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln30 = add i7 %k_1, i7 1" [kernel.cpp:30]   --->   Operation 33 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln31 = icmp_eq  i14 %indvar_flatten8_load, i14 4096" [kernel.cpp:31]   --->   Operation 34 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i7 0, i7 %i_1" [kernel.cpp:30]   --->   Operation 35 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%zext_ln30_1 = zext i7 %add_ln30" [kernel.cpp:30]   --->   Operation 36 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.37ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i7 %add_ln30, i7 %k_1" [kernel.cpp:30]   --->   Operation 37 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %select_ln30_1" [kernel.cpp:35]   --->   Operation 38 'zext' 'zext_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %select_ln30_1" [kernel.cpp:35]   --->   Operation 39 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln35, i6 0" [kernel.cpp:31]   --->   Operation 40 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_2)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i12 %zext_ln30_1, i12 %empty_38" [kernel.cpp:30]   --->   Operation 41 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln31, i1 1" [kernel.cpp:30]   --->   Operation 42 'xor' 'xor_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.71ns)   --->   "%icmp_ln32 = icmp_eq  i7 %j_load, i7 64" [kernel.cpp:32]   --->   Operation 43 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln32, i1 %xor_ln30" [kernel.cpp:30]   --->   Operation 44 'and' 'and_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%add_ln31 = add i7 %select_ln30, i7 1" [kernel.cpp:31]   --->   Operation 45 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln31 = or i1 %and_ln30, i1 %icmp_ln31" [kernel.cpp:31]   --->   Operation 46 'or' 'or_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %or_ln31, i7 0, i7 %j_load" [kernel.cpp:31]   --->   Operation 47 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_40 = trunc i7 %add_ln31" [kernel.cpp:31]   --->   Operation 48 'trunc' 'empty_40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_40, i6 0" [kernel.cpp:31]   --->   Operation 49 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.99ns)   --->   "%empty_41 = add i12 %tmp_8_cast, i12 %zext_ln35" [kernel.cpp:31]   --->   Operation 50 'add' 'empty_41' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%select_ln30_3 = select i1 %icmp_ln31, i6 0, i6 %empty" [kernel.cpp:30]   --->   Operation 51 'select' 'select_ln30_3' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%select_ln31_1 = select i1 %and_ln30, i6 %empty_40, i6 %select_ln30_3" [kernel.cpp:31]   --->   Operation 52 'select' 'select_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln31_1, i6 0" [kernel.cpp:31]   --->   Operation 53 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln31_2 = select i1 %and_ln30, i12 %empty_41, i12 %select_ln30_2" [kernel.cpp:31]   --->   Operation 54 'select' 'select_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%select_ln31_2_cast = zext i12 %select_ln31_2" [kernel.cpp:31]   --->   Operation 55 'zext' 'select_ln31_2_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr i32 %v0, i64 0, i64 %select_ln31_2_cast" [kernel.cpp:31]   --->   Operation 56 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.29ns)   --->   "%v0_load = load i12 %v0_addr" [kernel.cpp:31]   --->   Operation 57 'load' 'v0_load' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 58 [1/1] (0.37ns)   --->   "%select_ln31_3 = select i1 %and_ln30, i7 %add_ln31, i7 %select_ln30" [kernel.cpp:31]   --->   Operation 58 'select' 'select_ln31_3' <Predicate = (!icmp_ln30)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i7 %select_ln31" [kernel.cpp:35]   --->   Operation 59 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%add_ln35 = add i12 %tmp_7_cast, i12 %zext_ln35_1" [kernel.cpp:35]   --->   Operation 60 'add' 'add_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i12 %add_ln35" [kernel.cpp:35]   --->   Operation 61 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln35_2" [kernel.cpp:35]   --->   Operation 62 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%add_ln37 = add i12 %tmp_9_cast, i12 %zext_ln35_1" [kernel.cpp:37]   --->   Operation 63 'add' 'add_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (1.29ns)   --->   "%v10 = load i12 %v1_addr" [kernel.cpp:35]   --->   Operation 64 'load' 'v10' <Predicate = (!icmp_ln30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%add_ln32 = add i7 %select_ln31, i7 1" [kernel.cpp:32]   --->   Operation 65 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.05ns)   --->   "%add_ln31_1 = add i14 %indvar_flatten8_load, i14 1" [kernel.cpp:31]   --->   Operation 66 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.41ns)   --->   "%select_ln31_4 = select i1 %icmp_ln31, i14 1, i14 %add_ln31_1" [kernel.cpp:31]   --->   Operation 67 'select' 'select_ln31_4' <Predicate = (!icmp_ln30)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln30 = store i19 %add_ln30_1, i19 %indvar_flatten26" [kernel.cpp:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.46>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln30 = store i7 %select_ln30_1, i7 %k" [kernel.cpp:30]   --->   Operation 69 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.46>
ST_2 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln31 = store i14 %select_ln31_4, i14 %indvar_flatten8" [kernel.cpp:31]   --->   Operation 70 'store' 'store_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.46>
ST_2 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln31 = store i7 %select_ln31_3, i7 %i" [kernel.cpp:31]   --->   Operation 71 'store' 'store_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.46>
ST_2 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln32 = store i7 %add_ln32, i7 %j" [kernel.cpp:32]   --->   Operation 72 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%v0_load = load i12 %v0_addr" [kernel.cpp:31]   --->   Operation 73 'load' 'v0_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i12 %add_ln37" [kernel.cpp:37]   --->   Operation 74 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%C_partial_addr = getelementptr i32 %C_partial, i64 0, i64 %zext_ln37" [kernel.cpp:37]   --->   Operation 75 'getelementptr' 'C_partial_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (1.29ns)   --->   "%v10 = load i12 %v1_addr" [kernel.cpp:35]   --->   Operation 76 'load' 'v10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 77 [2/2] (5.91ns)   --->   "%v11 = fmul i32 %v0_load, i32 %v10" [kernel.cpp:36]   --->   Operation 77 'fmul' 'v11' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [2/2] (1.29ns)   --->   "%v12 = load i12 %C_partial_addr" [kernel.cpp:37]   --->   Operation 78 'load' 'v12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.91>
ST_4 : Operation 79 [1/2] (5.91ns)   --->   "%v11 = fmul i32 %v0_load, i32 %v10" [kernel.cpp:36]   --->   Operation 79 'fmul' 'v11' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (1.29ns)   --->   "%v12 = load i12 %C_partial_addr" [kernel.cpp:37]   --->   Operation 80 'load' 'v12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 81 [3/3] (7.29ns)   --->   "%v13 = fadd i32 %v12, i32 %v11" [kernel.cpp:38]   --->   Operation 81 'fadd' 'v13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 82 [2/3] (7.29ns)   --->   "%v13 = fadd i32 %v12, i32 %v11" [kernel.cpp:38]   --->   Operation 82 'fadd' 'v13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 83 [1/3] (7.29ns)   --->   "%v13 = fadd i32 %v12, i32 %v11" [kernel.cpp:38]   --->   Operation 83 'fadd' 'v13' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 85 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_0_i_l_S_j_0_j_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [kernel.cpp:32]   --->   Operation 87 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [kernel.cpp:32]   --->   Operation 88 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.29ns)   --->   "%store_ln39 = store i32 %v13, i12 %C_partial_addr" [kernel.cpp:39]   --->   Operation 89 'store' 'store_ln39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_partial]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011000000]
i                     (alloca           ) [ 011000000]
indvar_flatten8       (alloca           ) [ 011000000]
k                     (alloca           ) [ 011000000]
indvar_flatten26      (alloca           ) [ 011000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
i_1                   (load             ) [ 000000000]
k_1                   (load             ) [ 000000000]
indvar_flatten26_load (load             ) [ 000000000]
zext_ln30             (zext             ) [ 000000000]
empty                 (trunc            ) [ 000000000]
tmp_5_cast            (bitconcatenate   ) [ 000000000]
empty_38              (add              ) [ 000000000]
icmp_ln30             (icmp             ) [ 011111110]
add_ln30_1            (add              ) [ 000000000]
br_ln30               (br               ) [ 000000000]
j_load                (load             ) [ 000000000]
indvar_flatten8_load  (load             ) [ 000000000]
add_ln30              (add              ) [ 000000000]
icmp_ln31             (icmp             ) [ 000000000]
select_ln30           (select           ) [ 000000000]
zext_ln30_1           (zext             ) [ 000000000]
select_ln30_1         (select           ) [ 000000000]
zext_ln35             (zext             ) [ 000000000]
trunc_ln35            (trunc            ) [ 000000000]
tmp_7_cast            (bitconcatenate   ) [ 000000000]
select_ln30_2         (select           ) [ 000000000]
xor_ln30              (xor              ) [ 000000000]
icmp_ln32             (icmp             ) [ 000000000]
and_ln30              (and              ) [ 000000000]
add_ln31              (add              ) [ 000000000]
or_ln31               (or               ) [ 000000000]
select_ln31           (select           ) [ 000000000]
empty_40              (trunc            ) [ 000000000]
tmp_8_cast            (bitconcatenate   ) [ 000000000]
empty_41              (add              ) [ 000000000]
select_ln30_3         (select           ) [ 000000000]
select_ln31_1         (select           ) [ 000000000]
tmp_9_cast            (bitconcatenate   ) [ 000000000]
select_ln31_2         (select           ) [ 000000000]
select_ln31_2_cast    (zext             ) [ 000000000]
v0_addr               (getelementptr    ) [ 010100000]
select_ln31_3         (select           ) [ 000000000]
zext_ln35_1           (zext             ) [ 000000000]
add_ln35              (add              ) [ 000000000]
zext_ln35_2           (zext             ) [ 000000000]
v1_addr               (getelementptr    ) [ 010100000]
add_ln37              (add              ) [ 010100000]
add_ln32              (add              ) [ 000000000]
add_ln31_1            (add              ) [ 000000000]
select_ln31_4         (select           ) [ 000000000]
store_ln30            (store            ) [ 000000000]
store_ln30            (store            ) [ 000000000]
store_ln31            (store            ) [ 000000000]
store_ln31            (store            ) [ 000000000]
store_ln32            (store            ) [ 000000000]
v0_load               (load             ) [ 010010000]
zext_ln37             (zext             ) [ 000000000]
C_partial_addr        (getelementptr    ) [ 010011111]
v10                   (load             ) [ 010010000]
v11                   (fmul             ) [ 010001110]
v12                   (load             ) [ 010001110]
v13                   (fadd             ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty_39              (speclooptripcount) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000]
specloopname_ln32     (specloopname     ) [ 000000000]
store_ln39            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_partial">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_partial"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k_l_S_i_0_i_l_S_j_0_j_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_0_i_l_S_j_0_j_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten8_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="k_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten26_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="v1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v10/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="C_partial_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_partial_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="5"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v12/3 store_ln39/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v13/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v11/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="19" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="14" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="k_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten26_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="19" slack="1"/>
<pin id="158" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln30_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_5_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_38_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln30_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="19" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln30_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten8_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="1"/>
<pin id="198" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln30_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln31_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="14" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln30_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln30_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln30_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln35_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln35_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_7_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln30_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="0" index="2" bw="12" slack="0"/>
<pin id="251" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln30_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln32_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln30_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln31_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln31_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln31_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_40_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_8_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_41_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln30_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln31_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_9_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln31_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="0"/>
<pin id="338" dir="0" index="2" bw="12" slack="0"/>
<pin id="339" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln31_2_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln31_2_cast/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln31_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln35_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln35_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln35_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln37_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln32_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln31_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln31_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="14" slack="0"/>
<pin id="393" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_4/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln30_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="19" slack="0"/>
<pin id="399" dir="0" index="1" bw="19" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln30_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="1"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln31_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="0" index="1" bw="14" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln31_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="7" slack="1"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln32_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="7" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln37_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="j_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="433" class="1005" name="i_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="440" class="1005" name="indvar_flatten8_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="447" class="1005" name="k_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="454" class="1005" name="indvar_flatten26_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="19" slack="0"/>
<pin id="456" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="461" class="1005" name="icmp_ln30_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="5"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="465" class="1005" name="v0_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="v1_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln37_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="1"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="480" class="1005" name="v0_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="C_partial_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="1"/>
<pin id="487" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_partial_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="v10_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v10 "/>
</bind>
</comp>

<comp id="496" class="1005" name="v11_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v11 "/>
</bind>
</comp>

<comp id="501" class="1005" name="v12_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 "/>
</bind>
</comp>

<comp id="506" class="1005" name="v13_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="123"><net_src comp="79" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="92" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="159" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="156" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="156" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="153" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="150" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="199" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="205" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="199" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="153" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="223" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="205" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="219" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="175" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="205" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="193" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="211" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="205" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="193" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="273" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="231" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="205" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="163" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="267" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="293" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="311" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="319" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="267" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="305" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="247" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="353"><net_src comp="267" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="273" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="211" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="285" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="239" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="375"><net_src comp="327" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="356" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="285" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="196" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="205" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="187" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="223" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="389" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="348" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="377" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="429"><net_src comp="52" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="436"><net_src comp="56" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="443"><net_src comp="60" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="450"><net_src comp="64" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="457"><net_src comp="68" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="464"><net_src comp="181" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="72" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="473"><net_src comp="85" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="478"><net_src comp="371" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="483"><net_src comp="79" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="488"><net_src comp="98" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="494"><net_src comp="92" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="499"><net_src comp="119" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="504"><net_src comp="105" pin="7"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="509"><net_src comp="115" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_partial | {8 }
 - Input state : 
	Port: gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j : v0 | {2 3 }
	Port: gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j : v1 | {2 3 }
	Port: gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j : C_partial | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln30 : 1
		empty : 1
		tmp_5_cast : 2
		empty_38 : 3
		icmp_ln30 : 1
		add_ln30_1 : 1
		br_ln30 : 2
		add_ln30 : 1
		icmp_ln31 : 1
		select_ln30 : 2
		zext_ln30_1 : 2
		select_ln30_1 : 2
		zext_ln35 : 3
		trunc_ln35 : 3
		tmp_7_cast : 4
		select_ln30_2 : 4
		xor_ln30 : 2
		icmp_ln32 : 1
		and_ln30 : 2
		add_ln31 : 3
		or_ln31 : 2
		select_ln31 : 2
		empty_40 : 4
		tmp_8_cast : 5
		empty_41 : 6
		select_ln30_3 : 2
		select_ln31_1 : 5
		tmp_9_cast : 6
		select_ln31_2 : 7
		select_ln31_2_cast : 8
		v0_addr : 9
		v0_load : 10
		select_ln31_3 : 2
		zext_ln35_1 : 3
		add_ln35 : 4
		zext_ln35_2 : 5
		v1_addr : 6
		add_ln37 : 4
		v10 : 7
		add_ln32 : 3
		add_ln31_1 : 1
		select_ln31_4 : 2
		store_ln30 : 2
		store_ln30 : 3
		store_ln31 : 3
		store_ln31 : 3
		store_ln32 : 4
	State 3
		C_partial_addr : 1
		v11 : 1
		v12 : 2
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115        |    2    |   177   |   229   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_119        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |      empty_38_fu_175      |    0    |    0    |    19   |
|          |     add_ln30_1_fu_187     |    0    |    0    |    26   |
|          |      add_ln30_fu_199      |    0    |    0    |    14   |
|          |      add_ln31_fu_273      |    0    |    0    |    14   |
|    add   |      empty_41_fu_305      |    0    |    0    |    19   |
|          |      add_ln35_fu_360      |    0    |    0    |    19   |
|          |      add_ln37_fu_371      |    0    |    0    |    19   |
|          |      add_ln32_fu_377      |    0    |    0    |    14   |
|          |     add_ln31_1_fu_383     |    0    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln30_fu_211    |    0    |    0    |    7    |
|          |    select_ln30_1_fu_223   |    0    |    0    |    7    |
|          |    select_ln30_2_fu_247   |    0    |    0    |    12   |
|          |     select_ln31_fu_285    |    0    |    0    |    7    |
|  select  |    select_ln30_3_fu_311   |    0    |    0    |    6    |
|          |    select_ln31_1_fu_319   |    0    |    0    |    6    |
|          |    select_ln31_2_fu_335   |    0    |    0    |    12   |
|          |    select_ln31_3_fu_348   |    0    |    0    |    7    |
|          |    select_ln31_4_fu_389   |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln30_fu_181     |    0    |    0    |    14   |
|   icmp   |      icmp_ln31_fu_205     |    0    |    0    |    12   |
|          |      icmp_ln32_fu_261     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln30_fu_255      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln30_fu_267      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln31_fu_279      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln30_fu_159     |    0    |    0    |    0    |
|          |     zext_ln30_1_fu_219    |    0    |    0    |    0    |
|          |      zext_ln35_fu_231     |    0    |    0    |    0    |
|   zext   | select_ln31_2_cast_fu_343 |    0    |    0    |    0    |
|          |     zext_ln35_1_fu_356    |    0    |    0    |    0    |
|          |     zext_ln35_2_fu_366    |    0    |    0    |    0    |
|          |      zext_ln37_fu_422     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_163       |    0    |    0    |    0    |
|   trunc  |     trunc_ln35_fu_235     |    0    |    0    |    0    |
|          |      empty_40_fu_293      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_5_cast_fu_167     |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_cast_fu_239     |    0    |    0    |    0    |
|          |     tmp_8_cast_fu_297     |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_327     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   305   |   591   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| C_partial_addr_reg_485 |   12   |
|    add_ln37_reg_475    |   12   |
|        i_reg_433       |    7   |
|    icmp_ln30_reg_461   |    1   |
|indvar_flatten26_reg_454|   19   |
| indvar_flatten8_reg_440|   14   |
|        j_reg_426       |    7   |
|        k_reg_447       |    7   |
|     v0_addr_reg_465    |   12   |
|     v0_load_reg_480    |   32   |
|       v10_reg_491      |   32   |
|       v11_reg_496      |   32   |
|       v12_reg_501      |   32   |
|       v13_reg_506      |   32   |
|     v1_addr_reg_470    |   12   |
+------------------------+--------+
|          Total         |   263  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||   2.3   ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   591  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   568  |   636  |
+-----------+--------+--------+--------+--------+
