<stg><name>pu_kernel</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %au0_r_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="au0_r_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %au1_r_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="au1_r_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:3 %K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %tile_value_0_0162_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_value_0_0162_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %tile_value_1_0163_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_value_1_0163_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %tile_value_2_0164_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_value_2_0164_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %tile_value_3_0165_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_value_3_0165_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %tile_y_0_013_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_y_0_013_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %tile_y_1_014_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_y_1_014_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %tile_y_2_015_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_y_2_015_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %tile_y_3_016_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_y_3_016_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %tile_ref_0_017_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_ref_0_017_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %tile_ref_1_018_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_ref_1_018_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64">
<![CDATA[
entry:15 %tile_ref_2_019_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_ref_2_019_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %tile_ref_3_020_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_ref_3_020_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %streamA = alloca i64 1

]]></Node>
<StgValue><ssdm name="streamA"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %streamB = alloca i64 1

]]></Node>
<StgValue><ssdm name="streamB"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %Dbuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dbuf"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %AU0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="AU0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %AU1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="AU1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="388" op_0_bw="388" op_1_bw="388">
<![CDATA[
entry:29 %s_0_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_0

]]></Node>
<StgValue><ssdm name="s_0_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="388">
<![CDATA[
entry:30 %trunc_ln238 = trunc i388 %s_0_read

]]></Node>
<StgValue><ssdm name="trunc_ln238"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %p_v_y_0 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_v_y_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln238_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln238_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %p_v_y_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_v_y_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln238_8 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln238_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %p_v_y_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="p_v_y_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln238_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln238_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %p_v_y_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="p_v_y_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:38 %p_ref_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 384

]]></Node>
<StgValue><ssdm name="p_ref_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:39 %p_ref_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 385

]]></Node>
<StgValue><ssdm name="p_ref_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:40 %p_ref_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 386

]]></Node>
<StgValue><ssdm name="p_ref_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:41 %p_ref_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 387

]]></Node>
<StgValue><ssdm name="p_ref_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:42 %p_v_value_0 = bitcast i32 %trunc_ln238

]]></Node>
<StgValue><ssdm name="p_v_value_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %p_v_value_1 = bitcast i32 %trunc_ln238_5

]]></Node>
<StgValue><ssdm name="p_v_value_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %p_v_value_2 = bitcast i32 %trunc_ln238_8

]]></Node>
<StgValue><ssdm name="p_v_value_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
entry:45 %p_v_value_3 = bitcast i32 %trunc_ln238_s

]]></Node>
<StgValue><ssdm name="p_v_value_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:46 %call_ln238 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i1 %p_ref_0, i1 %p_ref_1, i1 %p_ref_2, i1 %p_ref_3, i32 %p_v_value_0, i32 %p_v_value_1, i32 %p_v_value_2, i32 %p_v_value_3, i32 %p_v_y_0, i32 %p_v_y_1, i32 %p_v_y_2, i32 %p_v_y_3, i1 %tile_ref_3_020_loc, i1 %tile_ref_2_019_loc, i1 %tile_ref_1_018_loc, i1 %tile_ref_0_017_loc, i32 %tile_y_3_016_loc, i32 %tile_y_2_015_loc, i32 %tile_y_1_014_loc, i32 %tile_y_0_013_loc, i32 %tile_value_3_0165_loc, i32 %tile_value_2_0164_loc, i32 %tile_value_1_0163_loc, i32 %tile_value_0_0162_loc

]]></Node>
<StgValue><ssdm name="call_ln238"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %call_ln0 = call void @pu_kernel_Pipeline_init_au, i30 %K_read, i32 %AU0, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %store_ln263 = store i32 4294967295, i32 %au1_r_1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %store_ln263 = store i32 4294967295, i32 %au0_r_1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:67 %store_ln263 = store i2 0, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:46 %call_ln238 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i1 %p_ref_0, i1 %p_ref_1, i1 %p_ref_2, i1 %p_ref_3, i32 %p_v_value_0, i32 %p_v_value_1, i32 %p_v_value_2, i32 %p_v_value_3, i32 %p_v_y_0, i32 %p_v_y_1, i32 %p_v_y_2, i32 %p_v_y_3, i1 %tile_ref_3_020_loc, i1 %tile_ref_2_019_loc, i1 %tile_ref_1_018_loc, i1 %tile_ref_0_017_loc, i32 %tile_y_3_016_loc, i32 %tile_y_2_015_loc, i32 %tile_y_1_014_loc, i32 %tile_y_0_013_loc, i32 %tile_value_3_0165_loc, i32 %tile_value_2_0164_loc, i32 %tile_value_1_0163_loc, i32 %tile_value_0_0162_loc

]]></Node>
<StgValue><ssdm name="call_ln238"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %call_ln0 = call void @pu_kernel_Pipeline_init_au, i30 %K_read, i32 %AU0, i32 %AU1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:47 %tile_ref_3_020_loc_load = load i1 %tile_ref_3_020_loc

]]></Node>
<StgValue><ssdm name="tile_ref_3_020_loc_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:48 %tile_ref_2_019_loc_load = load i1 %tile_ref_2_019_loc

]]></Node>
<StgValue><ssdm name="tile_ref_2_019_loc_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:49 %tile_ref_1_018_loc_load = load i1 %tile_ref_1_018_loc

]]></Node>
<StgValue><ssdm name="tile_ref_1_018_loc_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:50 %tile_ref_0_017_loc_load = load i1 %tile_ref_0_017_loc

]]></Node>
<StgValue><ssdm name="tile_ref_0_017_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:51 %tile_y_3_016_loc_load = load i32 %tile_y_3_016_loc

]]></Node>
<StgValue><ssdm name="tile_y_3_016_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:52 %tile_y_2_015_loc_load = load i32 %tile_y_2_015_loc

]]></Node>
<StgValue><ssdm name="tile_y_2_015_loc_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:53 %tile_y_1_014_loc_load = load i32 %tile_y_1_014_loc

]]></Node>
<StgValue><ssdm name="tile_y_1_014_loc_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:54 %tile_y_0_013_loc_load = load i32 %tile_y_0_013_loc

]]></Node>
<StgValue><ssdm name="tile_y_0_013_loc_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="30">
<![CDATA[
entry:59 %dfm_ret = call i128 @dfm, i32 %tile_y_0_013_loc_load, i32 %tile_y_1_014_loc_load, i32 %tile_y_2_015_loc_load, i32 %tile_y_3_016_loc_load, i1 %tile_ref_0_017_loc_load, i1 %tile_ref_1_018_loc_load, i1 %tile_ref_2_019_loc_load, i1 %tile_ref_3_020_loc_load, i32 %Dbuf, i32 %gmem3, i64 %B_read, i30 %K_read

]]></Node>
<StgValue><ssdm name="dfm_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="388" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_0, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:20 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamA_str, i32 1, void @p_str, void @p_str, i32 61278, i32 61278, i32 %streamA, i32 %streamA

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:23 %empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @streamB_str, i32 1, void @p_str, void @p_str, i32 61278, i32 61278, i32 %streamB, i32 %streamB

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln220 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln220"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:55 %tile_value_3_0165_loc_load = load i32 %tile_value_3_0165_loc

]]></Node>
<StgValue><ssdm name="tile_value_3_0165_loc_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:56 %tile_value_2_0164_loc_load = load i32 %tile_value_2_0164_loc

]]></Node>
<StgValue><ssdm name="tile_value_2_0164_loc_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:57 %tile_value_1_0163_loc_load = load i32 %tile_value_1_0163_loc

]]></Node>
<StgValue><ssdm name="tile_value_1_0163_loc_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:58 %tile_value_0_0162_loc_load = load i32 %tile_value_0_0162_loc

]]></Node>
<StgValue><ssdm name="tile_value_0_0162_loc_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="64" op_12_bw="30">
<![CDATA[
entry:59 %dfm_ret = call i128 @dfm, i32 %tile_y_0_013_loc_load, i32 %tile_y_1_014_loc_load, i32 %tile_y_2_015_loc_load, i32 %tile_y_3_016_loc_load, i1 %tile_ref_0_017_loc_load, i1 %tile_ref_1_018_loc_load, i1 %tile_ref_2_019_loc_load, i1 %tile_ref_3_020_loc_load, i32 %Dbuf, i32 %gmem3, i64 %B_read, i30 %K_read

]]></Node>
<StgValue><ssdm name="dfm_ret"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="128">
<![CDATA[
entry:60 %tile_to_dbuf_begin_0 = extractvalue i128 %dfm_ret

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="128">
<![CDATA[
entry:61 %tile_to_dbuf_begin_1 = extractvalue i128 %dfm_ret

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="128">
<![CDATA[
entry:62 %tile_to_dbuf_begin_2 = extractvalue i128 %dfm_ret

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="128">
<![CDATA[
entry:63 %tile_to_dbuf_begin_3 = extractvalue i128 %dfm_ret

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
entry:68 %br_ln263 = br void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc61:0 %i = load i2 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61:1 %icmp_ln263 = icmp_eq  i2 %i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln263"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61:2 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61:3 %add_ln263 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc61:4 %br_ln263 = br i1 %icmp_ln263, void %for.inc61.split, void %for.end63

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2">
<![CDATA[
for.inc61.split:3 %trunc_ln266 = trunc i2 %i

]]></Node>
<StgValue><ssdm name="trunc_ln266"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61.split:4 %shl_ln266 = shl i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln266"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61.split:5 %select_ln266 = select i1 %trunc_ln266, i32 %tile_value_2_0164_loc_load, i32 %tile_value_0_0162_loc_load

]]></Node>
<StgValue><ssdm name="select_ln266"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61.split:6 %select_ln266_1 = select i1 %trunc_ln266, i32 %tile_y_2_015_loc_load, i32 %tile_y_0_013_loc_load

]]></Node>
<StgValue><ssdm name="select_ln266_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
for.inc61.split:7 %trunc_ln266_1 = trunc i32 %tile_to_dbuf_begin_2

]]></Node>
<StgValue><ssdm name="trunc_ln266_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
for.inc61.split:8 %trunc_ln266_2 = trunc i32 %tile_to_dbuf_begin_0

]]></Node>
<StgValue><ssdm name="trunc_ln266_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc61.split:9 %select_ln266_2 = select i1 %trunc_ln266, i16 %trunc_ln266_1, i16 %trunc_ln266_2

]]></Node>
<StgValue><ssdm name="select_ln266_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="30" op_5_bw="16" op_6_bw="0">
<![CDATA[
for.inc61.split:10 %call_ln266 = call void @pu_comp, i32 %streamA, i32 %select_ln266, i32 %Dbuf, i30 %K_read, i16 %select_ln266_2

]]></Node>
<StgValue><ssdm name="call_ln266"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61.split:11 %or_ln267 = or i2 %shl_ln266, i2 1

]]></Node>
<StgValue><ssdm name="or_ln267"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc61.split:12 %icmp_ln267 = icmp_eq  i2 %or_ln267, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61.split:13 %select_ln267 = select i1 %icmp_ln267, i32 %tile_value_1_0163_loc_load, i32 %tile_value_3_0165_loc_load

]]></Node>
<StgValue><ssdm name="select_ln267"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61.split:14 %select_ln267_1 = select i1 %icmp_ln267, i32 %tile_y_1_014_loc_load, i32 %tile_y_3_016_loc_load

]]></Node>
<StgValue><ssdm name="select_ln267_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
for.inc61.split:15 %trunc_ln267 = trunc i32 %tile_to_dbuf_begin_1

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
for.inc61.split:16 %trunc_ln267_1 = trunc i32 %tile_to_dbuf_begin_3

]]></Node>
<StgValue><ssdm name="trunc_ln267_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc61.split:17 %select_ln267_2 = select i1 %icmp_ln267, i16 %trunc_ln267, i16 %trunc_ln267_1

]]></Node>
<StgValue><ssdm name="select_ln267_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split:24 %store_ln263 = store i2 %add_ln263, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
for.end63:0 %ret_ln272 = ret

]]></Node>
<StgValue><ssdm name="ret_ln272"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="30" op_5_bw="16" op_6_bw="0">
<![CDATA[
for.inc61.split:10 %call_ln266 = call void @pu_comp, i32 %streamA, i32 %select_ln266, i32 %Dbuf, i30 %K_read, i16 %select_ln266_2

]]></Node>
<StgValue><ssdm name="call_ln266"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="30" op_5_bw="16" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc61.split:18 %call_ln267 = call void @pu_comp, i32 %streamB, i32 %select_ln267, i32 %Dbuf, i30 %K_read, i16 %select_ln267_2

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="30" op_5_bw="16" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc61.split:18 %call_ln267 = call void @pu_comp, i32 %streamB, i32 %select_ln267, i32 %Dbuf, i30 %K_read, i16 %select_ln267_2

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split:0 %au0_r_1_load = load i32 %au0_r_1

]]></Node>
<StgValue><ssdm name="au0_r_1_load"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc61.split:1 %au1_r_1_load = load i32 %au1_r_1

]]></Node>
<StgValue><ssdm name="au1_r_1_load"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="30" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc61.split:19 %call_ret = call i64 @au_merge, i32 %streamA, i32 %streamB, i32 %select_ln266_1, i32 %select_ln267_1, i32 %AU0, i32 %AU1, i32 %au0_r_1_load, i32 %au1_r_1_load, i30 %K_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61.split:2 %specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln263"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="30" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc61.split:19 %call_ret = call i64 @au_merge, i32 %streamA, i32 %streamB, i32 %select_ln266_1, i32 %select_ln267_1, i32 %AU0, i32 %AU1, i32 %au0_r_1_load, i32 %au1_r_1_load, i30 %K_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
for.inc61.split:20 %au0_r = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="au0_r"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
for.inc61.split:21 %au1_r = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="au1_r"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split:22 %store_ln263 = store i32 %au1_r, i32 %au1_r_1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61.split:23 %store_ln263 = store i32 %au0_r, i32 %au0_r_1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.split:25 %br_ln263 = br void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
