// Seed: 2113204462
module module_0 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    input uwire id_12
);
  assign id_10 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_0 #(
    parameter id_1  = 32'd25,
    parameter id_10 = 32'd97,
    parameter id_3  = 32'd83,
    parameter id_4  = 32'd12,
    parameter id_6  = 32'd27
) (
    output supply0 id_0,
    input wor _id_1,
    input wand id_2,
    input supply0 _id_3,
    input supply1 _id_4,
    output supply1 id_5,
    input wor _id_6
);
  wire [id_1 : -1 'b0] id_8, id_9;
  wire [  "" : id_6] module_1;
  wire [id_3 : id_4] _id_10;
  wire [ -1 : id_10] id_11;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2,
      id_5,
      id_0,
      id_2
  );
  wire \id_12 ;
endmodule
