
---------- Begin Simulation Statistics ----------
final_tick                                 5196283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73009                       # Simulator instruction rate (inst/s)
host_mem_usage                                1206052                       # Number of bytes of host memory used
host_op_rate                                   130989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.24                       # Real time elapsed on the host
host_tick_rate                               19590677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19365005                       # Number of instructions simulated
sim_ops                                      34743763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005196                       # Number of seconds simulated
sim_ticks                                  5196283500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  10420290                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5849462                       # number of cc regfile writes
system.cpu.committedInsts                    19365005                       # Number of Instructions Simulated
system.cpu.committedOps                      34743763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.536667                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.536667                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2199664                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3626405                       # number of floating regfile writes
system.cpu.idleCycles                           95144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                21644                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3320951                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.393211                       # Inst execution rate
system.cpu.iew.exec_refs                     12154668                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4102041                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  112753                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8079618                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                386                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               463                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4156853                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35526819                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8052627                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             48154                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              35264177                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    106                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                122748                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19951                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                123295                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            518                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16653                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4991                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33406743                       # num instructions consuming a value
system.cpu.iew.wb_count                      35235106                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.714076                       # average fanout of values written-back
system.cpu.iew.wb_producers                  23854943                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.390414                       # insts written-back per cycle
system.cpu.iew.wb_sent                       35248526                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 55712957                       # number of integer regfile reads
system.cpu.int_regfile_writes                24229397                       # number of integer regfile writes
system.cpu.ipc                               1.863351                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.863351                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            102826      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20360003     57.66%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               519188      1.47%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54322      0.15%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1524586      4.32%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               10368      0.03%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  464      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21514      0.06%     63.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11180      0.03%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27955      0.08%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                670      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          508552      1.44%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6013643     17.03%     82.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3071682      8.70%     91.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2049800      5.80%     97.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1035578      2.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               35312331                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5206971                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10406146                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5186610                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5281608                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      959135                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  549367     57.28%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1017      0.11%     57.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     57.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%     57.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     57.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    8      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 396579     41.35%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5179      0.54%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2001      0.21%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4971      0.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30961669                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           71478480                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30048496                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31028765                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35526431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  35312331                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 388                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          783050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3405                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            352                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       991947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10297424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.429239                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.938014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1305325     12.68%     12.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              323780      3.14%     15.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1718686     16.69%     32.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1354310     13.15%     45.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2432219     23.62%     69.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1629116     15.82%     85.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1218110     11.83%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              221891      2.15%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               93987      0.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10297424                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.397845                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2576239                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           757918                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8079618                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4156853                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18284967                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                         10392568                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1034                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           77                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             77                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu.branchPred.lookups                 3409733                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1660001                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             21809                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1376650                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1369801                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.502488                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  571964                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                991                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          539844                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             532612                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7232                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          336                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          731750                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18393                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10194464                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.408101                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.204273                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2513353     24.65%     24.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1310086     12.85%     37.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1754276     17.21%     54.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          827843      8.12%     62.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          600880      5.89%     68.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           86522      0.85%     69.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           63943      0.63%     70.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           78680      0.77%     70.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2958881     29.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10194464                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             19365005                       # Number of instructions committed
system.cpu.commit.opsCommitted               34743763                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12049572                       # Number of memory references committed
system.cpu.commit.loads                       7970902                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3279695                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    5165664                       # Number of committed floating point instructions.
system.cpu.commit.integer                    32565744                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                563409                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        97178      0.28%      0.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     19942484     57.40%     57.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       516166      1.49%     59.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        54072      0.16%     59.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1515774      4.36%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          372      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20795      0.06%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        10808      0.03%     63.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        27759      0.08%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          225      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.46%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      5932802     17.08%     82.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3043588      8.76%     91.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2038100      5.87%     97.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1035082      2.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     34743763                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2958881                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7808368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7808368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7808368                       # number of overall hits
system.cpu.dcache.overall_hits::total         7808368                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        24775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        24775                       # number of overall misses
system.cpu.dcache.overall_misses::total         24775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1138989000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1138989000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1138989000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1138989000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7833143                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7833143                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7833143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7833143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45973.319879                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45973.319879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45973.319879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45973.319879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               363                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.765840                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5809                       # number of writebacks
system.cpu.dcache.writebacks::total              5809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16316                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8459                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    443165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    443165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    443165500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    443165500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52389.821492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52389.821492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52389.821492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52389.821492                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3733382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3733382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    876207000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    876207000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3754473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3754473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41544.118344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41544.118344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    187682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    187682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38905.990879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38905.990879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4074986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4074986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    262782000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    262782000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71330.618893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71330.618893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3635                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3635                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    255483000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    255483000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70284.181568                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70284.181568                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.167654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7816827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            924.302590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.167654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          960                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31341029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31341029                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1254220                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               4105238                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3932201                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                985814                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  19951                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1368077                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4646                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               35759236                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 34977                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8059484                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4102044                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           594                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           390                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3158364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       20014237                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3409733                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2474377                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7105160                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   49126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1388                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7919                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3102354                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  6427                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10297424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.494560                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.377173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3916873     38.04%     38.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   636508      6.18%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   545756      5.30%     49.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   586036      5.69%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   102222      0.99%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   580539      5.64%     61.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   598267      5.81%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1052129     10.22%     77.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2279094     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10297424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.328093                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.925822                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3100231                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3100231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3100231                       # number of overall hits
system.cpu.icache.overall_hits::total         3100231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2121                       # number of overall misses
system.cpu.icache.overall_misses::total          2121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    137174500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137174500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    137174500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137174500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3102352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3102352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3102352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3102352                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000684                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64674.446016                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64674.446016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64674.446016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64674.446016                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          385                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          934                       # number of writebacks
system.cpu.icache.writebacks::total               934                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          673                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          673                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          673                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          673                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1448                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101373000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101373000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000467                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000467                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000467                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000467                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70008.977901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70008.977901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70008.977901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70008.977901                       # average overall mshr miss latency
system.cpu.icache.replacements                    934                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3100231                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3100231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    137174500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137174500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3102352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3102352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64674.446016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64674.446016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70008.977901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70008.977901                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.551756                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3101678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1447                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2143.523151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.551756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12410855                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12410855                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3103644                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1428                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4290413                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  108716                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1078                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 518                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  78183                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 8070                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5196283500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  19951                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1751381                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  450412                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17236                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4415514                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3642930                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               35662458                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 22336                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  28712                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                3577321                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            34166968                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    87890993                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 56426510                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2237629                       # Number of floating rename lookups
system.cpu.rename.committedMaps              33148068                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1018894                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     403                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 392                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5352915                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42695626                       # The number of ROB reads
system.cpu.rob.writes                        71054330                       # The number of ROB writes
system.cpu.thread_0.numInsts                 19365005                       # Number of Instructions committed
system.cpu.thread_0.numOps                   34743763                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   84                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2769                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2853                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  84                       # number of overall hits
system.l2.overall_hits::.cpu.data                2769                       # number of overall hits
system.l2.overall_hits::total                    2853                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5688                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1363                       # number of overall misses
system.l2.overall_misses::.cpu.data              5688                       # number of overall misses
system.l2.overall_misses::total                  7051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     98269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    400877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        499147000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    400877500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       499147000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.672579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.711935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.672579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.711935                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72097.945708                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70477.760197                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70790.951638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72097.945708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70477.760197                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70790.951638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  53                       # number of writebacks
system.l2.writebacks::total                        53                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7050                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84649500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    343960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    428609500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84649500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    343960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    428609500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.672461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.711834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.672461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.711834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62105.282465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60481.800598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60795.673759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62105.282465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60481.800598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60795.673759                       # average overall mshr miss latency
system.l2.replacements                            306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5809                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          931                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              931                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          931                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          931                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    74                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    248839500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     248839500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.979631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69918.375948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69918.375948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    213249500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    213249500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59918.375948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59918.375948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     98269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72097.945708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72097.945708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84649500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84649500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62105.282465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62105.282465                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    152038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    152038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.441335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.441335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71412.869892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71412.869892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    130710500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    130710500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.441128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.441128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61424.107143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61424.107143                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4155.100570                       # Cycle average of tags in use
system.l2.tags.total_refs                       18267                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.573179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.087005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       952.636474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3196.377091                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.116289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.390183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.507214                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5235                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.829224                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    153251                       # Number of tag accesses
system.l2.tags.data_accesses                   153251                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001778425750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         53                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7049                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       53                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   53                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    993.255758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4777.213414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  451136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     86.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5196265500                       # Total gap between requests
system.mem_ctrls.avgGap                     731662.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       363840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16775066.256488893181                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 70019274.352525219321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 418760.831659781456                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1362                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5687                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           53                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36000000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    140887250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  10155060000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26431.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24773.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 191604905.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       363968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        451136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         3392                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1362                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5687                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           53                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            53                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16775066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     70043907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         86818974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16775066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16775066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       652774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          652774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       652774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16775066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     70043907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        87471748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7047                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  34                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                44756000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35235000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          176887250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6351.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25101.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5868                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 26                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   382.588634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   270.471062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   309.569507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          184     15.61%     15.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          375     31.81%     47.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           94      7.97%     55.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          208     17.64%     73.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           85      7.21%     80.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           34      2.88%     83.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           32      2.71%     85.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      1.87%     87.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          145     12.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                451008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               86.794341                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.418761                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4883760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2580600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29066940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        135720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    894805380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1241852640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2583289920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.141836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3219376500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1803487000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3591420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1893705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21248640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    705129330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1401579840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2543449575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.474752                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3637291500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1385572000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              176                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3559                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3490                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        14327                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        14327                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  14327                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       454528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       454528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  454528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7049                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3745000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19125250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          934                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1877                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4824                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3828                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24351                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 28179                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       152320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       913024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1065344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             307                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008323                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090853                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10128     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     85      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10213                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5196283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           15880000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2171498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12686999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
