/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [27:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_58z;
  wire [7:0] celloutsig_0_59z;
  wire [17:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  reg [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  reg [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_7z[3] ? celloutsig_0_40z[0] : celloutsig_0_35z[0];
  assign celloutsig_1_19z = celloutsig_1_14z ? celloutsig_1_14z : celloutsig_1_10z;
  assign celloutsig_0_8z = celloutsig_0_6z[7] ? celloutsig_0_3z[0] : celloutsig_0_1z[1];
  assign celloutsig_0_13z = celloutsig_0_10z ? celloutsig_0_0z : celloutsig_0_9z;
  assign celloutsig_0_24z = celloutsig_0_4z ? celloutsig_0_15z[2] : celloutsig_0_5z[1];
  assign celloutsig_0_34z = !(celloutsig_0_17z ? celloutsig_0_5z[15] : in_data[17]);
  assign celloutsig_1_10z = !(celloutsig_1_6z ? in_data[116] : celloutsig_1_3z[2]);
  assign celloutsig_0_37z = ~celloutsig_0_2z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_55z = celloutsig_0_43z ^ celloutsig_0_33z[1];
  assign celloutsig_1_7z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_9z = celloutsig_1_5z ^ celloutsig_1_7z;
  assign celloutsig_1_14z = in_data[176] ^ celloutsig_1_3z[2];
  assign celloutsig_0_10z = celloutsig_0_5z[15] ^ celloutsig_0_9z;
  assign celloutsig_0_23z = celloutsig_0_5z[2] ^ celloutsig_0_6z[11];
  assign celloutsig_0_31z = celloutsig_0_8z ^ celloutsig_0_19z;
  assign celloutsig_0_0z = ~(in_data[6] ^ in_data[43]);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[1] ^ celloutsig_0_6z[7]);
  assign celloutsig_0_11z = ~(celloutsig_0_4z ^ celloutsig_0_7z[0]);
  assign celloutsig_0_30z = ~(celloutsig_0_4z ^ celloutsig_0_3z[2]);
  assign celloutsig_1_3z = { in_data[134:133], celloutsig_1_1z } & { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_33z = { celloutsig_0_14z[1], celloutsig_0_17z, celloutsig_0_16z } / { 1'h1, celloutsig_0_18z[1:0] };
  assign celloutsig_0_35z = { celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_32z } / { 1'h1, celloutsig_0_7z[6:5] };
  assign celloutsig_0_29z = in_data[11:7] / { 1'h1, celloutsig_0_7z[9:6] };
  assign celloutsig_1_5z = { celloutsig_1_4z[10:3], celloutsig_1_0z } >= in_data[125:117];
  assign celloutsig_0_2z = { celloutsig_0_1z[5:2], celloutsig_0_0z } || celloutsig_0_1z[5:1];
  assign celloutsig_0_20z = { celloutsig_0_1z[2:0], celloutsig_0_14z } || { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_59z = { celloutsig_0_12z[23], celloutsig_0_37z, celloutsig_0_44z, celloutsig_0_29z } % { 1'h1, celloutsig_0_58z[1:0], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_55z };
  assign celloutsig_0_39z = ~ { celloutsig_0_28z[8:0], celloutsig_0_4z, celloutsig_0_34z };
  assign celloutsig_0_40z = ~ { celloutsig_0_39z[8:7], celloutsig_0_23z };
  assign celloutsig_0_42z = ~ { celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_31z };
  assign celloutsig_0_58z = ~ { celloutsig_0_42z[0], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_1z = ~ { in_data[72:68], celloutsig_0_0z };
  assign celloutsig_0_3z = ~ { celloutsig_0_1z[4:3], celloutsig_0_0z };
  assign celloutsig_0_32z = | celloutsig_0_12z[25:17];
  assign celloutsig_1_0z = | in_data[105:101];
  assign celloutsig_0_21z = | { celloutsig_0_1z[4:0], celloutsig_0_20z };
  assign celloutsig_0_16z = | { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, in_data[35:6] };
  assign celloutsig_0_17z = | { celloutsig_0_6z[10:9], celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[31:18] <<< { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[89:73], celloutsig_0_2z } >>> in_data[17:0];
  assign celloutsig_1_18z = { in_data[178:174], celloutsig_1_0z, celloutsig_1_9z } >>> { celloutsig_1_4z[9:4], celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_13z } >>> celloutsig_0_7z[17:7];
  assign celloutsig_0_15z = { celloutsig_0_7z[10], celloutsig_0_0z, celloutsig_0_10z } ^ in_data[93:91];
  assign celloutsig_0_18z = { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } ^ celloutsig_0_12z[20:17];
  assign celloutsig_0_4z = ~((celloutsig_0_3z[2] & in_data[78]) | celloutsig_0_0z);
  assign celloutsig_0_43z = ~((celloutsig_0_3z[2] & celloutsig_0_10z) | celloutsig_0_21z);
  assign celloutsig_1_2z = ~((in_data[114] & celloutsig_1_1z) | in_data[181]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z & celloutsig_0_18z[1]) | celloutsig_0_4z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[150:149], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 18'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = { celloutsig_0_6z[4:1], celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_12z = 28'h0000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_12z = in_data[66:39];
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_14z = celloutsig_0_5z[8:5];
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_4z[17]) | (celloutsig_1_3z[1] & in_data[101]));
  assign { out_data[134:128], out_data[96], out_data[34:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
