{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529343582710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "loop_back_verilog EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"loop_back_verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529343582716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529343582779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529343582779 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[0\] " "Input \"rx_in\[0\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343582842 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[1\] " "Input \"rx_in\[1\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343582842 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[0\] " "Input \"rx_in\[0\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343582842 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[1\] " "Input \"rx_in\[1\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343582842 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529343582842 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343582847 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 348 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 140 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343582847 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529343582847 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343582847 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 484 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343582847 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529343582847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529343582962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529343582966 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529343583029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529343583029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529343583029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529343583029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 792 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343583032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 794 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343583032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 796 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343583032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 798 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343583032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 800 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343583032 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529343583032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529343583033 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out\[0\] tx_out\[0\](n) " "Pin \"tx_out\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out\[0\]" } { 0 "tx_out\[0\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""} { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343583377 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out\[1\] tx_out\[1\](n) " "Pin \"tx_out\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out\[1\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[1] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out\[1\]" } { 0 "tx_out\[1\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""} { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343583377 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in\[0\] rx_in\[0\](n) " "Pin \"rx_in\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in\[0\]" } { 0 "rx_in\[0\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""} { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343583377 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in\[1\] rx_in\[1\](n) " "Pin \"rx_in\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in\[1\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[1] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in\[1\]" } { 0 "rx_in\[1\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""} { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343583377 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1529343583377 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "loop_back_verilog.sdc " "Synopsys Design Constraints File file not found: 'loop_back_verilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529343583606 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529343583607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529343583609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1529343583610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529343583614 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1529343583614 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529343583614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343583670 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 520 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343583670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343583670 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 520 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343583670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_inclock~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) " "Automatically promoted node rx_inclock~input (placed in PIN B8 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343583670 ""}  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 765 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343583670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4) " "Automatically promoted node tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343583671 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343583671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343583671 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343583671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_inclock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node tx_inclock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343583671 ""}  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343583671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529343583883 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529343583884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529343583884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529343583886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529343583888 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529343583890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529343583890 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529343583891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529343583911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1529343583912 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529343583912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343583952 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529343583956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529343584754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343584877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529343584896 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529343585181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343585181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529343585415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529343586421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529343586421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529343586495 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1529343586495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529343586495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343586496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529343586619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529343586627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529343586844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529343586844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529343587238 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343587667 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529343587940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/output_files/loop_back_verilog.fit.smsg " "Generated suppressed messages file /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/output_files/loop_back_verilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529343587994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1397 " "Peak virtual memory: 1397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343588228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:39:48 2018 " "Processing ended: Mon Jun 18 17:39:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343588228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343588228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343588228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529343588228 ""}
