

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263'
================================================================
* Date:           Thu Jan 27 12:44:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.612 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_3267_1_VITIS_LOOP_3268_2  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln3267 = store i5 0, i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 16 'store' 'store_ln3267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln3267 = store i3 0, i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 17 'store' 'store_ln3267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln3267 = store i3 0, i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 18 'store' 'store_ln3267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln3267 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 19 'br' 'br_ln3267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln3267 = icmp_eq  i5 %indvar_flatten_load, i5 16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 21 'icmp' 'icmp_ln3267' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln3267 = add i5 %indvar_flatten_load, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 22 'add' 'add_ln3267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln3267 = br i1 %icmp_ln3267, void %.split6.i, void %_ZN2xf3dsp3fft12array2StreamILi16ELi4ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEEvPAdvT_T0__T1_PN3hls6streamIS9_Li0EEE.exit.i.exitStub" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 23 'br' 'br_ln3267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.49ns)   --->   "%icmp_ln3268 = icmp_eq  i3 %j_load, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 26 'icmp' 'icmp_ln3268' <Predicate = (!icmp_ln3267)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln3267 = select i1 %icmp_ln3268, i3 0, i3 %j_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 27 'select' 'select_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln3267_2 = add i3 %i_load, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 28 'add' 'add_ln3267_2' <Predicate = (!icmp_ln3267)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln3267_2 = select i1 %icmp_ln3268, i3 %add_ln3267_2, i3 %i_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 29 'select' 'select_ln3267_2' <Predicate = (!icmp_ln3267)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln3267 = zext i3 %select_ln3267_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 30 'zext' 'zext_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln3270 = trunc i3 %select_ln3267" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3270]   --->   Operation 31 'trunc' 'trunc_ln3270' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_0_addr = getelementptr i27 %p_inDataArray_M_real_V_0, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'getelementptr' 'p_inDataArray_M_real_V_0_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_0_load = load i2 %p_inDataArray_M_real_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'load' 'p_inDataArray_M_real_V_0_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_1_addr = getelementptr i27 %p_inDataArray_M_real_V_1, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'getelementptr' 'p_inDataArray_M_real_V_1_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_1_load = load i2 %p_inDataArray_M_real_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'load' 'p_inDataArray_M_real_V_1_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_2_addr = getelementptr i27 %p_inDataArray_M_real_V_2, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'getelementptr' 'p_inDataArray_M_real_V_2_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_2_load = load i2 %p_inDataArray_M_real_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'load' 'p_inDataArray_M_real_V_2_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_V_3_addr = getelementptr i27 %p_inDataArray_M_real_V_3, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'getelementptr' 'p_inDataArray_M_real_V_3_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_3_load = load i2 %p_inDataArray_M_real_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'load' 'p_inDataArray_M_real_V_3_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_0_addr = getelementptr i27 %p_inDataArray_M_imag_V_0, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'getelementptr' 'p_inDataArray_M_imag_V_0_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_0_load = load i2 %p_inDataArray_M_imag_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'load' 'p_inDataArray_M_imag_V_0_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_1_addr = getelementptr i27 %p_inDataArray_M_imag_V_1, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'getelementptr' 'p_inDataArray_M_imag_V_1_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_1_load = load i2 %p_inDataArray_M_imag_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'load' 'p_inDataArray_M_imag_V_1_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_2_addr = getelementptr i27 %p_inDataArray_M_imag_V_2, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'getelementptr' 'p_inDataArray_M_imag_V_2_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_2_load = load i2 %p_inDataArray_M_imag_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'load' 'p_inDataArray_M_imag_V_2_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_V_3_addr = getelementptr i27 %p_inDataArray_M_imag_V_3, i64 0, i64 %zext_ln3267" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'getelementptr' 'p_inDataArray_M_imag_V_3_addr' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_3_load = load i2 %p_inDataArray_M_imag_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'load' 'p_inDataArray_M_imag_V_3_load' <Predicate = (!icmp_ln3267)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "%switch_ln174 = switch i2 %trunc_ln3270, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'switch' 'switch_ln174' <Predicate = (!icmp_ln3267)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.57ns)   --->   "%add_ln3268 = add i3 %select_ln3267, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 49 'add' 'add_ln3268' <Predicate = (!icmp_ln3267)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln3267 = store i5 %add_ln3267, i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 50 'store' 'store_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln3267 = store i3 %select_ln3267_2, i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267]   --->   Operation 51 'store' 'store_ln3267' <Predicate = (!icmp_ln3267)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln3268 = store i3 %add_ln3268, i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 52 'store' 'store_ln3268' <Predicate = (!icmp_ln3267)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln3267)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln3267)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_3267_1_VITIS_LOOP_3268_2_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln3268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 56 'specpipeline' 'specpipeline_ln3268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln3268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268]   --->   Operation 57 'specloopname' 'specloopname_ln3268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_0_load = load i2 %p_inDataArray_M_real_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'load' 'p_inDataArray_M_real_V_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_1_load = load i2 %p_inDataArray_M_real_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'load' 'p_inDataArray_M_real_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_2_load = load i2 %p_inDataArray_M_real_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'load' 'p_inDataArray_M_real_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_V_3_load = load i2 %p_inDataArray_M_real_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'load' 'p_inDataArray_M_real_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.45ns)   --->   "%tmp = mux i27 @_ssdm_op_Mux.ap_auto.4i27.i2, i27 %p_inDataArray_M_real_V_0_load, i27 %p_inDataArray_M_real_V_1_load, i27 %p_inDataArray_M_real_V_2_load, i27 %p_inDataArray_M_real_V_3_load, i2 %trunc_ln3270" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'mux' 'tmp' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_0_load = load i2 %p_inDataArray_M_imag_V_0_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'load' 'p_inDataArray_M_imag_V_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_1_load = load i2 %p_inDataArray_M_imag_V_1_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'load' 'p_inDataArray_M_imag_V_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_2_load = load i2 %p_inDataArray_M_imag_V_2_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'p_inDataArray_M_imag_V_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_V_3_load = load i2 %p_inDataArray_M_imag_V_3_addr" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'load' 'p_inDataArray_M_imag_V_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (0.45ns)   --->   "%tmp_s = mux i27 @_ssdm_op_Mux.ap_auto.4i27.i2, i27 %p_inDataArray_M_imag_V_0_load, i27 %p_inDataArray_M_imag_V_1_load, i27 %p_inDataArray_M_imag_V_2_load, i27 %p_inDataArray_M_imag_V_3_load, i2 %trunc_ln3270" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'mux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_imag_V_2, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 2)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_imag_V_1, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_imag_V_0, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 0)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_3, i27 %tmp, i27 %tmp_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (trunc_ln3270 == 3)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split4.i25" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'br' 'br_ln174' <Predicate = (trunc_ln3270 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftInStrm_V_M_real_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_imag_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftInStrm_V_M_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inDataArray_M_real_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                             (alloca           ) [ 010]
i                             (alloca           ) [ 010]
indvar_flatten                (alloca           ) [ 010]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
store_ln3267                  (store            ) [ 000]
store_ln3267                  (store            ) [ 000]
store_ln3267                  (store            ) [ 000]
br_ln3267                     (br               ) [ 000]
indvar_flatten_load           (load             ) [ 000]
icmp_ln3267                   (icmp             ) [ 010]
add_ln3267                    (add              ) [ 000]
br_ln3267                     (br               ) [ 000]
j_load                        (load             ) [ 000]
i_load                        (load             ) [ 000]
icmp_ln3268                   (icmp             ) [ 000]
select_ln3267                 (select           ) [ 000]
add_ln3267_2                  (add              ) [ 000]
select_ln3267_2               (select           ) [ 000]
zext_ln3267                   (zext             ) [ 000]
trunc_ln3270                  (trunc            ) [ 011]
p_inDataArray_M_real_V_0_addr (getelementptr    ) [ 011]
p_inDataArray_M_real_V_1_addr (getelementptr    ) [ 011]
p_inDataArray_M_real_V_2_addr (getelementptr    ) [ 011]
p_inDataArray_M_real_V_3_addr (getelementptr    ) [ 011]
p_inDataArray_M_imag_V_0_addr (getelementptr    ) [ 011]
p_inDataArray_M_imag_V_1_addr (getelementptr    ) [ 011]
p_inDataArray_M_imag_V_2_addr (getelementptr    ) [ 011]
p_inDataArray_M_imag_V_3_addr (getelementptr    ) [ 011]
switch_ln174                  (switch           ) [ 000]
add_ln3268                    (add              ) [ 000]
store_ln3267                  (store            ) [ 000]
store_ln3267                  (store            ) [ 000]
store_ln3268                  (store            ) [ 000]
br_ln0                        (br               ) [ 000]
specloopname_ln0              (specloopname     ) [ 000]
empty                         (speclooptripcount) [ 000]
specpipeline_ln3268           (specpipeline     ) [ 000]
specloopname_ln3268           (specloopname     ) [ 000]
p_inDataArray_M_real_V_0_load (load             ) [ 000]
p_inDataArray_M_real_V_1_load (load             ) [ 000]
p_inDataArray_M_real_V_2_load (load             ) [ 000]
p_inDataArray_M_real_V_3_load (load             ) [ 000]
tmp                           (mux              ) [ 000]
p_inDataArray_M_imag_V_0_load (load             ) [ 000]
p_inDataArray_M_imag_V_1_load (load             ) [ 000]
p_inDataArray_M_imag_V_2_load (load             ) [ 000]
p_inDataArray_M_imag_V_3_load (load             ) [ 000]
tmp_s                         (mux              ) [ 000]
write_ln174                   (write            ) [ 000]
br_ln174                      (br               ) [ 000]
write_ln174                   (write            ) [ 000]
br_ln174                      (br               ) [ 000]
write_ln174                   (write            ) [ 000]
br_ln174                      (br               ) [ 000]
write_ln174                   (write            ) [ 000]
br_ln174                      (br               ) [ 000]
ret_ln0                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftInStrm_V_M_real_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_real_V_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftInStrm_V_M_imag_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fftInStrm_V_M_real_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_real_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fftInStrm_V_M_imag_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fftInStrm_V_M_real_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_real_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fftInStrm_V_M_imag_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fftInStrm_V_M_real_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_real_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fftInStrm_V_M_imag_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_inDataArray_M_real_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_inDataArray_M_real_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_inDataArray_M_real_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_inDataArray_M_real_V_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_inDataArray_M_imag_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_inDataArray_M_imag_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_inDataArray_M_imag_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_inDataArray_M_imag_V_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i27.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln174_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="0"/>
<pin id="99" dir="0" index="2" bw="27" slack="0"/>
<pin id="100" dir="0" index="3" bw="27" slack="0"/>
<pin id="101" dir="0" index="4" bw="27" slack="0"/>
<pin id="102" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln174_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="27" slack="0"/>
<pin id="109" dir="0" index="2" bw="27" slack="0"/>
<pin id="110" dir="0" index="3" bw="27" slack="0"/>
<pin id="111" dir="0" index="4" bw="27" slack="0"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln174_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="27" slack="0"/>
<pin id="119" dir="0" index="2" bw="27" slack="0"/>
<pin id="120" dir="0" index="3" bw="27" slack="0"/>
<pin id="121" dir="0" index="4" bw="27" slack="0"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln174_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="27" slack="0"/>
<pin id="129" dir="0" index="2" bw="27" slack="0"/>
<pin id="130" dir="0" index="3" bw="27" slack="0"/>
<pin id="131" dir="0" index="4" bw="27" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_inDataArray_M_real_V_0_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="27" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real_V_0_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real_V_0_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_inDataArray_M_real_V_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="27" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real_V_1_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real_V_1_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_inDataArray_M_real_V_2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="27" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real_V_2_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real_V_2_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_inDataArray_M_real_V_3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="27" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real_V_3_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real_V_3_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_inDataArray_M_imag_V_0_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="27" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag_V_0_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag_V_0_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_inDataArray_M_imag_V_1_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="27" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag_V_1_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag_V_1_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_inDataArray_M_imag_V_2_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="27" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag_V_2_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag_V_2_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_inDataArray_M_imag_V_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="27" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag_V_3_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag_V_3_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln3267_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3267/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln3267_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3267/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln3267_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3267/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln3267_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3267/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln3267_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3267/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln3268_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3268/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln3267_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3267/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln3267_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3267_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln3267_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3267_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln3267_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3267/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln3270_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln3270/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln3268_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3268/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln3267_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3267/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln3267_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3267/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln3268_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3268/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="27" slack="0"/>
<pin id="343" dir="0" index="1" bw="27" slack="0"/>
<pin id="344" dir="0" index="2" bw="27" slack="0"/>
<pin id="345" dir="0" index="3" bw="27" slack="0"/>
<pin id="346" dir="0" index="4" bw="27" slack="0"/>
<pin id="347" dir="0" index="5" bw="2" slack="1"/>
<pin id="348" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="27" slack="0"/>
<pin id="360" dir="0" index="1" bw="27" slack="0"/>
<pin id="361" dir="0" index="2" bw="27" slack="0"/>
<pin id="362" dir="0" index="3" bw="27" slack="0"/>
<pin id="363" dir="0" index="4" bw="27" slack="0"/>
<pin id="364" dir="0" index="5" bw="2" slack="1"/>
<pin id="365" dir="1" index="6" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="389" class="1005" name="indvar_flatten_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln3270_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="1"/>
<pin id="401" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3270 "/>
</bind>
</comp>

<comp id="405" class="1005" name="p_inDataArray_M_real_V_0_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="1"/>
<pin id="407" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real_V_0_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_inDataArray_M_real_V_1_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="1"/>
<pin id="412" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real_V_1_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_inDataArray_M_real_V_2_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real_V_2_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_inDataArray_M_real_V_3_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real_V_3_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_inDataArray_M_imag_V_0_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="1"/>
<pin id="427" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag_V_0_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_inDataArray_M_imag_V_1_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag_V_1_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_inDataArray_M_imag_V_2_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="1"/>
<pin id="437" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag_V_2_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_inDataArray_M_imag_V_3_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag_V_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="113"><net_src comp="82" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="123"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="133"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="270" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="273" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="276" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="273" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="319"><net_src comp="282" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="282" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="264" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="296" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="320" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="143" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="156" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="169" pin="3"/><net_sink comp="341" pin=3"/></net>

<net id="353"><net_src comp="182" pin="3"/><net_sink comp="341" pin=4"/></net>

<net id="354"><net_src comp="341" pin="6"/><net_sink comp="96" pin=3"/></net>

<net id="355"><net_src comp="341" pin="6"/><net_sink comp="106" pin=3"/></net>

<net id="356"><net_src comp="341" pin="6"/><net_sink comp="116" pin=3"/></net>

<net id="357"><net_src comp="341" pin="6"/><net_sink comp="126" pin=3"/></net>

<net id="366"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="195" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="208" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="221" pin="3"/><net_sink comp="358" pin=3"/></net>

<net id="370"><net_src comp="234" pin="3"/><net_sink comp="358" pin=4"/></net>

<net id="371"><net_src comp="358" pin="6"/><net_sink comp="96" pin=4"/></net>

<net id="372"><net_src comp="358" pin="6"/><net_sink comp="106" pin=4"/></net>

<net id="373"><net_src comp="358" pin="6"/><net_sink comp="116" pin=4"/></net>

<net id="374"><net_src comp="358" pin="6"/><net_sink comp="126" pin=4"/></net>

<net id="378"><net_src comp="84" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="385"><net_src comp="88" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="392"><net_src comp="92" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="402"><net_src comp="316" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="341" pin=5"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="408"><net_src comp="136" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="413"><net_src comp="149" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="418"><net_src comp="162" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="423"><net_src comp="175" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="428"><net_src comp="188" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="433"><net_src comp="201" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="438"><net_src comp="214" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="443"><net_src comp="227" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftInStrm_V_M_real_V_0 | {2 }
	Port: fftInStrm_V_M_imag_V_0 | {2 }
	Port: fftInStrm_V_M_real_V_1 | {2 }
	Port: fftInStrm_V_M_imag_V_1 | {2 }
	Port: fftInStrm_V_M_real_V_2 | {2 }
	Port: fftInStrm_V_M_imag_V_2 | {2 }
	Port: fftInStrm_V_M_real_V_3 | {2 }
	Port: fftInStrm_V_M_imag_V_3 | {2 }
 - Input state : 
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_real_V_0 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_real_V_1 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_real_V_2 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_real_V_3 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_imag_V_0 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_imag_V_1 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_imag_V_2 | {1 2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263 : p_inDataArray_M_imag_V_3 | {1 2 }
  - Chain level:
	State 1
		store_ln3267 : 1
		store_ln3267 : 1
		store_ln3267 : 1
		indvar_flatten_load : 1
		icmp_ln3267 : 2
		add_ln3267 : 2
		br_ln3267 : 3
		j_load : 1
		i_load : 1
		icmp_ln3268 : 2
		select_ln3267 : 3
		add_ln3267_2 : 2
		select_ln3267_2 : 3
		zext_ln3267 : 4
		trunc_ln3270 : 4
		p_inDataArray_M_real_V_0_addr : 5
		p_inDataArray_M_real_V_0_load : 6
		p_inDataArray_M_real_V_1_addr : 5
		p_inDataArray_M_real_V_1_load : 6
		p_inDataArray_M_real_V_2_addr : 5
		p_inDataArray_M_real_V_2_load : 6
		p_inDataArray_M_real_V_3_addr : 5
		p_inDataArray_M_real_V_3_load : 6
		p_inDataArray_M_imag_V_0_addr : 5
		p_inDataArray_M_imag_V_0_load : 6
		p_inDataArray_M_imag_V_1_addr : 5
		p_inDataArray_M_imag_V_1_load : 6
		p_inDataArray_M_imag_V_2_addr : 5
		p_inDataArray_M_imag_V_2_load : 6
		p_inDataArray_M_imag_V_3_addr : 5
		p_inDataArray_M_imag_V_3_load : 6
		switch_ln174 : 5
		add_ln3268 : 4
		store_ln3267 : 3
		store_ln3267 : 4
		store_ln3268 : 5
	State 2
		tmp : 1
		tmp_s : 1
		write_ln174 : 2
		write_ln174 : 2
		write_ln174 : 2
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    mux   |        tmp_fu_341        |    0    |    20   |
|          |       tmp_s_fu_358       |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |     add_ln3267_fu_264    |    0    |    12   |
|    add   |    add_ln3267_2_fu_290   |    0    |    10   |
|          |     add_ln3268_fu_320    |    0    |    10   |
|----------|--------------------------|---------|---------|
|   icmp   |    icmp_ln3267_fu_258    |    0    |    9    |
|          |    icmp_ln3268_fu_276    |    0    |    8    |
|----------|--------------------------|---------|---------|
|  select  |   select_ln3267_fu_282   |    0    |    3    |
|          |  select_ln3267_2_fu_296  |    0    |    3    |
|----------|--------------------------|---------|---------|
|          |  write_ln174_write_fu_96 |    0    |    0    |
|   write  | write_ln174_write_fu_106 |    0    |    0    |
|          | write_ln174_write_fu_116 |    0    |    0    |
|          | write_ln174_write_fu_126 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |    zext_ln3267_fu_304    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln3270_fu_316   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    95   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|              i_reg_382              |    3   |
|        indvar_flatten_reg_389       |    5   |
|              j_reg_375              |    3   |
|p_inDataArray_M_imag_V_0_addr_reg_425|    2   |
|p_inDataArray_M_imag_V_1_addr_reg_430|    2   |
|p_inDataArray_M_imag_V_2_addr_reg_435|    2   |
|p_inDataArray_M_imag_V_3_addr_reg_440|    2   |
|p_inDataArray_M_real_V_0_addr_reg_405|    2   |
|p_inDataArray_M_real_V_1_addr_reg_410|    2   |
|p_inDataArray_M_real_V_2_addr_reg_415|    2   |
|p_inDataArray_M_real_V_3_addr_reg_420|    2   |
|         trunc_ln3270_reg_399        |    2   |
+-------------------------------------+--------+
|                Total                |   29   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   29   |   167  |
+-----------+--------+--------+--------+
