Classic Timing Analyzer report for pokus
Sun Oct 16 11:48:27 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'SW[16]'
  6. Clock Setup: 'KEY[0]'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+---------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.552 ns                                      ; inst8 ; LEDR[3] ; SW[16]     ; --       ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst    ; KEY[0]     ; KEY[0]   ; 0            ;
; Clock Setup: 'SW[16]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst    ; SW[16]     ; SW[16]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW[16]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[16]'                                                                                                                                                              ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst8 ; inst8 ; SW[16]     ; SW[16]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3 ; inst3 ; SW[16]     ; SW[16]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2 ; inst2 ; SW[16]     ; SW[16]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst  ; SW[16]     ; SW[16]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                              ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst8 ; inst8 ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3 ; inst3 ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2 ; inst2 ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-------+---------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To      ; From Clock ;
+-------+--------------+------------+-------+---------+------------+
; N/A   ; None         ; 11.552 ns  ; inst8 ; LEDR[3] ; SW[16]     ;
; N/A   ; None         ; 11.310 ns  ; inst8 ; LEDR[3] ; KEY[0]     ;
; N/A   ; None         ; 10.488 ns  ; inst3 ; LEDR[2] ; SW[16]     ;
; N/A   ; None         ; 10.246 ns  ; inst3 ; LEDR[2] ; KEY[0]     ;
; N/A   ; None         ; 9.293 ns   ; inst2 ; LEDR[1] ; SW[16]     ;
; N/A   ; None         ; 9.051 ns   ; inst2 ; LEDR[1] ; KEY[0]     ;
; N/A   ; None         ; 8.207 ns   ; inst  ; LEDR[0] ; SW[16]     ;
; N/A   ; None         ; 7.965 ns   ; inst  ; LEDR[0] ; KEY[0]     ;
+-------+--------------+------------+-------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Oct 16 11:48:25 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pokus -c pokus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[16]" is an undefined clock
    Info: Assuming node "KEY[0]" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst7" as buffer
    Info: Detected ripple clock "inst" as buffer
    Info: Detected ripple clock "inst2" as buffer
    Info: Detected ripple clock "inst3" as buffer
Info: Clock "SW[16]" Internal fmax is restricted to 450.05 MHz between source register "inst8" and destination register "inst8"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y8_N20; Fanout = 1; COMB Node = 'inst8~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SW[16]" to destination register is 7.494 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW[16]'
                Info: 2: + IC(2.346 ns) + CELL(0.150 ns) = 3.348 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'
                Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.361 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'
                Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.439 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'
                Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.665 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'
                Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 3.900 ns ( 52.04 % )
                Info: Total interconnect delay = 3.594 ns ( 47.96 % )
            Info: - Longest clock path from clock "SW[16]" to source register is 7.494 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW[16]'
                Info: 2: + IC(2.346 ns) + CELL(0.150 ns) = 3.348 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'
                Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.361 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'
                Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.439 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'
                Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.665 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'
                Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 3.900 ns ( 52.04 % )
                Info: Total interconnect delay = 3.594 ns ( 47.96 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "KEY[0]" Internal fmax is restricted to 450.05 MHz between source register "inst8" and destination register "inst8"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y8_N20; Fanout = 1; COMB Node = 'inst8~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[0]" to destination register is 7.252 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY[0]'
                Info: 2: + IC(1.969 ns) + CELL(0.275 ns) = 3.106 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'
                Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.119 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'
                Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.197 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'
                Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.423 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'
                Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.252 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 4.035 ns ( 55.64 % )
                Info: Total interconnect delay = 3.217 ns ( 44.36 % )
            Info: - Longest clock path from clock "KEY[0]" to source register is 7.252 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY[0]'
                Info: 2: + IC(1.969 ns) + CELL(0.275 ns) = 3.106 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'
                Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.119 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'
                Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.197 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'
                Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.423 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'
                Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.252 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 4.035 ns ( 55.64 % )
                Info: Total interconnect delay = 3.217 ns ( 44.36 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "SW[16]" to destination pin "LEDR[3]" through register "inst8" is 11.552 ns
    Info: + Longest clock path from clock "SW[16]" to source register is 7.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW[16]'
        Info: 2: + IC(2.346 ns) + CELL(0.150 ns) = 3.348 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'
        Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.361 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'
        Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.439 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'
        Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.665 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'
        Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 3.900 ns ( 52.04 % )
        Info: Total interconnect delay = 3.594 ns ( 47.96 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'
        Info: 2: + IC(1.020 ns) + CELL(2.788 ns) = 3.808 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LEDR[3]'
        Info: Total cell delay = 2.788 ns ( 73.21 % )
        Info: Total interconnect delay = 1.020 ns ( 26.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 132 megabytes
    Info: Processing ended: Sun Oct 16 11:48:27 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


