Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 13 11:02:29 2018
| Host         : DESKTOP-KQ9AKKV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                            |                                            |                4 |             12 |
|  clk_IBUF_BUFG | nolabel_line31/E[0]                        |                                            |                3 |             16 |
|  clk_IBUF_BUFG | nolabel_line35/delay_count_reg[21]_i_2_n_0 | nolabel_line35/delay_count_reg[21]_i_1_n_0 |                7 |             44 |
|  clk_IBUF_BUFG |                                            | nolabel_line31/clear                       |                7 |             54 |
+----------------+--------------------------------------------+--------------------------------------------+------------------+----------------+


