set_min_delay 30 -fall -from [get_clocks {core_clk}] -rise_from clk1 -fall_from * -through adder1 -rise_through net* -to [get_ports {clk0}] -rise_to xor* -fall_to xor* -ignore_clock_latency -probe -reset_path
