Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 10:03:58 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7207 |         1409 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             514 |          138 |
| Yes          | No                    | No                     |             614 |          172 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                             Enable Signal                                                            |                                                                                                 Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U6/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                   |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U5/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]_2                          |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_17ns_9_21_seq_1_U10/fn1_sdiv_17ns_17ns_9_21_seq_1_div_U/start0                                        | bd_0_i/hls_inst/inst/sdiv_17ns_17ns_9_21_seq_1_U10/fn1_sdiv_17ns_17ns_9_21_seq_1_div_U/fn1_sdiv_17ns_17ns_9_21_seq_1_div_u_0/dividend0[16]_i_1_n_0                                                               |                2 |              7 |         3.50 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/srem_8s_11ns_11_12_seq_1_U8/fn1_srem_8s_11ns_11_12_seq_1_div_U/fn1_srem_8s_11ns_11_12_seq_1_div_u_0/r_stage_reg_n_0_[0]                                                                     |                2 |              7 |         3.50 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U5/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              8 |         2.67 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U7/din0_buf1[31]_i_1_n_0                                                                                                                                           |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21                                                                                               |                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_8s_11ns_11_12_seq_1_U8/fn1_srem_8s_11ns_11_12_seq_1_div_U/fn1_srem_8s_11ns_11_12_seq_1_div_u_0/E[0]        |                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_17ns_9_21_seq_1_U10/fn1_sdiv_17ns_17ns_9_21_seq_1_div_U/fn1_sdiv_17ns_17ns_9_21_seq_1_div_u_0/E[0]    |                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U6/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[1]                                         |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state66                                                                                               |                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9s_17ns_17_13_seq_1_U9/fn1_srem_9s_17ns_17_13_seq_1_div_U/fn1_srem_9s_17ns_17_13_seq_1_div_u_0/E[0]        |                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_188_ap_start                                                                                             |                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state175                                                                                              |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_11ns_16_68_seq_1_U11/fn1_sdiv_64ns_11ns_16_68_seq_1_div_U/fn1_sdiv_64ns_11ns_16_68_seq_1_div_u_0/E[0] |                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state155                                                                                              |                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U12/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/E[0] |                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U12/fn1_srem_16ns_11ns_16_20_seq_1_div_U/start0                                      |                                                                                                                                                                                                                  |                4 |             17 |         4.25 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/sitofp_32ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9s_17ns_17_13_seq_1_U9/fn1_srem_9s_17ns_17_13_seq_1_div_U/start0                                           |                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_17ns_9_21_seq_1_U10/fn1_sdiv_17ns_17ns_9_21_seq_1_div_U/start0                                        |                                                                                                                                                                                                                  |                8 |             28 |         3.50 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U5/din0_buf1[28]_i_1_n_0                                                                                                                                     |                8 |             29 |         3.62 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                 |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state11                                                                                               |                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                                |                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state87                                                                                               |                                                                                                                                                                                                                  |               13 |             34 |         2.62 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21                                                                                                                                                                           |                8 |             35 |         4.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state87                                                                                               | bd_0_i/hls_inst/inst/val_reg_468[63]                                                                                                                                                                             |               16 |             40 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state27                                                                                               |                                                                                                                                                                                                                  |                9 |             43 |         4.78 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U6/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[3]                                         |               15 |             51 |         3.40 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U5/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                               |               12 |             51 |         4.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_144[63]_i_1_n_0                                                                                             |                                                                                                                                                                                                                  |               25 |             64 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state86                                                                                               |                                                                                                                                                                                                                  |               27 |             64 |         2.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13                                                                                               |                                                                                                                                                                                                                  |               18 |             70 |         3.89 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_11ns_16_68_seq_1_U11/fn1_sdiv_64ns_11ns_16_68_seq_1_div_U/start0                                      |                                                                                                                                                                                                                  |               18 |             75 |         4.17 |
|  ap_clk      |                                                                                                                                      | ap_rst                                                                                                                                                                                                           |               67 |            254 |         3.79 |
|  ap_clk      |                                                                                                                                      |                                                                                                                                                                                                                  |             1409 |           7330 |         5.20 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


