// Seed: 3317204501
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7
    , id_19,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12
    , id_20,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16
    , id_21,
    output supply1 id_17
);
  logic id_22[1 : -1];
  ;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  wor  id_3,
    output wor  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
