
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.54

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_meta$_DFF_PN1_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.24    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.24    0.00    0.42 ^ rx_meta$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_meta$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_meta$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     1    0.01    0.05    0.34    0.34 ^ rx_meta$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         rx_meta (net)
                  0.05    0.00    0.34 ^ rx_sync$_DFF_PN1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_sync$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.24    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.24    0.00    0.42 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    57    0.72    0.29    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.69 ^ state[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  9.37   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.40    0.40 v clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.11    0.00    0.40 v _364_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.15    0.12    0.52 ^ _364_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _324_ (net)
                  0.15    0.00    0.52 ^ _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.25    0.78 ^ _672_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _329_ (net)
                  0.16    0.00    0.78 ^ _379_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.16    0.10    0.87 v _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _088_ (net)
                  0.16    0.00    0.87 v _393_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.03    0.17    0.40    1.27 v _393_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _099_ (net)
                  0.17    0.00    1.27 v _395_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     7    0.08    0.19    0.41    1.68 v _395_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _101_ (net)
                  0.19    0.00    1.68 v _411_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     7    0.14    0.18    0.28    1.96 v _411_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _116_ (net)
                  0.18    0.00    1.96 v _505_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.22    2.18 v _505_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _196_ (net)
                  0.17    0.00    2.18 v _610_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.12    2.30 ^ _610_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _034_ (net)
                  0.20    0.00    2.30 ^ clk_counter[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.30   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_counter[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.24    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.24    0.00    0.42 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    57    0.72    0.29    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.69 ^ state[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  9.37   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.40    0.40 v clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.11    0.00    0.40 v _364_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.15    0.12    0.52 ^ _364_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _324_ (net)
                  0.15    0.00    0.52 ^ _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.25    0.78 ^ _672_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _329_ (net)
                  0.16    0.00    0.78 ^ _379_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.16    0.10    0.87 v _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _088_ (net)
                  0.16    0.00    0.87 v _393_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.03    0.17    0.40    1.27 v _393_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _099_ (net)
                  0.17    0.00    1.27 v _395_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     7    0.08    0.19    0.41    1.68 v _395_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _101_ (net)
                  0.19    0.00    1.68 v _411_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     7    0.14    0.18    0.28    1.96 v _411_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _116_ (net)
                  0.18    0.00    1.96 v _505_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.22    2.18 v _505_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _196_ (net)
                  0.17    0.00    2.18 v _610_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.12    2.30 ^ _610_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _034_ (net)
                  0.20    0.00    2.30 ^ clk_counter[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.30   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_counter[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.8828030824661255

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6724

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.20769812166690826

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9310

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.40 v clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.12    0.52 ^ _364_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    0.78 ^ _672_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.10    0.87 v _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.40    1.27 v _393_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.41    1.68 v _395_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
   0.28    1.96 v _411_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.22    2.18 v _505_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.12    2.30 ^ _610_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    2.30 ^ clk_counter[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.30   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ clk_counter[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.16    9.84   library setup time
           9.84   data required time
---------------------------------------------------------
           9.84   data required time
          -2.30   data arrival time
---------------------------------------------------------
           7.54   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_meta$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.34    0.34 ^ rx_meta$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00    0.34 ^ rx_sync$_DFF_PN1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           0.34   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_sync$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
  -0.02   -0.02   library hold time
          -0.02   data required time
---------------------------------------------------------
          -0.02   data required time
          -0.34   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.3015

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.5415

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
327.677602

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.20e-03   7.82e-04   3.37e-08   6.98e-03  39.2%
Combinational          5.85e-03   4.96e-03   7.53e-08   1.08e-02  60.8%
Clock                  0.00e+00   0.00e+00   7.56e-09   7.56e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-02   5.75e-03   1.17e-07   1.78e-02 100.0%
                          67.7%      32.3%       0.0%
