<!DOCTYPE html>
<html>

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>

<body>
    <span>
        <h1></b>MAHESH NAYAK ESLAVATH </b></h1>
        <br>
        <h1>PORT FOLIO</h1>
        <h3>Skills : c,c++<br> java ,python,ruby,mongo
        </h3>
        <table>
            <caption><b>EDUCATION DETAILS</b></caption>
            <tr>
                <th>Name of The School</th>
                <th> Class Studied</th>
                <th>year of passing </th>
            </tr>
            <tr>
                <td>Kadthal Grammar high school</td>
                <td>1 to 10 </td>
                <td>2014</td>
            </tr>
            <tr>
                <td>
                    JNGPT
                </td>
                <td>
                    11 to 13
                </td>
                <td>
                    2017
                </td>
            </tr>
            <tr>
                <td>
                    MLR institute
                </td>
                <td>
                    14 to 16
                </td>
                <td>2019</td>
            </tr>
        </table>
        <p>
            About ME:
        <h3>
            A dedicated VLSI Physical Design Engineer with 3 years of hands-on experience in floorplanning, placement,
            routing, and timing closure. Driven by a strong motivation to create efficient, reliable silicon solutions
            and grow with cutting-edge semiconductor technologies
        </h3>
        </p>
        <p>
            <b> Extra curriculum : </b>
        <ol type="a">
            <li>Actively engage in self-learning of advanced VLSI Physical Design concepts, including timing closure and
                optimization.</li>
            <li>
                Regularly follow semiconductor technology trends, foundry updates, and VLSI research articles.
            </li>
            <li>
                Participate in technical discussions and knowledge-sharing sessions related to VLSI and chip design.
            </li>
        </ol>
        </p>
        
        <a href="https://www.linkedin.com/in/mahesh-nayak-eslavath-4869a6204/?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_contact_details%3Bp43a0PW5RxWrEgV%2FlLkWmA%3D%3D">Linkedin</a><br>
        <a href="https://www.facebook.com">facebook</a><br>
        <a href="http://www.youtube.com/@MaheshNayak-1">Ychannel</a><br>
        
         <hr>

            </span>
            

            <span1>
          <b>
            Address : xxxxx<br>
            phone no: xxxxxx<br>


          </b>
            </span1>







</body>

</html>