module processador (clk, reset, led);
input reset, clk;
output reg [3:0] led;
wire [3:0] out;
processador u0 (
        .clk_clk                          (clk),                          //                       clk.clk
        .reset_reset_n                    (reset),                    //                     reset.reset_n
        .pio_0_external_connection_export (out)  // pio_0_external_connection.export
    );
endmodule 