(synth-fun verifier.error ((x0 Bool) (x1 Bool) (x2 Bool) ) Bool)
(synth-fun mainventry ((x0 Int) (x1 Int) (x2 (Array Int Int)) (x3 Int) ) Bool)
(synth-fun mainv_66 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 (Array Int Int)) (x11 Int) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 (Array Int Int)) (x19 Int) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) (x27 Int) ) Bool)
(synth-fun mainv_69 ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 (Array Int Int)) (x11 Int) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 (Array Int Int)) (x19 Int) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) ) Bool)
(synth-fun mainvNon_Crossing_Biased_Climb.exit.i.i ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 (Array Int Int)) (x11 Int) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 Bool) (x17 (Array Int Int)) (x18 Int) (x19 (Array Int Int)) (x20 Int) (x21 (Array Int Int)) (x22 Int) (x23 (Array Int Int)) (x24 Int) (x25 (Array Int Int)) (x26 Int) ) Bool)
(synth-fun mainvAllRepair_correct_alt_sep_test.exit.i.split () Bool)
(synth-fun mainventry!_BAD () Bool)
(synth-fun mainv_66!_Cond ((x0 Int) (x1 Int) (x2 Int) (x3 Int) (x4 Int) (x5 Int) (x6 Int) (x7 Int) (x8 Int) (x9 Int) (x10 Int) (x11 Int) (x12 Int) (x13 Int) (x14 (Array Int Int)) (x15 (Array Int Int)) (x16 (Array Int Int)) (x17 (Array Int Int)) (x18 (Array Int Int)) (x19 (Array Int Int)) (x20 (Array Int Int)) (x21 (Array Int Int)) (x22 (Array Int Int)) (x23 (Array Int Int)) (x24 (Array Int Int)) (x25 (Array Int Int)) (x26 (Array Int Int)) (x27 Bool) ) Bool)
(synth-fun mainv_66!_FwdCond ((x0 (Array Int Int)) (x1 Int) (x2 Int) (x3 (Array Int Int)) (x4 Int) (x5 (Array Int Int)) (x6 Int) (x7 (Array Int Int)) (x8 Int) (x9 (Array Int Int)) (x10 (Array Int Int)) (x11 Int) (x12 (Array Int Int)) (x13 Int) (x14 (Array Int Int)) (x15 Int) (x16 (Array Int Int)) (x17 Int) (x18 (Array Int Int)) (x19 Int) (x20 (Array Int Int)) (x21 Int) (x22 (Array Int Int)) (x23 Int) (x24 (Array Int Int)) (x25 Int) (x26 Int) (x27 Int) ) Bool)
(declare-var mainv%_179_0 Bool )
(declare-var mainv%_178_0 Bool )
(declare-var mainv%_176_0 Bool )
(declare-var mainv%_173_0 Bool )
(declare-var mainv%_174_0 Bool )
(declare-var mainv%or.cond7.i13.i_0 Bool )
(declare-var mainv%_163_0 Int )
(declare-var mainv%_164_0 Int )
(declare-var mainv%_165_0 Int )
(declare-var mainv%_166_0 Bool )
(declare-var mainv%_161_0 Bool )
(declare-var mainv%_169_0 Int )
(declare-var mainv%_170_0 Int )
(declare-var mainv%_171_0 Int )
(declare-var mainv%_172_0 Bool )
(declare-var mainv%_175_4 Int )
(declare-var mainv%_168_0 Bool )
(declare-var mainv%_158_0 Bool )
(declare-var mainv%_148_0 Int )
(declare-var mainv%_149_0 Int )
(declare-var mainv%_150_0 Int )
(declare-var mainv%_151_0 Bool )
(declare-var mainv%_146_0 Bool )
(declare-var mainv%_154_0 Int )
(declare-var mainv%_155_0 Int )
(declare-var mainv%_156_0 Int )
(declare-var mainv%_157_0 Bool )
(declare-var mainv%_153_0 Bool )
(declare-var mainv%_141_0 Bool )
(declare-var mainv%_142_0 Int )
(declare-var mainv%_143_0 Int )
(declare-var mainv%_133_0 Int )
(declare-var mainv%_134_0 Bool )
(declare-var mainv%_135_0 Int )
(declare-var mainv%_136_0 Bool )
(declare-var mainv%_137_0 Int )
(declare-var mainv%_138_0 Bool )
(declare-var mainv%_139_0 Bool )
(declare-var mainv%or.cond5.i9.i_0 Bool )
(declare-var mainv%_122_0 Int )
(declare-var mainv%sm41_0 (Array Int Int) )
(declare-var mainv%_123_0 Int )
(declare-var mainv%sm42_0 (Array Int Int) )
(declare-var mainv%_124_0 Int )
(declare-var mainv%sm43_0 (Array Int Int) )
(declare-var mainv%_125_0 Int )
(declare-var mainv%_126_0 Int )
(declare-var mainv%_127_0 Bool )
(declare-var mainv%_128_0 Int )
(declare-var mainv%_129_0 Bool )
(declare-var mainv%or.cond.i8.i_0 Bool )
(declare-var mainv%_130_0 Int )
(declare-var mainv%_131_0 Bool )
(declare-var mainv%or.cond11.i.i_0 Bool )
(declare-var mainv%.0.i15.i_5 Int )
(declare-var mainv%_116_0 Bool )
(declare-var mainv%_114_0 Bool )
(declare-var mainv%or.cond7.i.i_0 Bool )
(declare-var mainv%not.or.cond7.i.i_0 Bool )
(declare-var mainv%_110_0 Bool )
(declare-var mainv%_96_0 Int )
(declare-var mainv%_97_0 Int )
(declare-var mainv%_98_0 Int )
(declare-var mainv%_99_0 Bool )
(declare-var mainv%_92_0 Bool )
(declare-var mainv%_93_0 Int )
(declare-var mainv%_94_0 Bool )
(declare-var mainv%or.cond.i11.i.i_0 Bool )
(declare-var mainv%_104_0 Int )
(declare-var mainv%_105_0 Int )
(declare-var mainv%_106_0 Int )
(declare-var mainv%_107_0 Bool )
(declare-var mainv%_103_0 Bool )
(declare-var mainv%_83_0 Bool )
(declare-var mainv%_85_0 Int )
(declare-var mainv%_86_0 Int )
(declare-var mainv%_88_0 Bool )
(declare-var mainv%_70_0 Int )
(declare-var vg_0 Int )
(declare-var mainv%_67_0 Int )
(declare-var vfind_condition_0 Int )
(declare-var mainv%_68_0 Bool )
(declare-var mainv%_64_0 Bool )
(declare-var mainv%_80_0 Bool )
(declare-var mainv%_74_0 Int )
(declare-var mainv%_75_0 Int )
(declare-var mainv%_76_0 Int )
(declare-var mainv%_72_0 Bool )
(declare-var mainv%_79_2 Bool )
(declare-var mainv%_59_0 Bool )
(declare-var mainv%_60_0 Int )
(declare-var mainv%_61_0 Int )
(declare-var mainv%_62_0 Bool )
(declare-var mainv%_51_0 Int )
(declare-var mainv%_52_0 Bool )
(declare-var mainv%_53_0 Int )
(declare-var mainv%_54_0 Bool )
(declare-var mainv%_55_0 Int )
(declare-var mainv%_56_0 Bool )
(declare-var mainv%_57_0 Bool )
(declare-var mainv%or.cond5.i.i_0 Bool )
(declare-var mainv%sm45_0 (Array Int Int) )
(declare-var mainv%sm46_0 (Array Int Int) )
(declare-var mainv%sm48_0 (Array Int Int) )
(declare-var mainv%sm49_0 (Array Int Int) )
(declare-var mainv%sm50_0 (Array Int Int) )
(declare-var mainv%sm51_0 (Array Int Int) )
(declare-var mainv%sm52_0 (Array Int Int) )
(declare-var mainv%sm53_0 (Array Int Int) )
(declare-var mainv%sm54_0 (Array Int Int) )
(declare-var mainv%sm55_0 (Array Int Int) )
(declare-var mainv%sm56_0 (Array Int Int) )
(declare-var mainv%sm57_0 (Array Int Int) )
(declare-var mainv%sm47_0 (Array Int Int) )
(declare-var mainv%sm_0 (Array Int Int) )
(declare-var mainv%sm1_0 (Array Int Int) )
(declare-var mainv%sm2_0 (Array Int Int) )
(declare-var mainv%sm3_0 (Array Int Int) )
(declare-var mainv%sm4_0 (Array Int Int) )
(declare-var mainv%sm5_0 (Array Int Int) )
(declare-var mainv%sm6_0 (Array Int Int) )
(declare-var mainv%sm7_0 (Array Int Int) )
(declare-var mainv%sm8_0 (Array Int Int) )
(declare-var mainv%sm9_0 (Array Int Int) )
(declare-var mainv%sm10_0 (Array Int Int) )
(declare-var mainv%sm11_0 (Array Int Int) )
(declare-var mainv%sm12_0 (Array Int Int) )
(declare-var mainv%sm13_0 (Array Int Int) )
(declare-var mainv%sm14_0 (Array Int Int) )
(declare-var mainv%sm15_0 (Array Int Int) )
(declare-var mainv%sm16_0 (Array Int Int) )
(declare-var mainv%sm17_0 (Array Int Int) )
(declare-var mainv%sm18_0 (Array Int Int) )
(declare-var mainv%sm19_0 (Array Int Int) )
(declare-var mainv%sm20_0 (Array Int Int) )
(declare-var mainv%sm21_0 (Array Int Int) )
(declare-var mainv%sm22_0 (Array Int Int) )
(declare-var mainv%sm23_0 (Array Int Int) )
(declare-var mainv%sm24_0 (Array Int Int) )
(declare-var mainv%_0_0 Int )
(declare-var vnd_0 Int )
(declare-var mainv%_1_0 Int )
(declare-var mainv%_2_0 Int )
(declare-var mainv%_3_0 Int )
(declare-var mainv%_4_0 Bool )
(declare-var mainv%_5_0 Int )
(declare-var mainv%_6_0 Int )
(declare-var mainv%_7_0 Bool )
(declare-var mainv%_8_0 Int )
(declare-var mainv%_9_0 Int )
(declare-var mainv%_10_0 Int )
(declare-var mainv%_11_0 Int )
(declare-var mainv%_12_0 Int )
(declare-var mainv%_13_0 Int )
(declare-var mainv%_14_0 Int )
(declare-var mainv%_15_0 Int )
(declare-var mainv%_16_0 Bool )
(declare-var mainv%_17_0 Int )
(declare-var mainv%_18_0 Int )
(declare-var mainv%_19_0 Int )
(declare-var mainv%_20_0 Int )
(declare-var mainv%_21_0 Int )
(declare-var mainv%_22_0 Int )
(declare-var mainv%_23_0 Bool )
(declare-var mainv%_24_0 Int )
(declare-var mainv%_25_0 Int )
(declare-var mainv%_26_0 Bool )
(declare-var mainv%_27_0 Int )
(declare-var mainv%_29_0 Bool )
(declare-var mainv%_31_0 Bool )
(declare-var mainv%_33_0 Bool )
(declare-var mainv%or.cond.i_0 Bool )
(declare-var mainv%_35_0 Bool )
(declare-var mainv%or.cond3.i_0 Bool )
(declare-var mainv%_37_0 Bool )
(declare-var mainv%or.cond5.i_0 Bool )
(declare-var mainv%_38_0 Int )
(declare-var mainv%_39_0 Bool )
(declare-var mainv%or.cond7.i_0 Bool )
(declare-var mainv%_40_0 Int )
(declare-var mainv%_41_0 Bool )
(declare-var mainv%spec.select_0 Bool )
(declare-var mainv%_42_0 Int )
(declare-var mainv%sm37_0 (Array Int Int) )
(declare-var mainv%_43_0 Int )
(declare-var mainv%sm38_0 (Array Int Int) )
(declare-var mainv%_44_0 Int )
(declare-var mainv%sm39_0 (Array Int Int) )
(declare-var mainv%_45_0 Int )
(declare-var mainv%_46_0 Int )
(declare-var mainv%_47_0 Bool )
(declare-var mainv%_48_0 Bool )
(declare-var mainv%or.cond.i.i_0 Bool )
(declare-var mainv%_49_0 Bool )
(declare-var mainv%or.cond10.i.i_0 Bool )
(declare-var mainventry_0 Bool )
(declare-var vPositive_RA_Alt_Thresh_0 Int )
(declare-var mainv%Alt_Layer_Value_0 Int )
(declare-var mainv%Climb_Inhibit_0 Int )
(declare-var mainv%Up_Separation_0 Int )
(declare-var mainv%Down_Separation_0 Int )
(declare-var mainv%Cur_Vertical_Sep_0 Int )
(declare-var mainv%Own_Tracked_Alt_0 Int )
(declare-var mainv%Other_Tracked_Alt_0 Int )
(declare-var mainv%High_Confidence_0 Int )
(declare-var mainv%Own_Tracked_Alt_Rate_0 Int )
(declare-var mainv%Other_Capability_0 Int )
(declare-var mainv%Two_of_Three_Reports_Valid_0 Int )
(declare-var mainv%Other_RAC_0 Int )
(declare-var mainv%sm25_0 (Array Int Int) )
(declare-var mainv%sm26_0 (Array Int Int) )
(declare-var mainv%sm27_0 (Array Int Int) )
(declare-var mainv%sm28_0 (Array Int Int) )
(declare-var mainv%sm29_0 (Array Int Int) )
(declare-var mainv%sm30_0 (Array Int Int) )
(declare-var mainv%sm31_0 (Array Int Int) )
(declare-var mainv%sm32_0 (Array Int Int) )
(declare-var mainv%sm33_0 (Array Int Int) )
(declare-var mainv%sm34_0 (Array Int Int) )
(declare-var mainv%sm35_0 (Array Int Int) )
(declare-var mainv%_28_0 Int )
(declare-var mainv%sm36_0 (Array Int Int) )
(declare-var mainv%_30_0 Int )
(declare-var mainv%_32_0 Int )
(declare-var mainv%_34_0 Int )
(declare-var mainv%_36_0 Int )
(declare-var mainv%sm40_0 (Array Int Int) )
(declare-var mainv_50_0 Bool )
(declare-var mainv_58_0 Bool )
(declare-var mainv_63_0 Bool )
(declare-var mainv_65_0 Bool )
(declare-var mainv_66_0 Bool )
(declare-var |tuple(mainv_63_0, mainv_66_0)| Bool )
(declare-var mainv_71_0 Bool )
(declare-var mainv_73_0 Bool )
(declare-var mainv%_77_0 Bool )
(declare-var mainv_78_0 Bool )
(declare-var |tuple(mainv_71_0, mainv_78_0)| Bool )
(declare-var mainv%_79_0 Bool )
(declare-var mainv%_79_1 Bool )
(declare-var mainv%_81_0 Bool )
(declare-var mainvNon_Crossing_Biased_Climb.exit.i.i_0 Bool )
(declare-var mainv%.0.i.i.i_0 Bool )
(declare-var mainv%.0.i.i.i_1 Bool )
(declare-var mainvalt_sep_test.exit.i_0 Bool )
(declare-var |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)| Bool )
(declare-var mainv%_117_0 Int )
(declare-var mainv%_118_0 Int )
(declare-var mainv%_119_0 Int )
(declare-var mainv%_120_0 Int )
(declare-var mainv%_121_0 Int )
(declare-var mainv%.0.i.i_0 Int )
(declare-var mainv%_117_1 Int )
(declare-var mainv%_118_1 Int )
(declare-var mainv%_119_1 Int )
(declare-var mainv%_120_1 Int )
(declare-var mainv%_121_1 Int )
(declare-var mainv%.0.i.i_1 Int )
(declare-var mainv%_117_2 Int )
(declare-var mainv%_118_2 Int )
(declare-var mainv%_119_2 Int )
(declare-var mainv%_120_2 Int )
(declare-var mainv%_121_2 Int )
(declare-var mainv%.0.i.i_2 Int )
(declare-var mainv%sm44_0 (Array Int Int) )
(declare-var mainv_132_0 Bool )
(declare-var mainv_140_0 Bool )
(declare-var mainv%_144_0 Bool )
(declare-var mainv_152_0 Bool )
(declare-var mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0 Bool )
(declare-var mainv_145_0 Bool )
(declare-var mainv_147_0 Bool )
(declare-var mainv.critedge3_0 Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)| Bool )
(declare-var |tuple(mainv_147_0, mainv.critedge3_0)| Bool )
(declare-var |tuple(mainv_145_0, mainv.critedge3_0)| Bool )
(declare-var mainv%phitmp.i12.i_0 Int )
(declare-var mainv.critedge4_0 Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)| Bool )
(declare-var |tuple(mainv_147_0, mainv.critedge4_0)| Bool )
(declare-var |tuple(mainv_152_0, mainv.critedge4_0)| Bool )
(declare-var mainv%_159_0 Int )
(declare-var mainv%_159_1 Int )
(declare-var mainv%_159_2 Int )
(declare-var mainv%_159_3 Int )
(declare-var mainv%_159_4 Int )
(declare-var mainv_167_0 Bool )
(declare-var mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0 Bool )
(declare-var mainv_160_0 Bool )
(declare-var mainv_162_0 Bool )
(declare-var mainv.critedge6_0 Bool )
(declare-var |tuple(mainv_162_0, mainv.critedge6_0)| Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)| Bool )
(declare-var |tuple(mainv_167_0, mainv.critedge6_0)| Bool )
(declare-var mainv%phitmp9.i.i_0 Int )
(declare-var mainv.critedge6.thread_0 Bool )
(declare-var |tuple(mainv_162_0, mainv.critedge6.thread_0)| Bool )
(declare-var |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)| Bool )
(declare-var |tuple(mainv_160_0, mainv.critedge6.thread_0)| Bool )
(declare-var |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)| Bool )
(declare-var mainv%_175_0 Int )
(declare-var mainv%_175_1 Int )
(declare-var mainv%_175_2 Int )
(declare-var mainv%_175_3 Int )
(declare-var mainv_177_0 Bool )
(declare-var mainv%..i14.i_0 Int )
(declare-var mainvAllRepair_correct_alt_sep_test.exit.i_0 Bool )
(declare-var |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)| Bool )
(declare-var mainv%.0.i15.i_0 Int )
(declare-var mainv%.0.i15.i_1 Int )
(declare-var mainv%.0.i15.i_2 Int )
(declare-var mainv%.0.i15.i_3 Int )
(declare-var mainv%.0.i15.i_4 Int )
(declare-var mainvAllRepair_correct_alt_sep_test.exit.i.split_0 Bool )
(declare-var mainv_69_0 Bool )
(declare-var mainv%_82_0 Int )
(declare-var mainv%_84_0 Int )
(declare-var mainv%_87_0 Int )
(declare-var mainv_100_0 Bool )
(declare-var mainv%_101_0 Int )
(declare-var mainv%_102_0 Int )
(declare-var mainvNon_Crossing_Biased_Descend.exit.i.i_0 Bool )
(declare-var mainv_89_0 Bool )
(declare-var mainv%_90_0 Int )
(declare-var mainv%_91_0 Int )
(declare-var mainv_95_0 Bool )
(declare-var mainv.critedge1_0 Bool )
(declare-var |tuple(mainv_95_0, mainv.critedge1_0)| Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)| Bool )
(declare-var |tuple(mainv_100_0, mainv.critedge1_0)| Bool )
(declare-var mainv%_108_0 Int )
(declare-var mainv%_109_0 Int )
(declare-var mainv%_108_1 Int )
(declare-var mainv%_109_1 Int )
(declare-var mainv%_108_2 Int )
(declare-var mainv%_109_2 Int )
(declare-var mainv%_108_3 Int )
(declare-var mainv%_109_3 Int )
(declare-var mainv%phitmp.i.i_0 Int )
(declare-var mainv.critedge_0 Bool )
(declare-var |tuple(mainv_95_0, mainv.critedge_0)| Bool )
(declare-var |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)| Bool )
(declare-var |tuple(mainv_89_0, mainv.critedge_0)| Bool )
(declare-var mainv%_111_0 Int )
(declare-var mainv%_112_0 Int )
(declare-var mainv%_113_0 Int )
(declare-var mainv%_111_1 Int )
(declare-var mainv%_112_1 Int )
(declare-var mainv%_113_1 Int )
(declare-var mainv%_111_2 Int )
(declare-var mainv%_112_2 Int )
(declare-var mainv%_113_2 Int )
(declare-var mainv%_111_3 Int )
(declare-var mainv%_112_3 Int )
(declare-var mainv%_113_3 Int )
(declare-var mainv%_111_4 Int )
(declare-var mainv%_112_4 Int )
(declare-var mainv%_113_4 Int )
(declare-var mainv%.mux.i.i_0 Int )
(declare-var mainv_115_0 Bool )
(declare-var mainv%..i.i_0 Int )
(declare-var |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)| Bool )
(constraint (verifier.error false false false))
(constraint (verifier.error false true true))
(constraint (verifier.error true false true))
(constraint (verifier.error true true true))
(constraint (mainventry vg_0 vfind_condition_0 mainv%sm47_0 vnd_0))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0))))))
(let ((a!6 (and (mainventry vg_0 vfind_condition_0 mainv%sm47_0 vnd_0)
                true
                (= mainv%sm_0 mainv%sm47_0)
                (> mainv%Alt_Layer_Value_0 0)
                (= mainv%sm1_0 (store mainv%sm45_0 mainv%Alt_Layer_Value_0 0))
                (> mainv%Climb_Inhibit_0 0)
                (= mainv%sm2_0 (store mainv%sm52_0 mainv%Climb_Inhibit_0 0))
                (> mainv%Up_Separation_0 0)
                (= mainv%sm3_0 (store mainv%sm48_0 mainv%Up_Separation_0 0))
                (> mainv%Down_Separation_0 0)
                (= mainv%sm4_0 (store mainv%sm55_0 mainv%Down_Separation_0 0))
                (> mainv%Cur_Vertical_Sep_0 0)
                (= mainv%sm5_0 (store mainv%sm57_0 mainv%Cur_Vertical_Sep_0 0))
                (> mainv%Own_Tracked_Alt_0 0)
                (= mainv%sm6_0 (store mainv%sm51_0 mainv%Own_Tracked_Alt_0 0))
                (> mainv%Other_Tracked_Alt_0 0)
                (= mainv%sm7_0 (store mainv%sm49_0 mainv%Other_Tracked_Alt_0 0))
                (> mainv%High_Confidence_0 0)
                (= mainv%sm8_0 (store mainv%sm46_0 mainv%High_Confidence_0 0))
                (> mainv%Own_Tracked_Alt_Rate_0 0)
                (= mainv%sm9_0
                   (store mainv%sm56_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (> mainv%Other_Capability_0 0)
                (= mainv%sm10_0 (store mainv%sm53_0 mainv%Other_Capability_0 0))
                (> mainv%Two_of_Three_Reports_Valid_0 0)
                (= mainv%sm11_0
                   (store mainv%sm54_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (> mainv%Other_RAC_0 0)
                (= mainv%sm12_0 (store mainv%sm50_0 mainv%Other_RAC_0 0))
                (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                (= mainv%sm14_0 (store mainv%sm2_0 mainv%Climb_Inhibit_0 0))
                (= mainv%sm15_0 (store mainv%sm3_0 mainv%Up_Separation_0 0))
                (= mainv%sm16_0 (store mainv%sm4_0 mainv%Down_Separation_0 0))
                (= mainv%sm17_0 (store mainv%sm5_0 mainv%Cur_Vertical_Sep_0 0))
                (= mainv%sm18_0 (store mainv%sm6_0 mainv%Own_Tracked_Alt_0 0))
                (= mainv%sm19_0 (store mainv%sm7_0 mainv%Other_Tracked_Alt_0 0))
                (= mainv%sm20_0 (store mainv%sm8_0 mainv%High_Confidence_0 0))
                (= mainv%sm21_0
                   (store mainv%sm9_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (= mainv%sm22_0 (store mainv%sm10_0 mainv%Other_Capability_0 0))
                (= mainv%sm23_0
                   (store mainv%sm11_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (= mainv%sm24_0 (store mainv%sm12_0 mainv%Other_RAC_0 0))
                (= mainv%_0_0 vnd_0)
                (= mainv%sm25_0
                   (store mainv%sm17_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                (= mainv%_2_0 vnd_0)
                (= mainv%sm26_0
                   (store mainv%sm20_0 mainv%High_Confidence_0 mainv%_3_0))
                (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                mainv%_4_0
                (= mainv%_5_0 vnd_0)
                (= mainv%sm27_0
                   (store mainv%sm23_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%_6_0))
                (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                mainv%_7_0
                (= mainv%_8_0 vnd_0)
                (= mainv%sm28_0
                   (store mainv%sm18_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                (= mainv%_10_0 vnd_0)
                (= mainv%sm29_0
                   (store mainv%sm21_0 mainv%Own_Tracked_Alt_Rate_0 mainv%_11_0))
                (= mainv%_12_0 vnd_0)
                (= mainv%sm30_0
                   (store mainv%sm19_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                (= mainv%_14_0 vnd_0)
                (= mainv%sm31_0
                   (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                (= mainv%_16_0 (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                mainv%_16_0
                (= mainv%_17_0 vnd_0)
                (= mainv%sm32_0
                   (store mainv%sm15_0 mainv%Up_Separation_0 mainv%_18_0))
                (= mainv%_19_0 vnd_0)
                (= mainv%sm33_0
                   (store mainv%sm16_0 mainv%Down_Separation_0 mainv%_20_0))
                (= mainv%_21_0 vnd_0)
                (= mainv%sm34_0
                   (store mainv%sm24_0 mainv%Other_RAC_0 mainv%_22_0))
                (= mainv%_23_0 (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                mainv%_23_0
                (= mainv%_24_0 vnd_0)
                (= mainv%sm35_0
                   (store mainv%sm22_0 mainv%Other_Capability_0 mainv%_25_0))
                (= mainv%_26_0 (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                mainv%_26_0
                (= mainv%_27_0 vnd_0)
                (= mainv%sm36_0
                   (store mainv%sm14_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                (= mainv%_29_0 (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                mainv%_29_0
                (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                (= mainv%_31_0 (< mainv%_30_0 100001))
                (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                (= mainv%_33_0 (< mainv%_32_0 100001))
                (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                (= mainv%_35_0 (< mainv%_34_0 100001))
                (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                (= mainv%_37_0 (< mainv%_36_0 100001))
                (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                (= mainv%_39_0 (< mainv%_38_0 100001))
                (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                (= mainv%_40_0
                   (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                (= mainv%_41_0 (< mainv%_40_0 100001))
                (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                mainv%spec.select_0
                a!1
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                a!2
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                a!3
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                a!4
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                (= mainv%_47_0 (not (= mainv%_46_0 0)))
                (= mainv%_48_0 (< mainv%_40_0 601))
                (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                (= mainv%_49_0 (> mainv%_38_0 600))
                (= mainv%or.cond10.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                (=> (and mainv_50_0 mainventry_0) mainv%or.cond10.i.i_0)
                (=> mainv_50_0
                    (= mainv%_51_0
                       (select mainv%sm35_0 mainv%Other_Capability_0)))
                (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                (=> mainv_50_0
                    (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                a!5
                (=> mainv_50_0
                    (= mainv%_55_0
                       (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                (=> mainv_50_0
                    (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                (=> mainv_58_0 (and mainv_58_0 mainv_50_0))
                (=> (and mainv_58_0 mainv_50_0) (not mainv%or.cond5.i.i_0))
                (=> mainv_58_0 (= mainv%_59_0 (= mainv%_28_0 0)))
                (=> mainv_58_0 (= mainv%_60_0 (+ mainv%_34_0 100)))
                (=> mainv_58_0
                    (= mainv%_61_0 (ite mainv%_59_0 mainv%_34_0 mainv%_60_0)))
                (=> mainv_58_0 (= mainv%_62_0 (> mainv%_61_0 mainv%_36_0)))
                (=> mainv_63_0 (and mainv_63_0 mainv_58_0))
                (=> (and mainv_63_0 mainv_58_0) mainv%_62_0)
                (=> mainv_63_0 (= mainv%_64_0 (< mainv%_30_0 mainv%_32_0)))
                (=> mainv_65_0 (and mainv_65_0 mainv_63_0))
                (=> (and mainv_65_0 mainv_63_0) mainv%_64_0)
                (=> |tuple(mainv_63_0, mainv_66_0)| mainv_63_0)
                (=> mainv_66_0
                    (or (and mainv_66_0 mainv_65_0)
                        |tuple(mainv_63_0, mainv_66_0)|))
                (=> |tuple(mainv_63_0, mainv_66_0)| (not mainv%_64_0))
                mainv_66_0)))
  (=> a!6
      (mainv_66 mainv%sm31_0
                mainv%Alt_Layer_Value_0
                vPositive_RA_Alt_Thresh_0
                mainv%sm35_0
                mainv%Other_Capability_0
                mainv%sm34_0
                mainv%Other_RAC_0
                mainv%sm27_0
                mainv%Two_of_Three_Reports_Valid_0
                mainv%sm40_0
                mainv%sm26_0
                mainv%High_Confidence_0
                mainv%sm29_0
                mainv%Own_Tracked_Alt_Rate_0
                mainv%sm25_0
                mainv%Cur_Vertical_Sep_0
                mainv%sm28_0
                mainv%Own_Tracked_Alt_0
                mainv%sm30_0
                mainv%Other_Tracked_Alt_0
                mainv%sm36_0
                mainv%Climb_Inhibit_0
                mainv%sm32_0
                mainv%Up_Separation_0
                mainv%sm33_0
                mainv%Down_Separation_0
                vg_0
                vfind_condition_0)))))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0)))))
      (a!6 (= mainv%_75_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_74_0 4)))))
(let ((a!7 (and (mainventry vg_0 vfind_condition_0 mainv%sm47_0 vnd_0)
                true
                (= mainv%sm_0 mainv%sm47_0)
                (> mainv%Alt_Layer_Value_0 0)
                (= mainv%sm1_0 (store mainv%sm45_0 mainv%Alt_Layer_Value_0 0))
                (> mainv%Climb_Inhibit_0 0)
                (= mainv%sm2_0 (store mainv%sm52_0 mainv%Climb_Inhibit_0 0))
                (> mainv%Up_Separation_0 0)
                (= mainv%sm3_0 (store mainv%sm48_0 mainv%Up_Separation_0 0))
                (> mainv%Down_Separation_0 0)
                (= mainv%sm4_0 (store mainv%sm55_0 mainv%Down_Separation_0 0))
                (> mainv%Cur_Vertical_Sep_0 0)
                (= mainv%sm5_0 (store mainv%sm57_0 mainv%Cur_Vertical_Sep_0 0))
                (> mainv%Own_Tracked_Alt_0 0)
                (= mainv%sm6_0 (store mainv%sm51_0 mainv%Own_Tracked_Alt_0 0))
                (> mainv%Other_Tracked_Alt_0 0)
                (= mainv%sm7_0 (store mainv%sm49_0 mainv%Other_Tracked_Alt_0 0))
                (> mainv%High_Confidence_0 0)
                (= mainv%sm8_0 (store mainv%sm46_0 mainv%High_Confidence_0 0))
                (> mainv%Own_Tracked_Alt_Rate_0 0)
                (= mainv%sm9_0
                   (store mainv%sm56_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (> mainv%Other_Capability_0 0)
                (= mainv%sm10_0 (store mainv%sm53_0 mainv%Other_Capability_0 0))
                (> mainv%Two_of_Three_Reports_Valid_0 0)
                (= mainv%sm11_0
                   (store mainv%sm54_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (> mainv%Other_RAC_0 0)
                (= mainv%sm12_0 (store mainv%sm50_0 mainv%Other_RAC_0 0))
                (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                (= mainv%sm14_0 (store mainv%sm2_0 mainv%Climb_Inhibit_0 0))
                (= mainv%sm15_0 (store mainv%sm3_0 mainv%Up_Separation_0 0))
                (= mainv%sm16_0 (store mainv%sm4_0 mainv%Down_Separation_0 0))
                (= mainv%sm17_0 (store mainv%sm5_0 mainv%Cur_Vertical_Sep_0 0))
                (= mainv%sm18_0 (store mainv%sm6_0 mainv%Own_Tracked_Alt_0 0))
                (= mainv%sm19_0 (store mainv%sm7_0 mainv%Other_Tracked_Alt_0 0))
                (= mainv%sm20_0 (store mainv%sm8_0 mainv%High_Confidence_0 0))
                (= mainv%sm21_0
                   (store mainv%sm9_0 mainv%Own_Tracked_Alt_Rate_0 0))
                (= mainv%sm22_0 (store mainv%sm10_0 mainv%Other_Capability_0 0))
                (= mainv%sm23_0
                   (store mainv%sm11_0 mainv%Two_of_Three_Reports_Valid_0 0))
                (= mainv%sm24_0 (store mainv%sm12_0 mainv%Other_RAC_0 0))
                (= mainv%_0_0 vnd_0)
                (= mainv%sm25_0
                   (store mainv%sm17_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                (= mainv%_2_0 vnd_0)
                (= mainv%sm26_0
                   (store mainv%sm20_0 mainv%High_Confidence_0 mainv%_3_0))
                (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                mainv%_4_0
                (= mainv%_5_0 vnd_0)
                (= mainv%sm27_0
                   (store mainv%sm23_0
                          mainv%Two_of_Three_Reports_Valid_0
                          mainv%_6_0))
                (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                mainv%_7_0
                (= mainv%_8_0 vnd_0)
                (= mainv%sm28_0
                   (store mainv%sm18_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                (= mainv%_10_0 vnd_0)
                (= mainv%sm29_0
                   (store mainv%sm21_0 mainv%Own_Tracked_Alt_Rate_0 mainv%_11_0))
                (= mainv%_12_0 vnd_0)
                (= mainv%sm30_0
                   (store mainv%sm19_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                (= mainv%_14_0 vnd_0)
                (= mainv%sm31_0
                   (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                (= mainv%_16_0 (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                mainv%_16_0
                (= mainv%_17_0 vnd_0)
                (= mainv%sm32_0
                   (store mainv%sm15_0 mainv%Up_Separation_0 mainv%_18_0))
                (= mainv%_19_0 vnd_0)
                (= mainv%sm33_0
                   (store mainv%sm16_0 mainv%Down_Separation_0 mainv%_20_0))
                (= mainv%_21_0 vnd_0)
                (= mainv%sm34_0
                   (store mainv%sm24_0 mainv%Other_RAC_0 mainv%_22_0))
                (= mainv%_23_0 (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                mainv%_23_0
                (= mainv%_24_0 vnd_0)
                (= mainv%sm35_0
                   (store mainv%sm22_0 mainv%Other_Capability_0 mainv%_25_0))
                (= mainv%_26_0 (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                mainv%_26_0
                (= mainv%_27_0 vnd_0)
                (= mainv%sm36_0
                   (store mainv%sm14_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                (= mainv%_29_0 (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                mainv%_29_0
                (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                (= mainv%_31_0 (< mainv%_30_0 100001))
                (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                (= mainv%_33_0 (< mainv%_32_0 100001))
                (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                (= mainv%_35_0 (< mainv%_34_0 100001))
                (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                (= mainv%_37_0 (< mainv%_36_0 100001))
                (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                (= mainv%_39_0 (< mainv%_38_0 100001))
                (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                (= mainv%_40_0
                   (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                (= mainv%_41_0 (< mainv%_40_0 100001))
                (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                mainv%spec.select_0
                a!1
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                a!2
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                a!3
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                a!4
                (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                (> vPositive_RA_Alt_Thresh_0 0)
                (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                (= mainv%_47_0 (not (= mainv%_46_0 0)))
                (= mainv%_48_0 (< mainv%_40_0 601))
                (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                (= mainv%_49_0 (> mainv%_38_0 600))
                (= mainv%or.cond10.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                (=> (and mainv_50_0 mainventry_0) mainv%or.cond10.i.i_0)
                (=> mainv_50_0
                    (= mainv%_51_0
                       (select mainv%sm35_0 mainv%Other_Capability_0)))
                (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                (=> mainv_50_0
                    (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                a!5
                (=> mainv_50_0
                    (= mainv%_55_0
                       (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                (=> mainv_50_0
                    (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                (=> mainv_58_0 (and mainv_58_0 mainv_50_0))
                (=> (and mainv_58_0 mainv_50_0) (not mainv%or.cond5.i.i_0))
                (=> mainv_58_0 (= mainv%_59_0 (= mainv%_28_0 0)))
                (=> mainv_58_0 (= mainv%_60_0 (+ mainv%_34_0 100)))
                (=> mainv_58_0
                    (= mainv%_61_0 (ite mainv%_59_0 mainv%_34_0 mainv%_60_0)))
                (=> mainv_58_0 (= mainv%_62_0 (> mainv%_61_0 mainv%_36_0)))
                (=> mainv_71_0 (and mainv_71_0 mainv_58_0))
                (=> (and mainv_71_0 mainv_58_0) (not mainv%_62_0))
                (=> mainv_71_0 (= mainv%_72_0 (< mainv%_32_0 mainv%_30_0)))
                (=> mainv_73_0 (and mainv_73_0 mainv_71_0))
                (=> (and mainv_73_0 mainv_71_0) mainv%_72_0)
                (=> mainv_73_0
                    (= mainv%_74_0
                       (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                (=> mainv_73_0 a!6)
                (=> mainv_73_0
                    (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_75_0 0)))
                (=> mainv_73_0 (> vPositive_RA_Alt_Thresh_0 0))
                (=> mainv_73_0
                    (= mainv%_76_0 (select mainv%sm40_0 mainv%_75_0)))
                (=> mainv_73_0 (= mainv%_77_0 (>= mainv%_34_0 mainv%_76_0)))
                (=> |tuple(mainv_71_0, mainv_78_0)| mainv_71_0)
                (=> mainv_78_0
                    (or (and mainv_78_0 mainv_73_0)
                        |tuple(mainv_71_0, mainv_78_0)|))
                (=> |tuple(mainv_71_0, mainv_78_0)| (not mainv%_72_0))
                (=> (and mainv_78_0 mainv_73_0) (= mainv%_79_0 mainv%_77_0))
                (=> |tuple(mainv_71_0, mainv_78_0)| (= mainv%_79_1 false))
                (=> (and mainv_78_0 mainv_73_0) (= mainv%_79_2 mainv%_79_0))
                (=> |tuple(mainv_71_0, mainv_78_0)| (= mainv%_79_2 mainv%_79_1))
                (=> mainv_78_0 (= mainv%_80_0 (< mainv%_30_0 mainv%_32_0)))
                (=> mainv_78_0 (= mainv%_81_0 (and mainv%_80_0 mainv%_79_2)))
                (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
                    (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_78_0))
                (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_78_0)
                    (= mainv%.0.i.i.i_0 mainv%_81_0))
                (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_78_0)
                    (= mainv%.0.i.i.i_1 mainv%.0.i.i.i_0))
                mainvNon_Crossing_Biased_Climb.exit.i.i_0)))
  (=> a!7
      (mainvNon_Crossing_Biased_Climb.exit.i.i
        mainv%sm31_0
        mainv%Alt_Layer_Value_0
        vPositive_RA_Alt_Thresh_0
        mainv%sm35_0
        mainv%Other_Capability_0
        mainv%sm34_0
        mainv%Other_RAC_0
        mainv%sm27_0
        mainv%Two_of_Three_Reports_Valid_0
        mainv%sm40_0
        mainv%sm26_0
        mainv%High_Confidence_0
        mainv%sm29_0
        mainv%Own_Tracked_Alt_Rate_0
        mainv%sm25_0
        mainv%Cur_Vertical_Sep_0
        mainv%.0.i.i.i_1
        mainv%sm28_0
        mainv%Own_Tracked_Alt_0
        mainv%sm30_0
        mainv%Other_Tracked_Alt_0
        mainv%sm36_0
        mainv%Climb_Inhibit_0
        mainv%sm32_0
        mainv%Up_Separation_0
        mainv%sm33_0
        mainv%Down_Separation_0)))))
(constraint (let ((a!1 (= mainv%_42_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!2 (= mainv%_43_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!3 (= mainv%_44_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!4 (= mainv%_45_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!5 (=> mainv_50_0 (= mainv%_54_0 (not (= mainv%_53_0 0)))))
      (a!6 (= mainv%_122_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!7 (= mainv%_123_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!8 (= mainv%_124_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!9 (= mainv%_125_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!10 (=> mainvalt_sep_test.exit.i_0
                (= mainv%_127_0 (not (= mainv%_126_0 0)))))
      (a!11 (=> mainv_132_0 (= mainv%_136_0 (not (= mainv%_135_0 0)))))
      (a!12 (= mainv%_155_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_154_0 4))))
      (a!13 (= mainv%_149_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_148_0 4))))
      (a!14 (= mainv%_170_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_169_0 4))))
      (a!15 (= mainv%_164_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_163_0 4))))
      (a!16 (=> mainv.critedge6_0 (= mainv%_174_0 (not (= mainv%_159_4 0))))))
(let ((a!17 (and (mainventry vg_0 vfind_condition_0 mainv%sm47_0 vnd_0)
                 true
                 (= mainv%sm_0 mainv%sm47_0)
                 (> mainv%Alt_Layer_Value_0 0)
                 (= mainv%sm1_0 (store mainv%sm45_0 mainv%Alt_Layer_Value_0 0))
                 (> mainv%Climb_Inhibit_0 0)
                 (= mainv%sm2_0 (store mainv%sm52_0 mainv%Climb_Inhibit_0 0))
                 (> mainv%Up_Separation_0 0)
                 (= mainv%sm3_0 (store mainv%sm48_0 mainv%Up_Separation_0 0))
                 (> mainv%Down_Separation_0 0)
                 (= mainv%sm4_0 (store mainv%sm55_0 mainv%Down_Separation_0 0))
                 (> mainv%Cur_Vertical_Sep_0 0)
                 (= mainv%sm5_0 (store mainv%sm57_0 mainv%Cur_Vertical_Sep_0 0))
                 (> mainv%Own_Tracked_Alt_0 0)
                 (= mainv%sm6_0 (store mainv%sm51_0 mainv%Own_Tracked_Alt_0 0))
                 (> mainv%Other_Tracked_Alt_0 0)
                 (= mainv%sm7_0
                    (store mainv%sm49_0 mainv%Other_Tracked_Alt_0 0))
                 (> mainv%High_Confidence_0 0)
                 (= mainv%sm8_0 (store mainv%sm46_0 mainv%High_Confidence_0 0))
                 (> mainv%Own_Tracked_Alt_Rate_0 0)
                 (= mainv%sm9_0
                    (store mainv%sm56_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (> mainv%Other_Capability_0 0)
                 (= mainv%sm10_0
                    (store mainv%sm53_0 mainv%Other_Capability_0 0))
                 (> mainv%Two_of_Three_Reports_Valid_0 0)
                 (= mainv%sm11_0
                    (store mainv%sm54_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (> mainv%Other_RAC_0 0)
                 (= mainv%sm12_0 (store mainv%sm50_0 mainv%Other_RAC_0 0))
                 (= mainv%sm13_0 (store mainv%sm1_0 mainv%Alt_Layer_Value_0 0))
                 (= mainv%sm14_0 (store mainv%sm2_0 mainv%Climb_Inhibit_0 0))
                 (= mainv%sm15_0 (store mainv%sm3_0 mainv%Up_Separation_0 0))
                 (= mainv%sm16_0 (store mainv%sm4_0 mainv%Down_Separation_0 0))
                 (= mainv%sm17_0 (store mainv%sm5_0 mainv%Cur_Vertical_Sep_0 0))
                 (= mainv%sm18_0 (store mainv%sm6_0 mainv%Own_Tracked_Alt_0 0))
                 (= mainv%sm19_0
                    (store mainv%sm7_0 mainv%Other_Tracked_Alt_0 0))
                 (= mainv%sm20_0 (store mainv%sm8_0 mainv%High_Confidence_0 0))
                 (= mainv%sm21_0
                    (store mainv%sm9_0 mainv%Own_Tracked_Alt_Rate_0 0))
                 (= mainv%sm22_0
                    (store mainv%sm10_0 mainv%Other_Capability_0 0))
                 (= mainv%sm23_0
                    (store mainv%sm11_0 mainv%Two_of_Three_Reports_Valid_0 0))
                 (= mainv%sm24_0 (store mainv%sm12_0 mainv%Other_RAC_0 0))
                 (= mainv%_0_0 vnd_0)
                 (= mainv%sm25_0
                    (store mainv%sm17_0 mainv%Cur_Vertical_Sep_0 mainv%_1_0))
                 (= mainv%_2_0 vnd_0)
                 (= mainv%sm26_0
                    (store mainv%sm20_0 mainv%High_Confidence_0 mainv%_3_0))
                 (= mainv%_4_0 (ite (>= mainv%_3_0 0) (< mainv%_3_0 2) false))
                 mainv%_4_0
                 (= mainv%_5_0 vnd_0)
                 (= mainv%sm27_0
                    (store mainv%sm23_0
                           mainv%Two_of_Three_Reports_Valid_0
                           mainv%_6_0))
                 (= mainv%_7_0 (ite (>= mainv%_6_0 0) (< mainv%_6_0 2) false))
                 mainv%_7_0
                 (= mainv%_8_0 vnd_0)
                 (= mainv%sm28_0
                    (store mainv%sm18_0 mainv%Own_Tracked_Alt_0 mainv%_9_0))
                 (= mainv%_10_0 vnd_0)
                 (= mainv%sm29_0
                    (store mainv%sm21_0
                           mainv%Own_Tracked_Alt_Rate_0
                           mainv%_11_0))
                 (= mainv%_12_0 vnd_0)
                 (= mainv%sm30_0
                    (store mainv%sm19_0 mainv%Other_Tracked_Alt_0 mainv%_13_0))
                 (= mainv%_14_0 vnd_0)
                 (= mainv%sm31_0
                    (store mainv%sm13_0 mainv%Alt_Layer_Value_0 mainv%_15_0))
                 (= mainv%_16_0
                    (ite (>= mainv%_15_0 0) (< mainv%_15_0 4) false))
                 mainv%_16_0
                 (= mainv%_17_0 vnd_0)
                 (= mainv%sm32_0
                    (store mainv%sm15_0 mainv%Up_Separation_0 mainv%_18_0))
                 (= mainv%_19_0 vnd_0)
                 (= mainv%sm33_0
                    (store mainv%sm16_0 mainv%Down_Separation_0 mainv%_20_0))
                 (= mainv%_21_0 vnd_0)
                 (= mainv%sm34_0
                    (store mainv%sm24_0 mainv%Other_RAC_0 mainv%_22_0))
                 (= mainv%_23_0
                    (ite (>= mainv%_22_0 0) (< mainv%_22_0 2) false))
                 mainv%_23_0
                 (= mainv%_24_0 vnd_0)
                 (= mainv%sm35_0
                    (store mainv%sm22_0 mainv%Other_Capability_0 mainv%_25_0))
                 (= mainv%_26_0
                    (ite (>= mainv%_25_0 0) (< mainv%_25_0 2) false))
                 mainv%_26_0
                 (= mainv%_27_0 vnd_0)
                 (= mainv%sm36_0
                    (store mainv%sm14_0 mainv%Climb_Inhibit_0 mainv%_28_0))
                 (= mainv%_29_0
                    (ite (>= mainv%_28_0 0) (< mainv%_28_0 2) false))
                 mainv%_29_0
                 (= mainv%_30_0 (select mainv%sm28_0 mainv%Own_Tracked_Alt_0))
                 (= mainv%_31_0 (< mainv%_30_0 100001))
                 (= mainv%_32_0 (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))
                 (= mainv%_33_0 (< mainv%_32_0 100001))
                 (= mainv%or.cond.i_0 (and mainv%_31_0 mainv%_33_0))
                 (= mainv%_34_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (= mainv%_35_0 (< mainv%_34_0 100001))
                 (= mainv%or.cond3.i_0 (and mainv%or.cond.i_0 mainv%_35_0))
                 (= mainv%_36_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                 (= mainv%_37_0 (< mainv%_36_0 100001))
                 (= mainv%or.cond5.i_0 (and mainv%or.cond3.i_0 mainv%_37_0))
                 (= mainv%_38_0 (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0))
                 (= mainv%_39_0 (< mainv%_38_0 100001))
                 (= mainv%or.cond7.i_0 (and mainv%or.cond5.i_0 mainv%_39_0))
                 (= mainv%_40_0
                    (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0))
                 (= mainv%_41_0 (< mainv%_40_0 100001))
                 (= mainv%spec.select_0 (and mainv%or.cond7.i_0 mainv%_41_0))
                 mainv%spec.select_0
                 a!1
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_42_0 0))
                 (= mainv%sm37_0 (store mainv%sm_0 mainv%_42_0 400))
                 a!2
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_43_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm38_0 (store mainv%sm37_0 mainv%_43_0 500))
                 a!3
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_44_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm39_0 (store mainv%sm38_0 mainv%_44_0 640))
                 a!4
                 (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_45_0 0))
                 (> vPositive_RA_Alt_Thresh_0 0)
                 (= mainv%sm40_0 (store mainv%sm39_0 mainv%_45_0 740))
                 (= mainv%_46_0 (select mainv%sm26_0 mainv%High_Confidence_0))
                 (= mainv%_47_0 (not (= mainv%_46_0 0)))
                 (= mainv%_48_0 (< mainv%_40_0 601))
                 (= mainv%or.cond.i.i_0 (and mainv%_47_0 mainv%_48_0))
                 (= mainv%_49_0 (> mainv%_38_0 600))
                 (= mainv%or.cond10.i.i_0 (and mainv%_49_0 mainv%or.cond.i.i_0))
                 (=> mainv_50_0 (and mainv_50_0 mainventry_0))
                 (=> (and mainv_50_0 mainventry_0) mainv%or.cond10.i.i_0)
                 (=> mainv_50_0
                     (= mainv%_51_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_50_0 (= mainv%_52_0 (= mainv%_51_0 1)))
                 (=> mainv_50_0
                     (= mainv%_53_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!5
                 (=> mainv_50_0
                     (= mainv%_55_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_50_0 (= mainv%_56_0 (= mainv%_55_0 0)))
                 (=> mainv_50_0 (= mainv%_57_0 (or mainv%_54_0 mainv%_56_0)))
                 (=> mainv_50_0
                     (= mainv%or.cond5.i.i_0 (and mainv%_52_0 mainv%_57_0)))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)| mainv_50_0)
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     mainventry_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                         |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     mainv%or.cond5.i.i_0)
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (not mainv%or.cond10.i.i_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_117_0 mainv%_30_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_118_0 mainv%_32_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_119_0 mainv%_36_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_120_0 mainv%_34_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_121_0 mainv%_28_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_0 0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_117_1 mainv%_30_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_118_1 mainv%_32_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_119_1 mainv%_36_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_120_1 mainv%_34_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_121_1 mainv%_28_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_117_2 mainv%_117_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_118_2 mainv%_118_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_119_2 mainv%_119_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_120_2 mainv%_120_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_121_2 mainv%_121_0))
                 (=> |tuple(mainv_50_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 mainv%.0.i.i_0))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_117_2 mainv%_117_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_118_2 mainv%_118_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_119_2 mainv%_119_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_120_2 mainv%_120_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_121_2 mainv%_121_1))
                 (=> |tuple(mainventry_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 mainv%.0.i.i_1))
                 (=> mainvalt_sep_test.exit.i_0 a!6)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_122_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_122_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!7)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_123_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_123_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!8)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_124_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_124_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!9)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_125_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_125_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_126_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!10
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_128_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_129_0 (< mainv%_128_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_127_0 mainv%_129_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_130_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_131_0 (> mainv%_130_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_131_0)))
                 (=> mainv_132_0 (and mainv_132_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_132_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i.i_0)
                 (=> mainv_132_0
                     (= mainv%_133_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_132_0 (= mainv%_134_0 (= mainv%_133_0 1)))
                 (=> mainv_132_0
                     (= mainv%_135_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!11
                 (=> mainv_132_0
                     (= mainv%_137_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_132_0 (= mainv%_138_0 (= mainv%_137_0 0)))
                 (=> mainv_132_0
                     (= mainv%_139_0 (or mainv%_136_0 mainv%_138_0)))
                 (=> mainv_132_0
                     (= mainv%or.cond5.i9.i_0 (and mainv%_134_0 mainv%_139_0)))
                 (=> mainv_140_0 (and mainv_140_0 mainv_132_0))
                 (=> (and mainv_140_0 mainv_132_0) (not mainv%or.cond5.i9.i_0))
                 (=> mainv_140_0 (= mainv%_141_0 (= mainv%_121_2 0)))
                 (=> mainv_140_0 (= mainv%_142_0 (+ mainv%_120_2 100)))
                 (=> mainv_140_0
                     (= mainv%_143_0
                        (ite mainv%_141_0 mainv%_120_2 mainv%_142_0)))
                 (=> mainv_140_0 (= mainv%_144_0 (> mainv%_143_0 mainv%_119_2)))
                 (=> mainv_152_0 (and mainv_152_0 mainv_140_0))
                 (=> (and mainv_152_0 mainv_140_0) (not mainv%_144_0))
                 (=> mainv_152_0 (= mainv%_153_0 (< mainv%_118_2 mainv%_117_2)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_152_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_152_0)
                     mainv%_153_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_154_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!12)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_155_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_156_0 (select mainv%sm44_0 mainv%_155_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_157_0 (< mainv%_120_2 mainv%_156_0)))
                 (=> mainv_145_0 (and mainv_145_0 mainv_140_0))
                 (=> (and mainv_145_0 mainv_140_0) mainv%_144_0)
                 (=> mainv_145_0 (= mainv%_146_0 (< mainv%_117_2 mainv%_118_2)))
                 (=> mainv_147_0 (and mainv_147_0 mainv_145_0))
                 (=> (and mainv_147_0 mainv_145_0) mainv%_146_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_147_0 a!13)
                 (=> mainv_147_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_149_0 0)))
                 (=> mainv_147_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm44_0 mainv%_149_0)))
                 (=> mainv_147_0 (= mainv%_151_0 (< mainv%_119_2 mainv%_150_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_147_0, mainv.critedge3_0)| mainv_147_0)
                 (=> |tuple(mainv_145_0, mainv.critedge3_0)| mainv_145_0)
                 (=> mainv.critedge3_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)|
                         |tuple(mainv_147_0, mainv.critedge3_0)|
                         |tuple(mainv_145_0, mainv.critedge3_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)|
                     (not mainv%_157_0))
                 (=> |tuple(mainv_147_0, mainv.critedge3_0)| mainv%_151_0)
                 (=> |tuple(mainv_145_0, mainv.critedge3_0)| (not mainv%_146_0))
                 (=> mainv.critedge3_0
                     (= mainv%_158_0 (< mainv%_117_2 mainv%_118_2)))
                 (=> mainv.critedge3_0
                     (= mainv%phitmp.i12.i_0 (ite mainv%_158_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)| mainv_147_0)
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)| mainv_152_0)
                 (=> mainv.critedge4_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                         |tuple(mainv_147_0, mainv.critedge4_0)|
                         |tuple(mainv_152_0, mainv.critedge4_0)|
                         (and mainv.critedge4_0 mainv.critedge3_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     mainv%_157_0)
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)| (not mainv%_151_0))
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)| (not mainv%_153_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     (= mainv%_159_0 0))
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)| (= mainv%_159_1 0))
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)| (= mainv%_159_2 0))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_159_3 mainv%phitmp.i12.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     (= mainv%_159_4 mainv%_159_0))
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)|
                     (= mainv%_159_4 mainv%_159_1))
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)|
                     (= mainv%_159_4 mainv%_159_2))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_159_4 mainv%_159_3))
                 (=> mainv_167_0 (and mainv_167_0 mainv.critedge4_0))
                 (=> (and mainv_167_0 mainv.critedge4_0) (not mainv%_144_0))
                 (=> mainv_167_0 (= mainv%_168_0 (< mainv%_118_2 mainv%_117_2)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_167_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_167_0)
                     mainv%_168_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_169_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!14)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_170_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_171_0 (select mainv%sm44_0 mainv%_170_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_172_0 (< mainv%_120_2 mainv%_171_0)))
                 (=> mainv_160_0 (and mainv_160_0 mainv.critedge4_0))
                 (=> (and mainv_160_0 mainv.critedge4_0) mainv%_144_0)
                 (=> mainv_160_0 (= mainv%_161_0 (< mainv%_117_2 mainv%_118_2)))
                 (=> mainv_162_0 (and mainv_162_0 mainv_160_0))
                 (=> (and mainv_162_0 mainv_160_0) mainv%_161_0)
                 (=> mainv_162_0
                     (= mainv%_163_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_162_0 a!15)
                 (=> mainv_162_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_164_0 0)))
                 (=> mainv_162_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_162_0
                     (= mainv%_165_0 (select mainv%sm44_0 mainv%_164_0)))
                 (=> mainv_162_0 (= mainv%_166_0 (< mainv%_119_2 mainv%_165_0)))
                 (=> |tuple(mainv_162_0, mainv.critedge6_0)| mainv_162_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_167_0, mainv.critedge6_0)| mainv_167_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainv_162_0, mainv.critedge6_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_167_0, mainv.critedge6_0)|))
                 (=> |tuple(mainv_162_0, mainv.critedge6_0)| (not mainv%_166_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_172_0))
                 (=> |tuple(mainv_167_0, mainv.critedge6_0)| (not mainv%_168_0))
                 (=> mainv.critedge6_0
                     (= mainv%_173_0 (< mainv%_118_2 mainv%_117_2)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_173_0 1 0)))
                 a!16
                 (=> mainv.critedge6_0
                     (= mainv%or.cond7.i13.i_0 (and mainv%_174_0 mainv%_173_0)))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)| mainv_162_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)| mainv_160_0)
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     mainv.critedge6_0)
                 (=> mainv.critedge6.thread_0
                     (or |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                         |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                         |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                     mainv%_166_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     mainv%_172_0)
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                     (not mainv%_161_0))
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     (not mainv%or.cond7.i13.i_0))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_1 0))
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_2 0))
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_3 mainv%phitmp9.i.i_0))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_1))
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_2))
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_3))
                 (=> mainv.critedge6.thread_0
                     (= mainv%_176_0 (= mainv%_159_4 0)))
                 (=> mainv_177_0 (and mainv_177_0 mainv.critedge6.thread_0))
                 (=> (and mainv_177_0 mainv.critedge6.thread_0) mainv%_176_0)
                 (=> mainv_177_0 (= mainv%_178_0 (= mainv%_175_4 0)))
                 (=> mainv_177_0 (= mainv%..i14.i_0 (ite mainv%_178_0 0 2)))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge6.thread_0)
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge6_0)
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_132_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_177_0)
                         |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_176_0))
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i13.i_0)
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i9.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_177_0)
                     (= mainv%.0.i15.i_0 mainv%..i14.i_0))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_1 1))
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_2 0))
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_177_0)
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_0))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_1))
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_2))
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_179_0 (= mainv%.0.i.i_2 mainv%.0.i15.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_179_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!17 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (=> (and (mainv_69 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   vg_0)
         true
         (= mainv%_70_0 vg_0)
         (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
             (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_69_0))
         (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_69_0)
             (= mainv%.0.i.i.i_0 true))
         (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_69_0)
             (= mainv%.0.i.i.i_1 mainv%.0.i.i.i_0))
         mainvNon_Crossing_Biased_Climb.exit.i.i_0)
    (mainvNon_Crossing_Biased_Climb.exit.i.i
      mainv%sm31_0
      mainv%Alt_Layer_Value_0
      vPositive_RA_Alt_Thresh_0
      mainv%sm35_0
      mainv%Other_Capability_0
      mainv%sm34_0
      mainv%Other_RAC_0
      mainv%sm27_0
      mainv%Two_of_Three_Reports_Valid_0
      mainv%sm40_0
      mainv%sm26_0
      mainv%High_Confidence_0
      mainv%sm29_0
      mainv%Own_Tracked_Alt_Rate_0
      mainv%sm25_0
      mainv%Cur_Vertical_Sep_0
      mainv%.0.i.i.i_1
      mainv%sm28_0
      mainv%Own_Tracked_Alt_0
      mainv%sm30_0
      mainv%Other_Tracked_Alt_0
      mainv%sm36_0
      mainv%Climb_Inhibit_0
      mainv%sm32_0
      mainv%Up_Separation_0
      mainv%sm33_0
      mainv%Down_Separation_0)))
(constraint (let ((a!1 (= mainv%_105_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_104_0 4))))
      (a!2 (= mainv%_97_0
              (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_96_0 4))))
      (a!3 (=> mainv.critedge_0 (= mainv%_114_0 (not (= mainv%_113_4 0)))))
      (a!4 (= mainv%_122_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 0 4))))
      (a!5 (= mainv%_123_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 1 4))))
      (a!6 (= mainv%_124_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 2 4))))
      (a!7 (= mainv%_125_0 (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* 3 4))))
      (a!8 (=> mainvalt_sep_test.exit.i_0
               (= mainv%_127_0 (not (= mainv%_126_0 0)))))
      (a!9 (=> mainv_132_0 (= mainv%_136_0 (not (= mainv%_135_0 0)))))
      (a!10 (= mainv%_155_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_154_0 4))))
      (a!11 (= mainv%_149_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_148_0 4))))
      (a!12 (= mainv%_170_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_169_0 4))))
      (a!13 (= mainv%_164_0
               (+ (+ vPositive_RA_Alt_Thresh_0 (* 0 16)) (* mainv%_163_0 4))))
      (a!14 (=> mainv.critedge6_0 (= mainv%_174_0 (not (= mainv%_159_4 0))))))
(let ((a!15 (and (mainvNon_Crossing_Biased_Climb.exit.i.i
                   mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%.0.i.i.i_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0)
                 true
                 (= mainv%_82_0 (select mainv%sm36_0 mainv%Climb_Inhibit_0))
                 (= mainv%_83_0 (= mainv%_82_0 0))
                 (= mainv%_84_0 (select mainv%sm32_0 mainv%Up_Separation_0))
                 (= mainv%_85_0 (+ mainv%_84_0 100))
                 (= mainv%_86_0 (ite mainv%_83_0 mainv%_84_0 mainv%_85_0))
                 (= mainv%_87_0 (select mainv%sm33_0 mainv%Down_Separation_0))
                 (= mainv%_88_0 (> mainv%_86_0 mainv%_87_0))
                 (=> mainv_100_0
                     (and mainv_100_0 mainvNon_Crossing_Biased_Climb.exit.i.i_0))
                 (=> (and mainv_100_0 mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                     (not mainv%_88_0))
                 (=> mainv_100_0
                     (= mainv%_101_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_100_0
                     (= mainv%_102_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_100_0 (= mainv%_103_0 (< mainv%_101_0 mainv%_102_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_100_0))
                 (=> (and mainvNon_Crossing_Biased_Descend.exit.i.i_0
                          mainv_100_0)
                     mainv%_103_0)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_104_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0 a!1)
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_105_0 0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_106_0 (select mainv%sm40_0 mainv%_105_0)))
                 (=> mainvNon_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_107_0 (< mainv%_84_0 mainv%_106_0)))
                 (=> mainv_89_0
                     (and mainv_89_0 mainvNon_Crossing_Biased_Climb.exit.i.i_0))
                 (=> (and mainv_89_0 mainvNon_Crossing_Biased_Climb.exit.i.i_0)
                     mainv%_88_0)
                 (=> mainv_89_0
                     (= mainv%_90_0
                        (select mainv%sm28_0 mainv%Own_Tracked_Alt_0)))
                 (=> mainv_89_0
                     (= mainv%_91_0
                        (select mainv%sm30_0 mainv%Other_Tracked_Alt_0)))
                 (=> mainv_89_0 (= mainv%_92_0 (< mainv%_90_0 mainv%_91_0)))
                 (=> mainv_89_0
                     (= mainv%_93_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainv_89_0 (= mainv%_94_0 (> mainv%_93_0 299)))
                 (=> mainv_89_0
                     (= mainv%or.cond.i11.i.i_0 (and mainv%_92_0 mainv%_94_0)))
                 (=> mainv_95_0 (and mainv_95_0 mainv_89_0))
                 (=> (and mainv_95_0 mainv_89_0) mainv%or.cond.i11.i.i_0)
                 (=> mainv_95_0
                     (= mainv%_96_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_95_0 a!2)
                 (=> mainv_95_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_97_0 0)))
                 (=> mainv_95_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_95_0
                     (= mainv%_98_0 (select mainv%sm40_0 mainv%_97_0)))
                 (=> mainv_95_0 (= mainv%_99_0 (< mainv%_87_0 mainv%_98_0)))
                 (=> |tuple(mainv_95_0, mainv.critedge1_0)| mainv_95_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_100_0, mainv.critedge1_0)| mainv_100_0)
                 (=> mainv.critedge1_0
                     (or |tuple(mainv_95_0, mainv.critedge1_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                         |tuple(mainv_100_0, mainv.critedge1_0)|))
                 (=> |tuple(mainv_95_0, mainv.critedge1_0)| (not mainv%_99_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                     (not mainv%_107_0))
                 (=> |tuple(mainv_100_0, mainv.critedge1_0)| (not mainv%_103_0))
                 (=> |tuple(mainv_95_0, mainv.critedge1_0)|
                     (= mainv%_108_0 mainv%_90_0))
                 (=> |tuple(mainv_95_0, mainv.critedge1_0)|
                     (= mainv%_109_0 mainv%_91_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_108_1 mainv%_102_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_109_1 mainv%_101_0))
                 (=> |tuple(mainv_100_0, mainv.critedge1_0)|
                     (= mainv%_108_2 mainv%_102_0))
                 (=> |tuple(mainv_100_0, mainv.critedge1_0)|
                     (= mainv%_109_2 mainv%_101_0))
                 (=> |tuple(mainv_95_0, mainv.critedge1_0)|
                     (= mainv%_108_3 mainv%_108_0))
                 (=> |tuple(mainv_95_0, mainv.critedge1_0)|
                     (= mainv%_109_3 mainv%_109_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_108_3 mainv%_108_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge1_0)|
                     (= mainv%_109_3 mainv%_109_1))
                 (=> |tuple(mainv_100_0, mainv.critedge1_0)|
                     (= mainv%_108_3 mainv%_108_2))
                 (=> |tuple(mainv_100_0, mainv.critedge1_0)|
                     (= mainv%_109_3 mainv%_109_2))
                 (=> mainv.critedge1_0
                     (= mainv%_110_0 (< mainv%_109_3 mainv%_108_3)))
                 (=> mainv.critedge1_0
                     (= mainv%phitmp.i.i_0 (ite mainv%_110_0 1 0)))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)| mainv_95_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     mainvNon_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_89_0, mainv.critedge_0)| mainv_89_0)
                 (=> mainv.critedge_0
                     (or |tuple(mainv_95_0, mainv.critedge_0)|
                         |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                         |tuple(mainv_89_0, mainv.critedge_0)|
                         (and mainv.critedge_0 mainv.critedge1_0)))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)| mainv%_99_0)
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     mainv%_107_0)
                 (=> |tuple(mainv_89_0, mainv.critedge_0)|
                     (not mainv%or.cond.i11.i.i_0))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)|
                     (= mainv%_111_0 mainv%_90_0))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)|
                     (= mainv%_112_0 mainv%_91_0))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)| (= mainv%_113_0 0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     (= mainv%_111_1 mainv%_102_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     (= mainv%_112_1 mainv%_101_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     (= mainv%_113_1 0))
                 (=> |tuple(mainv_89_0, mainv.critedge_0)|
                     (= mainv%_111_2 mainv%_90_0))
                 (=> |tuple(mainv_89_0, mainv.critedge_0)|
                     (= mainv%_112_2 mainv%_91_0))
                 (=> |tuple(mainv_89_0, mainv.critedge_0)| (= mainv%_113_2 0))
                 (=> (and mainv.critedge_0 mainv.critedge1_0)
                     (= mainv%_111_3 mainv%_108_3))
                 (=> (and mainv.critedge_0 mainv.critedge1_0)
                     (= mainv%_112_3 mainv%_109_3))
                 (=> (and mainv.critedge_0 mainv.critedge1_0)
                     (= mainv%_113_3 mainv%phitmp.i.i_0))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)|
                     (= mainv%_111_4 mainv%_111_0))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)|
                     (= mainv%_112_4 mainv%_112_0))
                 (=> |tuple(mainv_95_0, mainv.critedge_0)|
                     (= mainv%_113_4 mainv%_113_0))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     (= mainv%_111_4 mainv%_111_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     (= mainv%_112_4 mainv%_112_1))
                 (=> |tuple(mainvNon_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge_0)|
                     (= mainv%_113_4 mainv%_113_1))
                 (=> |tuple(mainv_89_0, mainv.critedge_0)|
                     (= mainv%_111_4 mainv%_111_2))
                 (=> |tuple(mainv_89_0, mainv.critedge_0)|
                     (= mainv%_112_4 mainv%_112_2))
                 (=> |tuple(mainv_89_0, mainv.critedge_0)|
                     (= mainv%_113_4 mainv%_113_2))
                 (=> (and mainv.critedge_0 mainv.critedge1_0)
                     (= mainv%_111_4 mainv%_111_3))
                 (=> (and mainv.critedge_0 mainv.critedge1_0)
                     (= mainv%_112_4 mainv%_112_3))
                 (=> (and mainv.critedge_0 mainv.critedge1_0)
                     (= mainv%_113_4 mainv%_113_3))
                 a!3
                 (=> mainv.critedge_0
                     (= mainv%or.cond7.i.i_0
                        (and mainv%.0.i.i.i_0 mainv%_114_0)))
                 (=> mainv.critedge_0
                     (= mainv%not.or.cond7.i.i_0
                        (xor mainv%or.cond7.i.i_0 true)))
                 (=> mainv.critedge_0
                     (= mainv%.mux.i.i_0 (ite mainv%not.or.cond7.i.i_0 1 0)))
                 (=> mainv_115_0 (and mainv_115_0 mainv.critedge_0))
                 (=> (and mainv_115_0 mainv.critedge_0) (not mainv%.0.i.i.i_0))
                 (=> mainv_115_0 (= mainv%_116_0 (= mainv%_113_4 0)))
                 (=> mainv_115_0 (= mainv%..i.i_0 (ite mainv%_116_0 0 2)))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     mainv.critedge_0)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                         |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     mainv%.0.i.i.i_0)
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_117_0 mainv%_111_4))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_118_0 mainv%_112_4))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_119_0 mainv%_87_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_120_0 mainv%_84_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_121_0 mainv%_82_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%.0.i.i_0 mainv%..i.i_0))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_117_1 mainv%_111_4))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_118_1 mainv%_112_4))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_119_1 mainv%_87_0))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_120_1 mainv%_84_0))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_121_1 mainv%_82_0))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_1 mainv%.mux.i.i_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_117_2 mainv%_117_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_118_2 mainv%_118_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_119_2 mainv%_119_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_120_2 mainv%_120_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%_121_2 mainv%_121_0))
                 (=> (and mainvalt_sep_test.exit.i_0 mainv_115_0)
                     (= mainv%.0.i.i_2 mainv%.0.i.i_0))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_117_2 mainv%_117_1))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_118_2 mainv%_118_1))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_119_2 mainv%_119_1))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_120_2 mainv%_120_1))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%_121_2 mainv%_121_1))
                 (=> |tuple(mainv.critedge_0, mainvalt_sep_test.exit.i_0)|
                     (= mainv%.0.i.i_2 mainv%.0.i.i_1))
                 (=> mainvalt_sep_test.exit.i_0 a!4)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_122_0 0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm41_0 (store mainv%sm40_0 mainv%_122_0 400)))
                 (=> mainvalt_sep_test.exit.i_0 a!5)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_123_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm42_0 (store mainv%sm41_0 mainv%_123_0 500)))
                 (=> mainvalt_sep_test.exit.i_0 a!6)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_124_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm43_0 (store mainv%sm42_0 mainv%_124_0 640)))
                 (=> mainvalt_sep_test.exit.i_0 a!7)
                 (=> mainvalt_sep_test.exit.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_125_0 0)))
                 (=> mainvalt_sep_test.exit.i_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%sm44_0 (store mainv%sm43_0 mainv%_125_0 740)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_126_0
                        (select mainv%sm26_0 mainv%High_Confidence_0)))
                 a!8
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_128_0
                        (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_129_0 (< mainv%_128_0 601)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond.i8.i_0 (and mainv%_127_0 mainv%_129_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_130_0
                        (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%_131_0 (> mainv%_130_0 600)))
                 (=> mainvalt_sep_test.exit.i_0
                     (= mainv%or.cond11.i.i_0
                        (and mainv%or.cond.i8.i_0 mainv%_131_0)))
                 (=> mainv_132_0 (and mainv_132_0 mainvalt_sep_test.exit.i_0))
                 (=> (and mainv_132_0 mainvalt_sep_test.exit.i_0)
                     mainv%or.cond11.i.i_0)
                 (=> mainv_132_0
                     (= mainv%_133_0
                        (select mainv%sm35_0 mainv%Other_Capability_0)))
                 (=> mainv_132_0 (= mainv%_134_0 (= mainv%_133_0 1)))
                 (=> mainv_132_0
                     (= mainv%_135_0 (select mainv%sm34_0 mainv%Other_RAC_0)))
                 a!9
                 (=> mainv_132_0
                     (= mainv%_137_0
                        (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0)))
                 (=> mainv_132_0 (= mainv%_138_0 (= mainv%_137_0 0)))
                 (=> mainv_132_0
                     (= mainv%_139_0 (or mainv%_136_0 mainv%_138_0)))
                 (=> mainv_132_0
                     (= mainv%or.cond5.i9.i_0 (and mainv%_134_0 mainv%_139_0)))
                 (=> mainv_140_0 (and mainv_140_0 mainv_132_0))
                 (=> (and mainv_140_0 mainv_132_0) (not mainv%or.cond5.i9.i_0))
                 (=> mainv_140_0 (= mainv%_141_0 (= mainv%_121_2 0)))
                 (=> mainv_140_0 (= mainv%_142_0 (+ mainv%_120_2 100)))
                 (=> mainv_140_0
                     (= mainv%_143_0
                        (ite mainv%_141_0 mainv%_120_2 mainv%_142_0)))
                 (=> mainv_140_0 (= mainv%_144_0 (> mainv%_143_0 mainv%_119_2)))
                 (=> mainv_152_0 (and mainv_152_0 mainv_140_0))
                 (=> (and mainv_152_0 mainv_140_0) (not mainv%_144_0))
                 (=> mainv_152_0 (= mainv%_153_0 (< mainv%_118_2 mainv%_117_2)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_152_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                          mainv_152_0)
                     mainv%_153_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_154_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     a!10)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_155_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_156_0 (select mainv%sm44_0 mainv%_155_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0
                     (= mainv%_157_0 (< mainv%_120_2 mainv%_156_0)))
                 (=> mainv_145_0 (and mainv_145_0 mainv_140_0))
                 (=> (and mainv_145_0 mainv_140_0) mainv%_144_0)
                 (=> mainv_145_0 (= mainv%_146_0 (< mainv%_117_2 mainv%_118_2)))
                 (=> mainv_147_0 (and mainv_147_0 mainv_145_0))
                 (=> (and mainv_147_0 mainv_145_0) mainv%_146_0)
                 (=> mainv_147_0
                     (= mainv%_148_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_147_0 a!11)
                 (=> mainv_147_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_149_0 0)))
                 (=> mainv_147_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_147_0
                     (= mainv%_150_0 (select mainv%sm44_0 mainv%_149_0)))
                 (=> mainv_147_0 (= mainv%_151_0 (< mainv%_119_2 mainv%_150_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_147_0, mainv.critedge3_0)| mainv_147_0)
                 (=> |tuple(mainv_145_0, mainv.critedge3_0)| mainv_145_0)
                 (=> mainv.critedge3_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)|
                         |tuple(mainv_147_0, mainv.critedge3_0)|
                         |tuple(mainv_145_0, mainv.critedge3_0)|))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge3_0)|
                     (not mainv%_157_0))
                 (=> |tuple(mainv_147_0, mainv.critedge3_0)| mainv%_151_0)
                 (=> |tuple(mainv_145_0, mainv.critedge3_0)| (not mainv%_146_0))
                 (=> mainv.critedge3_0
                     (= mainv%_158_0 (< mainv%_117_2 mainv%_118_2)))
                 (=> mainv.critedge3_0
                     (= mainv%phitmp.i12.i_0 (ite mainv%_158_0 1 0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0)
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)| mainv_147_0)
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)| mainv_152_0)
                 (=> mainv.critedge4_0
                     (or |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                         |tuple(mainv_147_0, mainv.critedge4_0)|
                         |tuple(mainv_152_0, mainv.critedge4_0)|
                         (and mainv.critedge4_0 mainv.critedge3_0)))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     mainv%_157_0)
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)| (not mainv%_151_0))
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)| (not mainv%_153_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     (= mainv%_159_0 0))
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)| (= mainv%_159_1 0))
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)| (= mainv%_159_2 0))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_159_3 mainv%phitmp.i12.i_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Climb.exit.i.i_0, mainv.critedge4_0)|
                     (= mainv%_159_4 mainv%_159_0))
                 (=> |tuple(mainv_147_0, mainv.critedge4_0)|
                     (= mainv%_159_4 mainv%_159_1))
                 (=> |tuple(mainv_152_0, mainv.critedge4_0)|
                     (= mainv%_159_4 mainv%_159_2))
                 (=> (and mainv.critedge4_0 mainv.critedge3_0)
                     (= mainv%_159_4 mainv%_159_3))
                 (=> mainv_167_0 (and mainv_167_0 mainv.critedge4_0))
                 (=> (and mainv_167_0 mainv.critedge4_0) (not mainv%_144_0))
                 (=> mainv_167_0 (= mainv%_168_0 (< mainv%_118_2 mainv%_117_2)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_167_0))
                 (=> (and mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                          mainv_167_0)
                     mainv%_168_0)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_169_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     a!12)
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_170_0 0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_171_0 (select mainv%sm44_0 mainv%_170_0)))
                 (=> mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0
                     (= mainv%_172_0 (< mainv%_120_2 mainv%_171_0)))
                 (=> mainv_160_0 (and mainv_160_0 mainv.critedge4_0))
                 (=> (and mainv_160_0 mainv.critedge4_0) mainv%_144_0)
                 (=> mainv_160_0 (= mainv%_161_0 (< mainv%_117_2 mainv%_118_2)))
                 (=> mainv_162_0 (and mainv_162_0 mainv_160_0))
                 (=> (and mainv_162_0 mainv_160_0) mainv%_161_0)
                 (=> mainv_162_0
                     (= mainv%_163_0
                        (select mainv%sm31_0 mainv%Alt_Layer_Value_0)))
                 (=> mainv_162_0 a!13)
                 (=> mainv_162_0
                     (or (<= vPositive_RA_Alt_Thresh_0 0) (> mainv%_164_0 0)))
                 (=> mainv_162_0 (> vPositive_RA_Alt_Thresh_0 0))
                 (=> mainv_162_0
                     (= mainv%_165_0 (select mainv%sm44_0 mainv%_164_0)))
                 (=> mainv_162_0 (= mainv%_166_0 (< mainv%_119_2 mainv%_165_0)))
                 (=> |tuple(mainv_162_0, mainv.critedge6_0)| mainv_162_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_167_0, mainv.critedge6_0)| mainv_167_0)
                 (=> mainv.critedge6_0
                     (or |tuple(mainv_162_0, mainv.critedge6_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)|
                         |tuple(mainv_167_0, mainv.critedge6_0)|))
                 (=> |tuple(mainv_162_0, mainv.critedge6_0)| (not mainv%_166_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6_0)|
                     (not mainv%_172_0))
                 (=> |tuple(mainv_167_0, mainv.critedge6_0)| (not mainv%_168_0))
                 (=> mainv.critedge6_0
                     (= mainv%_173_0 (< mainv%_118_2 mainv%_117_2)))
                 (=> mainv.critedge6_0
                     (= mainv%phitmp9.i.i_0 (ite mainv%_173_0 1 0)))
                 a!14
                 (=> mainv.critedge6_0
                     (= mainv%or.cond7.i13.i_0 (and mainv%_174_0 mainv%_173_0)))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)| mainv_162_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0)
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)| mainv_160_0)
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     mainv.critedge6_0)
                 (=> mainv.critedge6.thread_0
                     (or |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                         |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                         |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                         |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                     mainv%_166_0)
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     mainv%_172_0)
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                     (not mainv%_161_0))
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     (not mainv%or.cond7.i13.i_0))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_0 0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_1 0))
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_2 0))
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_3 mainv%phitmp9.i.i_0))
                 (=> |tuple(mainv_162_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_0))
                 (=> |tuple(mainvAllRepair_correct_Non_Crossing_Biased_Descend.exit.i.i_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_1))
                 (=> |tuple(mainv_160_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_2))
                 (=> |tuple(mainv.critedge6_0, mainv.critedge6.thread_0)|
                     (= mainv%_175_4 mainv%_175_3))
                 (=> mainv.critedge6.thread_0
                     (= mainv%_176_0 (= mainv%_159_4 0)))
                 (=> mainv_177_0 (and mainv_177_0 mainv.critedge6.thread_0))
                 (=> (and mainv_177_0 mainv.critedge6.thread_0) mainv%_176_0)
                 (=> mainv_177_0 (= mainv%_178_0 (= mainv%_175_4 0)))
                 (=> mainv_177_0 (= mainv%..i14.i_0 (ite mainv%_178_0 0 2)))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge6.thread_0)
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv.critedge6_0)
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv_132_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainvalt_sep_test.exit.i_0)
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (or (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                              mainv_177_0)
                         |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                         |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%_176_0))
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond7.i13.i_0)
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     mainv%or.cond5.i9.i_0)
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (not mainv%or.cond11.i.i_0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_177_0)
                     (= mainv%.0.i15.i_0 mainv%..i14.i_0))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_1 1))
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_2 0))
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_3 0))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_4 0))
                 (=> (and mainvAllRepair_correct_alt_sep_test.exit.i_0
                          mainv_177_0)
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_0))
                 (=> |tuple(mainv.critedge6.thread_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_1))
                 (=> |tuple(mainv.critedge6_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_2))
                 (=> |tuple(mainv_132_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_3))
                 (=> |tuple(mainvalt_sep_test.exit.i_0, mainvAllRepair_correct_alt_sep_test.exit.i_0)|
                     (= mainv%.0.i15.i_5 mainv%.0.i15.i_4))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (= mainv%_179_0 (= mainv%.0.i.i_2 mainv%.0.i15.i_5)))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i_0
                     (not mainv%_179_0))
                 (=> mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                     (and mainvAllRepair_correct_alt_sep_test.exit.i.split_0
                          mainvAllRepair_correct_alt_sep_test.exit.i_0))
                 mainvAllRepair_correct_alt_sep_test.exit.i.split_0)))
  (=> a!15 mainvAllRepair_correct_alt_sep_test.exit.i.split))))
(constraint (=> (and (mainv_66!_FwdCond
           mainv%sm31_0
           mainv%Alt_Layer_Value_0
           vPositive_RA_Alt_Thresh_0
           mainv%sm35_0
           mainv%Other_Capability_0
           mainv%sm34_0
           mainv%Other_RAC_0
           mainv%sm27_0
           mainv%Two_of_Three_Reports_Valid_0
           mainv%sm40_0
           mainv%sm26_0
           mainv%High_Confidence_0
           mainv%sm29_0
           mainv%Own_Tracked_Alt_Rate_0
           mainv%sm25_0
           mainv%Cur_Vertical_Sep_0
           mainv%sm28_0
           mainv%Own_Tracked_Alt_0
           mainv%sm30_0
           mainv%Other_Tracked_Alt_0
           mainv%sm36_0
           mainv%Climb_Inhibit_0
           mainv%sm32_0
           mainv%Up_Separation_0
           mainv%sm33_0
           mainv%Down_Separation_0
           vg_0
           vfind_condition_0)
         (mainv_66 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   vg_0
                   vfind_condition_0)
         true
         (= mainv%_67_0 vfind_condition_0)
         (=> mainv_69_0 (and mainv_69_0 mainv_66_0))
         (=> (and mainv_69_0 mainv_66_0) mainv%_68_0)
         mainv_69_0)
    (mainv_69 mainv%sm31_0
              mainv%Alt_Layer_Value_0
              vPositive_RA_Alt_Thresh_0
              mainv%sm35_0
              mainv%Other_Capability_0
              mainv%sm34_0
              mainv%Other_RAC_0
              mainv%sm27_0
              mainv%Two_of_Three_Reports_Valid_0
              mainv%sm40_0
              mainv%sm26_0
              mainv%High_Confidence_0
              mainv%sm29_0
              mainv%Own_Tracked_Alt_Rate_0
              mainv%sm25_0
              mainv%Cur_Vertical_Sep_0
              mainv%sm28_0
              mainv%Own_Tracked_Alt_0
              mainv%sm30_0
              mainv%Other_Tracked_Alt_0
              mainv%sm36_0
              mainv%Climb_Inhibit_0
              mainv%sm32_0
              mainv%Up_Separation_0
              mainv%sm33_0
              mainv%Down_Separation_0
              vg_0)))
(constraint (=> (and (not (mainv_66!_FwdCond
                mainv%sm31_0
                mainv%Alt_Layer_Value_0
                vPositive_RA_Alt_Thresh_0
                mainv%sm35_0
                mainv%Other_Capability_0
                mainv%sm34_0
                mainv%Other_RAC_0
                mainv%sm27_0
                mainv%Two_of_Three_Reports_Valid_0
                mainv%sm40_0
                mainv%sm26_0
                mainv%High_Confidence_0
                mainv%sm29_0
                mainv%Own_Tracked_Alt_Rate_0
                mainv%sm25_0
                mainv%Cur_Vertical_Sep_0
                mainv%sm28_0
                mainv%Own_Tracked_Alt_0
                mainv%sm30_0
                mainv%Other_Tracked_Alt_0
                mainv%sm36_0
                mainv%Climb_Inhibit_0
                mainv%sm32_0
                mainv%Up_Separation_0
                mainv%sm33_0
                mainv%Down_Separation_0
                vg_0
                vfind_condition_0))
         (mainv_66 mainv%sm31_0
                   mainv%Alt_Layer_Value_0
                   vPositive_RA_Alt_Thresh_0
                   mainv%sm35_0
                   mainv%Other_Capability_0
                   mainv%sm34_0
                   mainv%Other_RAC_0
                   mainv%sm27_0
                   mainv%Two_of_Three_Reports_Valid_0
                   mainv%sm40_0
                   mainv%sm26_0
                   mainv%High_Confidence_0
                   mainv%sm29_0
                   mainv%Own_Tracked_Alt_Rate_0
                   mainv%sm25_0
                   mainv%Cur_Vertical_Sep_0
                   mainv%sm28_0
                   mainv%Own_Tracked_Alt_0
                   mainv%sm30_0
                   mainv%Other_Tracked_Alt_0
                   mainv%sm36_0
                   mainv%Climb_Inhibit_0
                   mainv%sm32_0
                   mainv%Up_Separation_0
                   mainv%sm33_0
                   mainv%Down_Separation_0
                   vg_0
                   vfind_condition_0)
         true
         (= mainv%_67_0 vfind_condition_0)
         (=> mainvNon_Crossing_Biased_Climb.exit.i.i_0
             (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_66_0))
         (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_66_0)
             (not mainv%_68_0))
         (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_66_0)
             (= mainv%.0.i.i.i_0 false))
         (=> (and mainvNon_Crossing_Biased_Climb.exit.i.i_0 mainv_66_0)
             (= mainv%.0.i.i.i_1 mainv%.0.i.i.i_0))
         mainvNon_Crossing_Biased_Climb.exit.i.i_0)
    (mainvNon_Crossing_Biased_Climb.exit.i.i
      mainv%sm31_0
      mainv%Alt_Layer_Value_0
      vPositive_RA_Alt_Thresh_0
      mainv%sm35_0
      mainv%Other_Capability_0
      mainv%sm34_0
      mainv%Other_RAC_0
      mainv%sm27_0
      mainv%Two_of_Three_Reports_Valid_0
      mainv%sm40_0
      mainv%sm26_0
      mainv%High_Confidence_0
      mainv%sm29_0
      mainv%Own_Tracked_Alt_Rate_0
      mainv%sm25_0
      mainv%Cur_Vertical_Sep_0
      mainv%.0.i.i.i_1
      mainv%sm28_0
      mainv%Own_Tracked_Alt_0
      mainv%sm30_0
      mainv%Other_Tracked_Alt_0
      mainv%sm36_0
      mainv%Climb_Inhibit_0
      mainv%sm32_0
      mainv%Up_Separation_0
      mainv%sm33_0
      mainv%Down_Separation_0)))
(constraint (=> mainvAllRepair_correct_alt_sep_test.exit.i.split false))
(check-synth)
