
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035803                       # Number of seconds simulated
sim_ticks                                 35802635046                       # Number of ticks simulated
final_tick                               562768998231                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284223                       # Simulator instruction rate (inst/s)
host_op_rate                                   358351                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3080503                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903840                       # Number of bytes of host memory used
host_seconds                                 11622.33                       # Real time elapsed on the host
sim_insts                                  3303331702                       # Number of instructions simulated
sim_ops                                    4164877614                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1926656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       605952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1037824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3575936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1620992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1620992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15052                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8108                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27937                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53813246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16924788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28987364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99879129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45275774                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45275774                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45275774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53813246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16924788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28987364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145154903                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85857639                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31076377                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25255905                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120515                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13136157                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12132073                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280058                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89923                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31198751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172389269                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31076377                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15412131                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37911951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11385180                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6229786                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279394                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911903                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84558007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46646056     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333085      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686806      3.18%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546629      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770269      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282416      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652533      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926994      1.10%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18713219     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84558007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361952                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007850                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32637086                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6038499                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461690                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245276                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9175454                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308690                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42404                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206093811                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9175454                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35025099                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1342321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1174925                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34262374                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3577832                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198834398                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30154                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483197                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112719                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          843                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278408042                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928269872                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928269872                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107712482                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40430                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22626                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9813166                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18528163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9440665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       150121                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3237494                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188033543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149383398                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287469                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64930166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198344629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84558007                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29190328     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18214843     21.54%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12034808     14.23%     70.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849242     10.47%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7593544      8.98%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948796      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3372236      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634039      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       720171      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84558007                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874311     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            11      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177801     14.47%     85.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176373     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124479423     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126970      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829642      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7930829      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149383398                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739896                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228496                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008224                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384840767                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253003239                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145579932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150611894                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       563747                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7294190                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3095                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          651                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2414889                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9175454                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         542268                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80791                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188072422                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18528163                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9440665                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22345                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          651                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460246                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147008790                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915320                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374607                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21640836                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741053                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7725516                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712239                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145676859                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145579932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94874370                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267849899                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695597                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354207                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65263746                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125180                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75382553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29152558     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20953526     27.80%     66.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8525314     11.31%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795078      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3922136      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1596265      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1900344      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950540      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3586792      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75382553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3586792                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259868944                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385327801                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1299632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858576                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858576                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164719                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164719                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661349815                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201233503                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190173226                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85857639                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32376958                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26432403                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2160121                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13773649                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12763744                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3354900                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95019                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33521307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175874471                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32376958                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16118644                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38149451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11266701                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4790065                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16330620                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       849218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85549572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.541679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47400121     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3144893      3.68%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4701609      5.50%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3248728      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2273320      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2216723      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1345019      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2854996      3.34%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18364163     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85549572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377100                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048443                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34463311                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5025690                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36440757                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       531310                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9088503                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5441897                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210694531                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1244                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9088503                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36406543                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         513537                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1725572                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34989451                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2825962                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204416790                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1179519                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       961679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286759248                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    951561199                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    951561199                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176576592                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110182582                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36890                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17604                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8390252                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18749184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9587232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113703                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3049343                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190489015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152181324                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302144                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63455046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194245953                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85549572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30435421     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17102794     19.99%     55.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12506535     14.62%     70.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8244044      9.64%     79.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8261682      9.66%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3985579      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3542352      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       664727      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       806438      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85549572                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         829671     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164375     14.10%     85.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171574     14.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127298964     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1921785      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17543      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14962352      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7980680      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152181324                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772484                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1165620                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391379978                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253979608                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147985358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153346944                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477336                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7275212                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6320                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          400                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2290607                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9088503                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         270337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50277                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190524167                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       726609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18749184                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9587232                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17604                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          400                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1315337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2490836                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149403040                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13985440                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2778278                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21779434                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21235953                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7793994                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740125                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148049299                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147985358                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95895409                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272439224                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723613                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102666912                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126551820                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63972539                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2177512                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76461069                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29098802     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21963694     28.73%     66.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8296237     10.85%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4648396      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3942391      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1761889      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1687618      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1150589      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3911453      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76461069                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102666912                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126551820                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18770590                       # Number of memory references committed
system.switch_cpus1.commit.loads             11473968                       # Number of loads committed
system.switch_cpus1.commit.membars              17544                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18361248                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113929402                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2617530                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3911453                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263073975                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390143153                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 308067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102666912                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126551820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102666912                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836274                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836274                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195781                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195781                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671010903                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205870229                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193612296                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35088                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85857639                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31442386                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25574594                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2102829                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13434286                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12400480                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3231901                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92679                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34786091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171734553                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31442386                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15632381                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36076763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10782530                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5278177                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16997248                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       832969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84785071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.495230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48708308     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1936081      2.28%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2518929      2.97%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3833151      4.52%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3712421      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2827074      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1682188      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2528697      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17038222     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84785071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366215                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000224                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35944164                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5159628                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34766285                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       271232                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8643760                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5334893                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205421004                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8643760                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37834796                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1036659                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1353088                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33102423                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2814338                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199461478                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          791                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1217675                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       883197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           38                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    277907544                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928912168                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928912168                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172848450                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105059080                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42322                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23922                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7951285                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18475136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9804480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       190610                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3273528                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185397993                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149380723                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       278468                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60264229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183150717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6507                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84785071                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761875                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897275                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29291894     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18691285     22.05%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12092177     14.26%     70.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8221543      9.70%     80.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7698528      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4105852      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3023258      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       906737      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       753797      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84785071                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         734111     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151141     14.25%     83.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175523     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124309848     83.22%     83.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2110063      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16874      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14737485      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8206453      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149380723                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739865                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1060779                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007101                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384885763                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    245703311                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145177659                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150441502                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       506789                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7068579                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          876                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2493193                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          124                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8643760                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         605842                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99543                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185438252                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1207682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18475136                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9804480                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23381                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         75286                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          876                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1289031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1183053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2472084                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146505503                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13874710                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2875219                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21894197                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20520677                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8019487                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706377                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145216196                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145177659                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93263533                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261898583                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690911                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101229492                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124415734                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61022751                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2137547                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76141311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634011                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.153288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29200107     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21953445     28.83%     67.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8083088     10.62%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4630888      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3865717      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1916776      2.52%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1882141      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       809337      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3799812      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76141311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101229492                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124415734                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18717838                       # Number of memory references committed
system.switch_cpus2.commit.loads             11406552                       # Number of loads committed
system.switch_cpus2.commit.membars              16874                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17844099                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112144030                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2538653                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3799812                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257779984                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379525244                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1072568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101229492                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124415734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101229492                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848148                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848148                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179039                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179039                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       659277703                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200515487                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189762116                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33748                       # number of misc regfile writes
system.l2.replacements                          27939                       # number of replacements
system.l2.tagsinuse                      32767.977000                       # Cycle average of tags in use
system.l2.total_refs                          1629438                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60707                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.841023                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1232.943559                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.886174                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5379.617820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.219693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2094.718700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.582380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3582.195458                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7359.654022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4721.660337                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8361.498856                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037626                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.164173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.063926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000353                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.109320                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.224599                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.255173                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29223                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        44767                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  131516                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55469                       # number of Writeback hits
system.l2.Writeback_hits::total                 55469                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        44767                       # number of demand (read+write) hits
system.l2.demand_hits::total                   131516                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57526                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29223                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        44767                       # number of overall hits
system.l2.overall_hits::total                  131516                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15052                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8102                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27931                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15052                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8108                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27937                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15052                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4734                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8108                       # number of overall misses
system.l2.overall_misses::total                 27937                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       628080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    767991390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       742133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    255429209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       631633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    419720264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1445142709                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       223141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        223141                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       628080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    767991390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       742133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    255429209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       631633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    419943405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1445365850                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       628080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    767991390                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       742133                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    255429209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       631633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    419943405                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1445365850                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              159447                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55469                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55469                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               159453                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              159453                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.207391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.153247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175174                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.207391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.153343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175205                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.207391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.153343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175205                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44862.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51022.547834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46383.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53956.317913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48587.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51804.525302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51739.741112                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 37190.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 37190.166667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44862.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51022.547834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46383.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53956.317913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48587.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51793.710533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51736.616315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44862.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51022.547834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46383.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53956.317913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48587.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51793.710533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51736.616315                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12664                       # number of writebacks
system.l2.writebacks::total                     12664                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15052                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27931                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27937                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       547627                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    680777701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       651061                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    228075298                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       556842                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    372589389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1283197918                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       188031                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       188031                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       547627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    680777701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       651061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    228075298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       556842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    372777420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1283385949                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       547627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    680777701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       651061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    228075298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       556842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    372777420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1283385949                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.207391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139412                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175174                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.207391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.153343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.207391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.153343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175205                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39116.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45228.388320                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40691.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48178.136460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        42834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45987.335102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45941.710572                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 31338.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 31338.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39116.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45228.388320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40691.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48178.136460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        42834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 45976.494820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45938.574256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39116.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45228.388320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40691.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48178.136460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        42834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 45976.494820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45938.574256                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995738                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286995                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.975855                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995738                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279378                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279378                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279378                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279378                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       789321                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       789321                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       789321                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       789321                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       789321                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       789321                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279394                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279394                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279394                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279394                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279394                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279394                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49332.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49332.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49332.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49332.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49332.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49332.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       671420                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       671420                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       671420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       671420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       671420                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       671420                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47958.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47958.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47958.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47958.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47958.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47958.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72578                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560392                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72834                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.067359                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568680                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21989                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21989                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561385                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561385                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561385                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561385                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153797                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153797                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153797                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153797                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153797                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153797                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4697767217                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4697767217                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4697767217                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4697767217                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4697767217                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4697767217                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10722477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10722477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715182                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014343                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008682                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008682                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008682                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008682                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30545.246117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30545.246117                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30545.246117                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30545.246117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30545.246117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30545.246117                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21302                       # number of writebacks
system.cpu0.dcache.writebacks::total            21302                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81219                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81219                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81219                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72578                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72578                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72578                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1276131922                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1276131922                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1276131922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1276131922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1276131922                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1276131922                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17582.902836                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17582.902836                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17582.902836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17582.902836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17582.902836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17582.902836                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996681                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017626887                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202655.599567                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996681                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16330601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16330601                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16330601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16330601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16330601                       # number of overall hits
system.cpu1.icache.overall_hits::total       16330601                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       957623                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       957623                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       957623                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       957623                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       957623                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       957623                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16330620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16330620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16330620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16330620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16330620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16330620                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50401.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50401.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50401.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50401.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50401.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50401.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       803832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       803832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       803832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       803832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       803832                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       803832                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50239.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50239.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50239.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50239.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50239.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50239.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33957                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164311906                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34213                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4802.616140                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.080327                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.919673                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902658                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097342                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10645727                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10645727                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7261536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7261536                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17576                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17544                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17907263                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17907263                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17907263                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17907263                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69204                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69204                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69204                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69204                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69204                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69204                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1827536323                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1827536323                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1827536323                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1827536323                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1827536323                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1827536323                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10714931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10714931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7261536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7261536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17544                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17976467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17976467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17976467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17976467                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006459                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006459                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003850                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003850                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003850                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26407.957965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26407.957965                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26407.957965                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26407.957965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26407.957965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26407.957965                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9704                       # number of writebacks
system.cpu1.dcache.writebacks::total             9704                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35247                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35247                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35247                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35247                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35247                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35247                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33957                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33957                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33957                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    514714992                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    514714992                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    514714992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    514714992                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    514714992                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    514714992                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15157.846453                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15157.846453                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15157.846453                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15157.846453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15157.846453                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15157.846453                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996632                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015151509                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2046676.429435                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996632                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16997233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16997233                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16997233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16997233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16997233                       # number of overall hits
system.cpu2.icache.overall_hits::total       16997233                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       756931                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       756931                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       756931                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       756931                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       756931                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       756931                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16997248                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16997248                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16997248                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16997248                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16997248                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16997248                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50462.066667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50462.066667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50462.066667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50462.066667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50462.066667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50462.066667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       657377                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       657377                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       657377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       657377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       657377                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       657377                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50567.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50567.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50567.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50567.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50567.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50567.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52875                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173548915                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53131                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3266.434191                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.187543                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.812457                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910889                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089111                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10554069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10554069                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7273551                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7273551                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17819                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17819                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16874                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16874                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17827620                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17827620                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17827620                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17827620                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       134760                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       134760                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2964                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2964                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       137724                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        137724                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       137724                       # number of overall misses
system.cpu2.dcache.overall_misses::total       137724                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4288678865                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4288678865                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    170993812                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    170993812                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4459672677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4459672677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4459672677                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4459672677                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10688829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10688829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7276515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7276515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17965344                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17965344                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17965344                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17965344                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012608                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012608                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000407                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007666                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007666                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007666                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007666                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31824.568603                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31824.568603                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 57690.219973                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57690.219973                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32381.231136                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32381.231136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32381.231136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32381.231136                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       483855                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 37219.615385                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24463                       # number of writebacks
system.cpu2.dcache.writebacks::total            24463                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81891                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81891                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2958                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2958                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84849                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84849                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84849                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84849                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52869                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52869                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52875                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52875                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52875                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52875                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    829448944                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    829448944                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       229141                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       229141                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    829678085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    829678085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    829678085                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    829678085                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002943                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002943                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15688.757949                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15688.757949                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 38190.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38190.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15691.311300                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15691.311300                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15691.311300                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15691.311300                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
