// Seed: 1765171401
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout supply1 id_1;
  assign id_1 = id_1;
  logic id_4;
  assign id_1 = id_4 - 1;
  localparam id_5 = 1;
  assign id_4 = id_1 == id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    output wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    output uwire id_13,
    input tri id_14,
    input wor id_15,
    input wand id_16,
    input supply0 id_17,
    input uwire id_18,
    output uwire id_19,
    input wor id_20,
    output tri0 id_21,
    output tri1 id_22,
    input wand id_23,
    output tri0 id_24,
    output tri0 id_25,
    output tri0 id_26,
    input wor id_27,
    input tri id_28,
    input tri0 id_29,
    input tri id_30
);
  wire id_32;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_32
  );
endmodule
