Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 18 01:40:36 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1707)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4091)
5. checking no_input_delay (7)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1707)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)

 There are 1317 register/latch pins with no clock driven by root clock pin: divs/div_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: music_inst/sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4091)
---------------------------------------------------
 There are 4091 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.528        0.000                      0                  799        0.148        0.000                      0                  799        4.500        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.528        0.000                      0                  799        0.148        0.000                      0                  799        4.500        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.110ns (18.854%)  route 4.777ns (81.146%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.746    10.960    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.434    14.775    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[13]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.489    music_inst/cd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.110ns (18.854%)  route 4.777ns (81.146%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.746    10.960    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.434    14.775    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[14]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.489    music_inst/cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.110ns (18.854%)  route 4.777ns (81.146%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.746    10.960    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.434    14.775    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[15]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.489    music_inst/cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.110ns (18.854%)  route 4.777ns (81.146%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.746    10.960    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.434    14.775    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  music_inst/cd/counter_reg[16]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X30Y58         FDRE (Setup_fdre_C_R)       -0.524    14.489    music_inst/cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.110ns (18.857%)  route 4.776ns (81.143%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.745    10.959    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.433    14.774    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[17]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    14.488    music_inst/cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.110ns (18.857%)  route 4.776ns (81.143%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.745    10.959    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.433    14.774    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[18]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    14.488    music_inst/cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.110ns (18.857%)  route 4.776ns (81.143%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.745    10.959    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.433    14.774    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[19]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    14.488    music_inst/cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 1.110ns (18.851%)  route 4.778ns (81.149%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.747    10.961    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y55         FDRE                                         r  music_inst/cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.435    14.776    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  music_inst/cd/counter_reg[1]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y55         FDRE (Setup_fdre_C_R)       -0.524    14.490    music_inst/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.110ns (18.857%)  route 4.776ns (81.143%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.745    10.959    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.433    14.774    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  music_inst/cd/counter_reg[20]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y59         FDRE (Setup_fdre_C_R)       -0.524    14.488    music_inst/cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.110ns (18.857%)  route 4.776ns (81.143%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.552     5.073    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  music_inst/cd/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  music_inst/cd/counter_reg[9]/Q
                         net (fo=2, routed)           0.646     6.237    music_inst/cd/counter[9]
    SLICE_X31Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.361 f  music_inst/cd/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.340     6.701    music_inst/cd/counter[0]_i_7__0_n_1
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.825 f  music_inst/cd/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.543     7.368    music_inst/cd/counter[0]_i_5__0_n_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.492 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.545     8.037    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X31Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  music_inst/cd/n_0_14931_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.956     9.118    n_0_14931_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.214 r  n_0_14931_BUFG_inst/O
                         net (fo=35, routed)          1.745    10.959    music_inst/cd/n_0_14931_BUFG
    SLICE_X30Y60         FDRE                                         r  music_inst/cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.433    14.774    music_inst/cd/clk_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  music_inst/cd/counter_reg[21]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y60         FDRE (Setup_fdre_C_R)       -0.524    14.488    music_inst/cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  3.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.884%)  route 0.096ns (34.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.593     1.476    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.096     1.714    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.759    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X2Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.863     1.991    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121     1.610    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.593     1.476    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.098     1.716    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X2Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.863     1.991    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121     1.610    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.593     1.476    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.072     1.712    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.863     1.991    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.092     1.581    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.593     1.476    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.073     1.713    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X3Y96          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.863     1.991    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y96          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.091     1.580    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y89          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.110     1.725    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.049     1.774 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_1_in[5]
    SLICE_X1Y89          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.989    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y89          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.107     1.594    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y89          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.132     1.747    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X1Y88          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.989    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y88          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.066     1.556    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.591     1.474    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X2Y88          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  keypress_controller_inst/key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.120     1.759    keypress_controller_inst/key_de/valid
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  keypress_controller_inst/key_de/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    keypress_controller_inst/key_de/state__1[1]
    SLICE_X2Y87          FDCE                                         r  keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.859     1.987    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     1.609    keypress_controller_inst/key_de/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.560     1.443    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X15Y63         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  keypress_controller_inst/key_de/key_down_reg[47]/Q
                         net (fo=2, routed)           0.121     1.705    keypress_controller_inst/key_de/key_down[47]
    SLICE_X15Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  keypress_controller_inst/key_de/key_down[47]_i_1/O
                         net (fo=1, routed)           0.000     1.750    keypress_controller_inst/key_de/p_0_in[47]
    SLICE_X15Y63         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.828     1.956    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X15Y63         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[47]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X15Y63         FDCE (Hold_fdce_C_D)         0.092     1.535    keypress_controller_inst/key_de/key_down_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.726%)  route 0.136ns (42.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.589     1.472    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X1Y85          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           0.136     1.749    keypress_controller_inst/key_de/key_in[3]
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  keypress_controller_inst/key_de/key[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    keypress_controller_inst/key_de/key0_in[3]
    SLICE_X3Y85          FDCE                                         r  keypress_controller_inst/key_de/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.858     1.986    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  keypress_controller_inst/key_de/key_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.091     1.578    keypress_controller_inst/key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[230]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.592     1.475    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  keypress_controller_inst/key_de/key_down_reg[230]/Q
                         net (fo=2, routed)           0.123     1.739    keypress_controller_inst/key_de/key_down[230]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  keypress_controller_inst/key_de/key_down[230]_i_1/O
                         net (fo=1, routed)           0.000     1.784    keypress_controller_inst/key_de/p_0_in[230]
    SLICE_X1Y59          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.862     1.990    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[230]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.092     1.567    keypress_controller_inst/key_de/key_down_reg[230]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   divs/div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   divs/div_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   divs/div_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   divs/div_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   divs/div_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   divs/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   divs/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   divs/div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   divs/div_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   divs/div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   divs/div_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   divs/div_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   divs/div_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   divs/div_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   divs/div_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C



