Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot project_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "project_tb_time_synth.sdf", for root module "project_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "project_tb_time_synth.sdf", for root module "project_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.CounterAdd
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.CounterK
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.FlipFlopT
Compiling module xil_defaultlib.FlipFlopT_0
Compiling module xil_defaultlib.FlipFlopT_1
Compiling module xil_defaultlib.FlipFlopT_2
Compiling module xil_defaultlib.FlipFlopT_3
Compiling module xil_defaultlib.CredibilityT
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.LVR
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.project_reti_logiche
Compiling architecture project_tb_arch of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_time_synth
