# Reading D:/ece385/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ece385/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:58:58 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:58:59 on Nov 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:58:59 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:58:59 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:58:59 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:58:59 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:00 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:59:00 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:00 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/MUX.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# 
# Top level modules:
# 	mux2to1
# 	mux4to1
# 	mux8to1
# End time: 16:59:00 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:00 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:59:00 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:00 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module register
# 
# Top level modules:
# 	reg_file
# End time: 16:59:00 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/BEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:00 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/BEN.sv 
# -- Compiling module NZP_LOGIC
# -- Compiling module BEN_LOGIC
# 
# Top level modules:
# 	NZP_LOGIC
# 	BEN_LOGIC
# End time: 16:59:00 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:00 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync1
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# -- Compiling module sync_r16
# 
# Top level modules:
# 	sync
# 	sync1
# 	sync_r0
# 	sync_r1
# 	sync_r16
# End time: 16:59:00 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:01 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:59:01 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:01 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:59:01 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:01 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:59:01 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2 {D:/ece385/lab/lab6/ECE385LAB6WEEK2/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:01 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab6/ECE385LAB6WEEK2" D:/ece385/lab/lab6/ECE385LAB6WEEK2/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 16:59:01 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 16:59:01 on Nov 02,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.mux4to1
# Loading work.mux2to1
# Loading work.reg_file
# Loading work.register
# Loading work.mux8to1
# Loading work.ALU
# Loading work.NZP_LOGIC
# Loading work.BEN_LOGIC
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.sync_r1
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync_r16
# ** Warning: (vsim-3017) D:/ece385/lab/lab6/ECE385LAB6WEEK2/slc3.sv(200): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/sy5 File: D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv
# ** Warning: (vsim-3722) D:/ece385/lab/lab6/ECE385LAB6WEEK2/slc3.sv(200): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3017) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(29): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/sy1 File: D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv
# ** Warning: (vsim-3722) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(29): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3017) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(30): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/sy2 File: D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv
# ** Warning: (vsim-3722) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(30): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3017) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(31): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/sy3 File: D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv
# ** Warning: (vsim-3722) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(31): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3017) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(32): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/sy4 File: D:/ece385/lab/lab6/ECE385LAB6WEEK2/Synchronizers.sv
# ** Warning: (vsim-3722) D:/ece385/lab/lab6/ECE385LAB6WEEK2/lab6_toplevel.sv(32): [TFMPC] - Missing connection for port 'Reset'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 280 us
# End time: 17:03:41 on Nov 02,2020, Elapsed time: 0:04:40
# Errors: 0, Warnings: 10
