INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
