$comment
	File created using the following command:
		vcd file contador_divfreq.msim.vcd -direction
$end
$date
<<<<<<< HEAD
	Tue Apr 10 13:13:42 2018
=======
	Tue Apr 10 02:07:57 2018
>>>>>>> c9d39e56ec6b5776ff24e7033595ff2e732add2a
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module contador_divfreq_vlg_vec_tst $end
$var reg 1 ! cin $end
$var reg 1 " clock_fpga $end
$var wire 1 # cout $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$scope module i1 $end
<<<<<<< HEAD
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - clock_fpga~input_o $end
$var wire 1 . clock_fpga~inputclkctrl_outclk $end
$var wire 1 / cout~output_o $end
$var wire 1 0 q[0]~output_o $end
$var wire 1 1 q[1]~output_o $end
$var wire 1 2 q[2]~output_o $end
$var wire 1 3 cin~input_o $end
$var wire 1 4 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 5 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 6 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 7 b2v_inst|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 8 b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 9 b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 : b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
=======
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . cout~output_o $end
$var wire 1 / q[0]~output_o $end
$var wire 1 0 q[1]~output_o $end
$var wire 1 1 q[2]~output_o $end
$var wire 1 2 clock_fpga~input_o $end
$var wire 1 3 clock_fpga~inputclkctrl_outclk $end
$var wire 1 4 cin~input_o $end
$var wire 1 5 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 6 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 7 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 8 b2v_inst|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 9 b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 : b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 ; b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
>>>>>>> c9d39e56ec6b5776ff24e7033595ff2e732add2a
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
x"
0#
0&
0%
0$
0'
1(
x)
1*
1+
1,
x-
x.
0/
00
01
02
<<<<<<< HEAD
13
04
05
16
07
0:
09
08
$end
#990000
0!
03
06
=======
03
14
05
16
07
08
0;
0:
09
$end
#10000
1"
12
13
0'
1;
17
06
1/
1&
#20000
0"
02
03
1'
#30000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#40000
0"
02
03
1'
#50000
1"
12
13
0'
1;
07
06
15
1/
1&
#60000
0"
02
03
1'
#70000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#80000
0"
02
03
1'
#90000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#100000
0"
02
03
1'
#110000
1"
12
13
0'
1;
17
06
1/
1&
#120000
0"
02
03
1'
#130000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#140000
0"
02
03
1'
#150000
1"
12
13
0'
1;
07
06
15
1/
1&
#160000
0"
02
03
1'
#170000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#180000
0"
02
03
1'
#190000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#200000
0"
02
03
1'
#210000
1"
12
13
0'
1;
17
06
1/
1&
#220000
0"
02
03
1'
#230000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#240000
0"
02
03
1'
#250000
1"
12
13
0'
1;
07
06
15
1/
1&
#260000
0"
02
03
1'
#270000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#280000
0"
02
03
1'
#290000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#300000
0"
02
03
1'
#310000
1"
12
13
0'
1;
17
06
1/
1&
#320000
0"
02
03
1'
#330000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#340000
0"
02
03
1'
#350000
1"
12
13
0'
1;
07
06
15
1/
1&
#360000
0"
02
03
1'
#370000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#380000
0"
02
03
1'
#390000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#400000
0"
02
03
1'
#410000
1"
12
13
0'
1;
17
06
1/
1&
#420000
0"
02
03
1'
#430000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#440000
0"
02
03
1'
#450000
1"
12
13
0'
1;
07
06
15
1/
1&
#460000
0"
02
03
1'
#470000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#480000
0"
02
03
1'
#490000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#500000
0"
02
03
1'
#510000
1"
12
13
0'
1;
17
06
1/
1&
#520000
0"
02
03
1'
#530000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#540000
0"
02
03
1'
#550000
1"
12
13
0'
1;
07
06
15
1/
1&
#560000
0"
02
03
1'
#570000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#580000
0"
02
03
1'
#590000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#600000
0"
02
03
1'
#610000
1"
12
13
0'
1;
17
06
1/
1&
#620000
0"
02
03
1'
#630000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#640000
0"
02
03
1'
#650000
1"
12
13
0'
1;
07
06
15
1/
1&
#660000
0"
02
03
1'
#670000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#680000
0"
02
03
1'
#690000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#700000
0"
02
03
1'
#710000
1"
12
13
0'
1;
17
06
1/
1&
#720000
0"
02
03
1'
#730000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#740000
0"
02
03
1'
#750000
1"
12
13
0'
1;
07
06
15
1/
1&
#760000
0"
02
03
1'
#770000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#780000
0"
02
03
1'
#790000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#800000
0"
02
03
1'
#810000
1"
12
13
0'
1;
17
06
1/
1&
#820000
0"
02
03
1'
#830000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#840000
0"
02
03
1'
#850000
1"
12
13
0'
1;
07
06
15
1/
1&
#860000
0"
02
03
1'
#870000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#880000
0"
02
03
1'
#890000
1"
12
13
0'
09
16
01
0$
08
0.
0#
#900000
0"
02
03
1'
#910000
1"
12
13
0'
1;
17
06
1/
1&
#920000
0"
02
03
1'
#930000
1"
12
13
0'
1:
0;
16
10
0/
1%
0&
#940000
0"
02
03
1'
#950000
1"
12
13
0'
1;
07
06
15
1/
1&
#960000
0"
02
03
1'
#970000
1"
12
13
0'
0:
0;
19
05
00
0/
11
0%
0&
1$
18
1.
1#
#980000
0"
02
03
1'
#990000
1"
12
13
0'
09
16
01
0$
08
0.
0#
>>>>>>> c9d39e56ec6b5776ff24e7033595ff2e732add2a
#1000000
