==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:37 . Memory (MB): peak = 185.703 ; gain = 94.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:37 . Memory (MB): peak = 185.703 ; gain = 94.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:02:54 . Memory (MB): peak = 412.344 ; gain = 320.773
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:02:55 . Memory (MB): peak = 412.344 ; gain = 320.773
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:03:02 . Memory (MB): peak = 412.344 ; gain = 320.773
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:03:18 . Memory (MB): peak = 412.344 ; gain = 320.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 201.977 seconds; current allocated memory: 233.394 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.226 seconds; current allocated memory: 242.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Ctrl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 9.104 seconds; current allocated memory: 256.107 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:07 ; elapsed = 00:04:23 . Memory (MB): peak = 412.344 ; gain = 320.773
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 263.512 seconds; peak allocated memory: 256.107 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 186.238 ; gain = 94.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:28 . Memory (MB): peak = 186.238 ; gain = 94.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:02:47 . Memory (MB): peak = 411.672 ; gain = 320.148
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:02:48 . Memory (MB): peak = 411.672 ; gain = 320.148
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:02:54 . Memory (MB): peak = 411.672 ; gain = 320.148
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:03:10 . Memory (MB): peak = 411.672 ; gain = 320.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 193.564 seconds; current allocated memory: 233.379 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.828 seconds; current allocated memory: 241.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Ctrl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 9.674 seconds; current allocated memory: 255.964 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:04:15 . Memory (MB): peak = 411.672 ; gain = 320.148
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 254.951 seconds; peak allocated memory: 255.964 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:45 . Memory (MB): peak = 186.492 ; gain = 94.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:45 . Memory (MB): peak = 186.492 ; gain = 94.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:03:00 . Memory (MB): peak = 411.719 ; gain = 320.129
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:03:01 . Memory (MB): peak = 411.719 ; gain = 320.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:03:08 . Memory (MB): peak = 411.719 ; gain = 320.129
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:03:25 . Memory (MB): peak = 411.719 ; gain = 320.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 208.506 seconds; current allocated memory: 233.670 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.335 seconds; current allocated memory: 242.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Ctrl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 12.855 seconds; current allocated memory: 256.232 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:07 ; elapsed = 00:04:37 . Memory (MB): peak = 411.719 ; gain = 320.129
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 277.94 seconds; peak allocated memory: 256.232 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:41 . Memory (MB): peak = 186.613 ; gain = 96.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:41 . Memory (MB): peak = 186.613 ; gain = 96.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:02:57 . Memory (MB): peak = 411.926 ; gain = 321.629
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:02:59 . Memory (MB): peak = 411.926 ; gain = 321.629
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:03:05 . Memory (MB): peak = 411.926 ; gain = 321.629
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:03:22 . Memory (MB): peak = 411.926 ; gain = 321.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 205.283 seconds; current allocated memory: 233.409 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.081 seconds; current allocated memory: 241.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Ctrl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 8.226 seconds; current allocated memory: 256.026 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:20 ; elapsed = 00:04:46 . Memory (MB): peak = 411.926 ; gain = 321.629
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 286.505 seconds; peak allocated memory: 256.026 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 186.102 ; gain = 94.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 186.102 ; gain = 94.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:02:25 . Memory (MB): peak = 411.832 ; gain = 320.258
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:02:26 . Memory (MB): peak = 411.832 ; gain = 320.258
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:02:34 . Memory (MB): peak = 411.832 ; gain = 320.258
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:02:49 . Memory (MB): peak = 411.832 ; gain = 320.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_V_load_3', function.cpp:15->lenet.cpp:47) on array 'in_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_6_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_6', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 171.936 seconds; current allocated memory: 233.406 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.867 seconds; current allocated memory: 242.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Ctrl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 8.044 seconds; current allocated memory: 256.102 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:50 ; elapsed = 00:03:42 . Memory (MB): peak = 411.832 ; gain = 320.258
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 221.68 seconds; peak allocated memory: 256.102 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 186.590 ; gain = 95.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 186.590 ; gain = 95.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:02:41 . Memory (MB): peak = 411.223 ; gain = 319.652
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:02:42 . Memory (MB): peak = 411.223 ; gain = 319.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:02:47 . Memory (MB): peak = 411.223 ; gain = 319.652
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:25 ; elapsed = 00:03:02 . Memory (MB): peak = 411.223 ; gain = 319.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 185.905 seconds; current allocated memory: 233.409 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.004 seconds; current allocated memory: 241.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Ctrl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 7.537 seconds; current allocated memory: 256.026 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:50 ; elapsed = 00:04:00 . Memory (MB): peak = 411.223 ; gain = 319.652
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 239.743 seconds; peak allocated memory: 256.026 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 187.023 ; gain = 95.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 187.023 ; gain = 95.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:02:50 . Memory (MB): peak = 411.926 ; gain = 320.336
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:02:51 . Memory (MB): peak = 411.926 ; gain = 320.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:02:56 . Memory (MB): peak = 411.926 ; gain = 320.336
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:03:11 . Memory (MB): peak = 411.926 ; gain = 320.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 197.798 seconds; current allocated memory: 233.717 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.731 seconds; current allocated memory: 242.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Crtl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 8.212 seconds; current allocated memory: 256.272 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:00 ; elapsed = 00:04:14 . Memory (MB): peak = 411.926 ; gain = 320.336
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 254.364 seconds; peak allocated memory: 256.272 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
ERROR: [HLS 200-70] pragma 'INTERFACE bram mode=read_only port=&in' has unknown option 'mode'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE bram mode=read_only port=&in' is not a valid pragma.
ERROR: [HLS 200-70] pragma 'INTERFACE bram mode=read_only port=&Cout' has unknown option 'mode'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE bram mode=read_only port=&Cout' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 186.293 ; gain = 94.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:59 . Memory (MB): peak = 186.293 ; gain = 94.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:35 ; elapsed = 00:03:39 . Memory (MB): peak = 411.949 ; gain = 320.383
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:36 ; elapsed = 00:03:41 . Memory (MB): peak = 411.949 ; gain = 320.383
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:03:50 . Memory (MB): peak = 411.949 ; gain = 320.383
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:04:09 . Memory (MB): peak = 411.949 ; gain = 320.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_V_load_3', function.cpp:15->lenet.cpp:47) on array 'in_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_6_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_6', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 253.803 seconds; current allocated memory: 233.427 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.141 seconds; current allocated memory: 242.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Crtl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 10.719 seconds; current allocated memory: 256.149 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:37 ; elapsed = 00:05:18 . Memory (MB): peak = 411.949 ; gain = 320.383
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 318.401 seconds; peak allocated memory: 256.149 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:53 . Memory (MB): peak = 186.371 ; gain = 94.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:53 . Memory (MB): peak = 186.371 ; gain = 94.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:35 ; elapsed = 00:03:36 . Memory (MB): peak = 411.902 ; gain = 320.270
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:36 ; elapsed = 00:03:38 . Memory (MB): peak = 411.902 ; gain = 320.270
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:03:45 . Memory (MB): peak = 411.902 ; gain = 320.270
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'out' (function.cpp:241:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:01 ; elapsed = 00:04:03 . Memory (MB): peak = 411.902 ; gain = 320.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-107] Renaming port name 'lenet/in' to 'lenet/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lenet/out' to 'lenet/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (function.cpp:15->lenet.cpp:47) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_6_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_6', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 247.023 seconds; current allocated memory: 233.842 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.163 seconds; current allocated memory: 243.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V' and 'Cout' to AXI-Lite port Crtl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 12.266 seconds; current allocated memory: 258.057 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:36 ; elapsed = 00:05:14 . Memory (MB): peak = 411.902 ; gain = 320.270
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 313.65 seconds; peak allocated memory: 258.057 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:07 . Memory (MB): peak = 185.957 ; gain = 94.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:07 . Memory (MB): peak = 185.957 ; gain = 94.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:30 ; elapsed = 00:03:42 . Memory (MB): peak = 411.660 ; gain = 320.113
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:241: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:31 ; elapsed = 00:03:44 . Memory (MB): peak = 411.660 ; gain = 320.113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:10) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:72) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:91) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (function.cpp:134) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7.1' (function.cpp:136) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:145) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:157) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:160) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (function.cpp:11) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (function.cpp:13) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (function.cpp:73) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:76) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:78) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (function.cpp:92) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:95) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (function.cpp:134) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (function.cpp:136) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:147) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:157) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:160) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:241:17) to (function.cpp:239:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:03:51 . Memory (MB): peak = 411.660 ; gain = 320.113
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:8:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (function.cpp:5:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1.1' (function.cpp:69:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (function.cpp:67:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (function.cpp:65:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:88:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:143:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7.1' (function.cpp:140:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (function.cpp:138:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:04:08 . Memory (MB): peak = 411.660 ; gain = 320.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:15->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln15', function.cpp:15->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:15->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln79', function.cpp:79->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:79->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:79->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:79->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:96->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:148->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 251.651 seconds; current allocated memory: 233.425 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 29 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.153 seconds; current allocated memory: 242.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/in_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Crtl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/in_V_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 9.394 seconds; current allocated memory: 256.042 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:29 ; elapsed = 00:05:25 . Memory (MB): peak = 411.660 ; gain = 320.113
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 325.574 seconds; peak allocated memory: 256.042 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 185.961 ; gain = 94.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 185.961 ; gain = 94.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:02:48 . Memory (MB): peak = 411.762 ; gain = 320.227
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:251: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:02:49 . Memory (MB): peak = 411.762 ; gain = 320.227
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:20) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:82) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:101) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:144) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8.1' (function.cpp:146) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:155) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-9' (function.cpp:167) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:170) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (function.cpp:21) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (function.cpp:23) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1.1' (function.cpp:83) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:86) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:88) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (function.cpp:102) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:105) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:144) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (function.cpp:146) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:157) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (function.cpp:167) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:170) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:251:17) to (function.cpp:249:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:02:54 . Memory (MB): peak = 411.762 ; gain = 320.227
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:18:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (function.cpp:15:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1.1' (function.cpp:79:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1' (function.cpp:77:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:75:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (function.cpp:98:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:153:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-8.1' (function.cpp:150:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-8' (function.cpp:148:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:35 ; elapsed = 00:03:10 . Memory (MB): peak = 411.762 ; gain = 320.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:25->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:25->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:89->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:89->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 194.026 seconds; current allocated memory: 234.541 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 31 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.273 seconds; current allocated memory: 243.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/input_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Crtl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/input_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/input_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 9.202 seconds; current allocated memory: 257.360 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_in_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:06 ; elapsed = 00:04:13 . Memory (MB): peak = 411.762 ; gain = 320.227
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 253.433 seconds; peak allocated memory: 257.360 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 186.711 ; gain = 95.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 186.711 ; gain = 95.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'conv1' into 'lenet' (lenet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pool1' into 'lenet' (lenet.cpp:48).
INFO: [XFORM 203-603] Inlining function 'conv2' into 'lenet' (lenet.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pool2' into 'lenet' (lenet.cpp:50).
INFO: [XFORM 203-603] Inlining function 'conv3' into 'lenet' (lenet.cpp:51).
INFO: [XFORM 203-603] Inlining function 'reshape' into 'lenet' (lenet.cpp:52).
INFO: [XFORM 203-603] Inlining function 'fc1' into 'lenet' (lenet.cpp:53).
INFO: [XFORM 203-603] Inlining function 'fc2' into 'lenet' (lenet.cpp:54).
INFO: [XFORM 203-603] Inlining function 'softmax' into 'lenet' (lenet.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:02:38 . Memory (MB): peak = 413.461 ; gain = 321.914
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] function.cpp:251: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:02:39 . Memory (MB): peak = 413.461 ; gain = 321.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv1_w1' (function.cpp:20) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_w3' (function.cpp:82) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv2_b' (function.cpp:101) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (function.cpp:144) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8.1' (function.cpp:146) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv3_w1' (function.cpp:155) in function 'lenet' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-9' (function.cpp:167) in function 'lenet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:170) in function 'lenet' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (function.cpp:21) in function 'lenet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1.1' (function.cpp:23) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1.1' (function.cpp:83) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_w1' (function.cpp:86) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'conv2_w2' (function.cpp:88) in function 'lenet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (function.cpp:102) in function 'lenet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv2_b1' (function.cpp:105) in function 'lenet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (function.cpp:144) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (function.cpp:146) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_w2' (function.cpp:157) in function 'lenet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (function.cpp:167) in function 'lenet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:170) in function 'lenet' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'K3_W.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'K2_W.V.15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'K1_W.V'  in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'K1_W.V.5' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:11:4) to (function.cpp:9:27) in function 'lenet'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:251:17) to (function.cpp:249:26) in function 'lenet'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:02:43 . Memory (MB): peak = 413.461 ; gain = 321.914
INFO: [XFORM 203-541] Flattening a loop nest 'conv1_w' (function.cpp:18:4) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (function.cpp:15:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1.1' (function.cpp:79:18) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5.1' (function.cpp:77:17) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (function.cpp:75:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (function.cpp:98:16) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv3_w' (function.cpp:153:7) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-8.1' (function.cpp:150:19) in function 'lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-8' (function.cpp:148:18) in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:02:58 . Memory (MB): peak = 413.461 ; gain = 321.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-107] Renaming port name 'lenet/input' to 'lenet/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv1_w_conv1_w1'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:25->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_conv1_w_conv1_w1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C1_out_V_addr_1_write_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' and 'load' operation ('C1_out_V_load', function.cpp:25->lenet.cpp:47) on array 'C1_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C1_out_V_addr_1_write_ln25', function.cpp:25->lenet.cpp:47) of variable 'trunc_ln708_s', function.cpp:25->lenet.cpp:47 on array 'C1_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C1_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'L_L_conv2_w3'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:89->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-68] The II Violation in module 'lenet' (Loop: L_L_conv2_w3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C2_out_V_addr_13_write_ln89', function.cpp:89->lenet.cpp:49) of variable 'trunc_ln708_8', function.cpp:89->lenet.cpp:49 on array 'C2_out_V' and 'load' operation ('C2_out_V_load_12', function.cpp:89->lenet.cpp:49) on array 'C2_out_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_18', function.cpp:89->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'L_conv2_b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C2_out_V_load_2', function.cpp:106->lenet.cpp:49) on array 'C2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'L_conv3_w_conv3_w1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('P2_out_V_load_2', function.cpp:158->lenet.cpp:51) on array 'P2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'P2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 181.76 seconds; current allocated memory: 239.766 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 31 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.022 seconds; current allocated memory: 248.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Crtl.
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fpext_32ns_64_2_1' to 'lenet_fpext_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fpext_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
INFO: [HLS 200-111]  Elapsed time: 7.703 seconds; current allocated memory: 263.093 MB.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_0_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_1_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_2_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_3_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_4_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_5_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_6_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_7_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_8_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_9_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_10_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_11_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_12_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_13_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_14_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K2_W_V_15_5_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_W_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_K3_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC1_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_W_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lenet_FC2_B_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_in_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:48 ; elapsed = 00:03:53 . Memory (MB): peak = 413.461 ; gain = 321.914
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
INFO: [HLS 200-112] Total elapsed time: 233.371 seconds; peak allocated memory: 263.093 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
