$date
	Thu Sep 15 09:37:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var wire 1 # Sum1 $end
$var wire 1 $ Sum $end
$var wire 1 % Cout1 $end
$var wire 1 & Cout $end
$var reg 1 ' CIn $end
$var reg 1 ( Cin $end
$var reg 1 ) x $end
$var reg 1 * x1 $end
$var reg 1 + x2 $end
$var reg 1 , y $end
$var reg 1 - y1 $end
$var reg 1 . y2 $end
$scope module dfa $end
$var wire 1 ' CIn $end
$var wire 1 % Cout1 $end
$var wire 1 + x2 $end
$var wire 1 . y2 $end
$var wire 1 / s1 $end
$var wire 1 0 c2 $end
$var wire 1 1 c1 $end
$var wire 1 # Sum1 $end
$scope module stage0 $end
$var wire 1 1 cout $end
$var wire 1 / sum $end
$var wire 1 + x $end
$var wire 1 . y $end
$upscope $end
$scope module stage1 $end
$var wire 1 0 cout $end
$var wire 1 # sum $end
$var wire 1 / x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$scope module fa $end
$var wire 1 ( Cin $end
$var wire 1 & Cout $end
$var wire 1 $ Sum $end
$var wire 1 * x1 $end
$var wire 1 - y1 $end
$upscope $end
$scope module ha $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 ) x $end
$var wire 1 , y $end
$upscope $end
$upscope $end
$scope module qb_tb $end
$scope module dfa $end
$scope module stage0 $end
$upscope $end
$scope module stage1 $end
$upscope $end
$upscope $end
$scope module fa $end
$upscope $end
$scope module ha $end
$upscope $end
$upscope $end
$scope module qb_tb $end
$scope module dfa $end
$scope module stage0 $end
$upscope $end
$scope module stage1 $end
$upscope $end
$upscope $end
$scope module fa $end
$upscope $end
$scope module ha $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1#
1$
1!
1'
1(
1,
#40
1/
0'
1.
0(
1-
0,
1)
#60
1%
1&
0#
10
0$
0!
1"
1'
1(
1,
#80
0%
0&
1#
00
1$
0'
0.
1+
0(
0-
1*
#100
1&
1%
0#
10
0$
1'
1(
#120
00
0/
11
0'
1.
0(
1-
#140
1#
1$
1'
1(
#160
