// Seed: 54069586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  wire  id_1,
    output logic id_2,
    input  wand  id_3,
    input  logic id_4
);
  always @(posedge 1) begin : LABEL_0
    id_2 <= id_4;
  end
  assign id_2 = id_4;
  wire id_6;
  wire id_7;
  wire id_8 = id_6;
  assign id_7 = module_1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7
  );
endmodule
