# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../lab_2.srcs/sources_1/new/Half_Adder_Behavioral.sv"
sv xil_defaultlib  "../../../lab_2.srcs/sources_1/new/Full_Adder_Structural.sv"
sv xil_defaultlib  "../../../lab_2.srcs/sources_1/new/Two_Bit_Adder_Structural.sv"
sv xil_defaultlib  "../../../lab_2.srcs/sim_1/new/Two_Bit_Adder_Structural_tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
