// Seed: 800952737
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3,
    output wire id_4,
    output wand id_5,
    output wor id_6,
    input supply1 id_7,
    output wire id_8,
    output supply0 id_9
    , id_17,
    input supply0 id_10,
    output tri0 id_11,
    input wire module_0,
    input tri0 id_13,
    input tri id_14,
    input supply0 id_15
);
  assign id_1 = id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd89,
    parameter id_12 = 32'd9,
    parameter id_4  = 32'd31
) (
    output supply1 id_0,
    input wire id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply1 _id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input uwire _id_11,
    output tri _id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    input uwire id_16,
    input wand id_17
);
  assign id_8 = -1 < -1;
  logic [id_12  >  id_11  -  1 : 1] id_19;
  ;
  wire id_20;
  assign id_19[id_4] = id_16;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_5,
      id_3,
      id_3,
      id_8,
      id_14,
      id_8,
      id_3,
      id_9,
      id_8,
      id_10,
      id_14,
      id_1,
      id_14
  );
  assign modCall_1.id_12 = 0;
endmodule
