<!doctype html><html class="not-ready text-sm lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>SPRAM on iCE40 FPGA - Project F</title><meta name=theme-color><meta name=description content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.
In this quick how to, we learn how to use SPRAM with Yosys and contrast it with Block RAM. If you want to learn more about other FPGA memory, see FPGA Memory Types."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.110.0"><script src=https://badgers.projectf.io/script.js data-site=EVCGKVDN defer></script><meta property="og:title" content="SPRAM on iCE40 FPGA"><meta property="og:description" content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.
In this quick how to, we learn how to use SPRAM with Yosys and contrast it with Block RAM. If you want to learn more about other FPGA memory, see FPGA Memory Types."><meta property="og:type" content="article"><meta property="og:url" content="https://projectf.io/posts/spram-ice40-fpga/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-07-30T00:00:00+00:00"><meta property="article:modified_time" content="2021-09-20T00:00:00+00:00"><meta itemprop=name content="SPRAM on iCE40 FPGA"><meta itemprop=description content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.
In this quick how to, we learn how to use SPRAM with Yosys and contrast it with Block RAM. If you want to learn more about other FPGA memory, see FPGA Memory Types."><meta itemprop=datePublished content="2021-07-30T00:00:00+00:00"><meta itemprop=dateModified content="2021-09-20T00:00:00+00:00"><meta itemprop=wordCount content="728"><meta itemprop=keywords content="ice40,memory,"><meta name=twitter:card content="summary"><meta name=twitter:title content="SPRAM on iCE40 FPGA"><meta name=twitter:description content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.
In this quick how to, we learn how to use SPRAM with Yosys and contrast it with Block RAM. If you want to learn more about other FPGA memory, see FPGA Memory Types."></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[5rem] max-w-3xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-0.5 text-3xl font-bold" href=https://projectf.io/>Project F</a>
<a class="btn-dark ml-6 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]"></a></div><a class="btn-menu relative z-50 -mr-8 flex h-[5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden"></a>
<script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg=`"#fff"`.replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:mt-0 lg:ml-12 lg:items-center lg:space-x-6"><a class="h-8 w-8 [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me></a>
<a class="h-8 w-8 [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me></a>
<a class="h-8 w-8 [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank></a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-10rem)] max-w-3xl px-8 pt-20 pb-1 dark:prose-invert"><article><header class=mb-1><h1 class="!my-0 pb-2.5">SPRAM on iCE40 FPGA</h1><div class="text-sm opacity-60">Published
<time>30 Jul 2021</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>20 Sep 2021</time></span></div></header><section><p>The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as <strong>SPRAM</strong>. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.</p><p>In this quick <a href=/tutorials/#how-to>how to</a>, we learn how to use SPRAM with Yosys and contrast it with Block RAM. If you want to learn more about other FPGA memory, see <a href=/posts/fpga-memory-types/>FPGA Memory Types</a>.</p><p><em>Get in touch with <a href=https://mastodon.social/@WillFlux>@WillFlux</a> or join me on <a href=https://github.com/projf/projf-explore/discussions>GitHub Discussions</a> and <a href=https://discord.gg/cf869yDbXf>1BitSquared Discord</a>.</em></p><blockquote><p><strong>Sponsor My Work</strong><br>If you like what I do, consider <a href=https://github.com/sponsors/WillGreen>sponsoring me</a> on GitHub.<br>I love FPGAs and want to help more people discover and use them in their projects.<br>My hardware designs are open source, and my blog is advert free.</p></blockquote><h2 id=specification>Specification</h2><p>iCE40 UltraPlus FPGAs include four 256 Kb SPRAM blocks organized as 16K x 16-bit (16,384 locations of 16 bits each). You can combine these blocks to create wider or deeper memories. For example, you can create a 32-bit memory by combining two SPRAM blocks to form a 16K x 32-bit memory (64 KiB).</p><h2 id=using-spram>Using SPRAM</h2><p>SPRAM is easy to use, but you need to explicitly request SPRAM: Yosys won&rsquo;t infer it for you.<br>The SPRAM primitive is named <strong>SB_SPRAM256KA</strong>.</p><p>See the <a href=#compared-with-block-ram>comparison with Block RAM</a> for more details on which memory is best for your design.</p><h3 id=example-verilog-module>Example Verilog Module</h3><p>Here&rsquo;s a simple Verilog wrapper around a single 256 Kb SPRAM block that works with Yosys:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> spram #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> WIDTH<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>,     <span style=color:#75715e>// fixed data width: 16-bits
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> DEPTH<span style=color:#f92672>=</span><span style=color:#ae81ff>16384</span>,  <span style=color:#75715e>// fixed depth: 16K 
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> ADDRW<span style=color:#f92672>=</span>$clog2(DEPTH)
</span></span><span style=display:flex><span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] we,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span>     <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_out
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    SB_SPRAM256KA spram_inst (
</span></span><span style=display:flex><span>        .ADDRESS(addr),
</span></span><span style=display:flex><span>        .DATAIN(data_in),
</span></span><span style=display:flex><span>        .MASKWREN(we),
</span></span><span style=display:flex><span>        .WREN(<span style=color:#f92672>|</span>we),
</span></span><span style=display:flex><span>        .CHIPSELECT(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>),
</span></span><span style=display:flex><span>        .CLOCK(clk),
</span></span><span style=display:flex><span>        .STANDBY(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>),
</span></span><span style=display:flex><span>        .SLEEP(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>),
</span></span><span style=display:flex><span>        .POWEROFF(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>),
</span></span><span style=display:flex><span>        .DATAOUT(data_out)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>This example uses a 4-bit write enable signal, <code>we</code>, to select individual nibbles for write. If any of the bits of <code>we</code> are set, then <code>WREN</code> is enabled for writing. All the ports are described in the next section.</p><h3 id=port-summary>Port Summary</h3><p>The SB_SPRAM256KA primitive has the following ports:</p><table><thead><tr><th>Port</th><th>Default</th><th>Description</th></tr></thead><tbody><tr><td>ADDRESS [13:0]</td><td><code>14'h0</code></td><td>Memory address</td></tr><tr><td>DATAIN [15:0]</td><td><code>16'h0</code></td><td>Value to write</td></tr><tr><td>MASKWREN [3:0]</td><td><code>4'b1111</code></td><td>Select nibbles for writing</td></tr><tr><td>WREN</td><td><code>1'b0</code></td><td>Write enable (active high)</td></tr><tr><td>CHIPSELECT</td><td><code>1'b0</code></td><td>Enable block (active high)</td></tr><tr><td>CLOCK</td><td><code>N/A</code></td><td>Clock for memory</td></tr><tr><td>STANDBY</td><td><code>1'b0</code></td><td>Light sleep (active high)</td></tr><tr><td>SLEEP</td><td><code>1'b0</code></td><td>Deep sleep (active high)</td></tr><tr><td>POWEROFF</td><td><code>1'b1</code></td><td>Turn off memory (active low)</td></tr><tr><td>DATAOUT [15:0]</td><td><code>N/A</code></td><td>Output value from memory read</td></tr></tbody></table><p>All ports are inputs apart from DATAOUT.<br>For details on the sleep and power pins see the <a href="https://www.latticesemi.com/view_document?document_id=51966">iCE40 SPRAM Usage Guide</a>.</p><h3 id=write-mask>Write Mask</h3><p>SPRAM has a fixed 16-bit data bus, but you can select individual nibbles (4 bits) for writing with <code>MASKWREN</code>. CPUs usually expect memory to be byte writeable; the write mask allows you to trivially support byte writes. 4-bit writes are more unusual but come in handy when working with SPI devices or 16 colour (4 bit) graphics.</p><p>For example, with <code>MASKWREN(4'b1100)</code>, the upper byte of <code>DATAIN</code> is written to memory.</p><h3 id=initializing-spram>Initializing SPRAM</h3><p>Unlike Block RAM, SPRAM cannot be initialized by device configuration, so you can&rsquo;t use <code>$readmemh</code>. SPRAM starts out with undefined values, which you need to explicitly initialize in logic if required.</p><h2 id=compared-with-block-ram>Compared with Block RAM</h2><p>The following comparison can help you decide between SPRAM and block RAM:</p><table><thead><tr><th>Feature</th><th>SPRAM</th><th>Block RAM (EBR)</th></tr></thead><tbody><tr><td>Ports</td><td>One (Shared by Read & Write)</td><td>Separate Read & Write or one R/W</td></tr><tr><td>Data Width</td><td>Fixed 16 bit (4-bit write mask)</td><td>2, 4, 8, or 16 bit</td></tr><tr><td>Block Size</td><td>256 Kb (32 KiB)</td><td>4 Kb (512 bytes)</td></tr><tr><td>Block Count</td><td>4</td><td>30 (UP5K) or 20 (UP3K)</td></tr><tr><td>Total Size</td><td>1024 Kb</td><td>120 Kb (UP5K) or 80 Kb (UP3K)</td></tr><tr><td>Init Values</td><td>No</td><td>Yes</td></tr></tbody></table><p>NB. There are two models of UltraPlus, UP3K and UP5K, but both include the full 1 Mb of SPRAM.</p><h2 id=project-ideas>Project Ideas</h2><p>If you&rsquo;re doing CPU development, try combining two SPRAM blocks to make a 32-bit wide, 64 KiB memory. I&rsquo;ll be adding examples of SPRAM as a framebuffer in future.</p><h2 id=ice40up-boards>iCE40UP Boards</h2><p>The following boards include the iCE40UP5K FPGA:</p><ul><li>1BitSquared <a href=https://docs.icebreaker-fpga.org/hardware/icebreaker/>iCEBreaker</a></li><li>1BitSquared <a href=https://docs.icebreaker-fpga.org/hardware/bitsy/>iCEBreaker Bitsy</a></li><li>Lattice <a href=https://www.latticesemi.com/Products/DevelopmentBoardsAndKits/iCE40UltraPlusBreakoutBoard>iCE40 UltraPlus Breakout Board</a></li></ul><h2 id=reference>Reference</h2><ul><li><a href="https://www.latticesemi.com/view_document?document_id=51968">iCE40 UltraPlus Family Data Sheet</a> (PDF)</li><li><a href="https://www.latticesemi.com/view_document?document_id=51966">iCE40 SPRAM Usage Guide</a> (PDF)</li></ul><p><em>Get in touch with <a href=https://mastodon.social/@WillFlux>@WillFlux</a> or join me on <a href=https://github.com/projf/projf-explore/discussions>GitHub Discussions</a> and <a href=https://discord.gg/cf869yDbXf>1BitSquared Discord</a>.</em></p></section><footer class="mt-12 flex flex-wrap"><a class="mr-1.5 mb-1.5 rounded-lg bg-black/[3%] px-5 py-2 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/ice40>ice40</a>
<a class="mr-1.5 mb-1.5 rounded-lg bg-black/[3%] px-5 py-2 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/memory>memory</a></footer><nav class="mt-24 flex rounded-lg bg-black/[3%] text-lg dark:bg-white/[8%]"><a class="flex w-1/2 items-center rounded-l-md p-6 pr-3 no-underline hover:bg-black/[2%]" href=https://projectf.io/posts/news-2021-07/><span class=mr-1.5>←</span><span>News: July 2021</span></a>
<a class="ml-auto flex w-1/2 items-center justify-end rounded-r-md p-6 pl-3 no-underline hover:bg-black/[2%]" href=https://projectf.io/posts/news-2021-06/><span>News: June 2021</span><span class=ml-1.5>→</span></a></nav></article></main><footer class="opaco mx-auto flex h-[5rem] max-w-3xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io>Project F</a>
&copy; 2023 Will Green.</div></footer></body></html>