

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Fri Aug 16 14:39:47 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 05/01/2024 GMT
    15                           ; 
    16                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATDbits	set	3980
    49   000000                     _TRISDbits	set	3989
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   000802                     __pcinit:
    55                           	callstack 0
    56   000802                     start_initialization:
    57                           	callstack 0
    58   000802                     __initialization:
    59                           	callstack 0
    60   000802                     end_of_initialization:
    61                           	callstack 0
    62   000802                     __end_of__initialization:
    63                           	callstack 0
    64   000802  0100               	movlb	0
    65   000804  EF04  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000000                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000000                     
    71                           ; 1 bytes @ 0x0
    72 ;;
    73 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    74 ;;
    75 ;; *************** function _main *****************
    76 ;; Defined at:
    77 ;;		line 11 in file "Lab4.c"
    78 ;; Parameters:    Size  Location     Type
    79 ;;		None
    80 ;; Auto vars:     Size  Location     Type
    81 ;;		None
    82 ;; Return value:  Size  Location     Type
    83 ;;                  1    wreg      void 
    84 ;; Registers used:
    85 ;;		None
    86 ;; Tracked objects:
    87 ;;		On entry : 0/0
    88 ;;		On exit  : 0/0
    89 ;;		Unchanged: 0/0
    90 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    91 ;;      Params:         0       0       0       0       0       0       0       0       0
    92 ;;      Locals:         0       0       0       0       0       0       0       0       0
    93 ;;      Temps:          0       0       0       0       0       0       0       0       0
    94 ;;      Totals:         0       0       0       0       0       0       0       0       0
    95 ;;Total ram usage:        0 bytes
    96 ;; This function calls:
    97 ;;		Nothing
    98 ;; This function is called by:
    99 ;;		Startup code after reset
   100 ;; This function uses a non-reentrant model
   101 ;;
   102                           
   103                           	psect	text0
   104   000808                     __ptext0:
   105                           	callstack 0
   106   000808                     _main:
   107                           	callstack 31
   108                           
   109                           ;Lab4.c: 12: return;
   110                           
   111                           ;incstack = 0
   112   000808  EF00  F000         	goto	start
   113   00080C                     __end_of_main:
   114                           	callstack 0
   115                           
   116                           	psect	smallconst
   117   000800                     __psmallconst:
   118                           	callstack 0
   119   000800  00                 	db	0
   120   000801  00                 	db	0	; dummy byte at the end
   121   000000                     
   122                           	psect	rparam
   123   000000                     
   124                           	psect	idloc
   125                           
   126                           ;Config register IDLOC0 @ 0x200000
   127                           ;	unspecified, using default values
   128   200000                     	org	2097152
   129   200000  FF                 	db	255
   130                           
   131                           ;Config register IDLOC1 @ 0x200001
   132                           ;	unspecified, using default values
   133   200001                     	org	2097153
   134   200001  FF                 	db	255
   135                           
   136                           ;Config register IDLOC2 @ 0x200002
   137                           ;	unspecified, using default values
   138   200002                     	org	2097154
   139   200002  FF                 	db	255
   140                           
   141                           ;Config register IDLOC3 @ 0x200003
   142                           ;	unspecified, using default values
   143   200003                     	org	2097155
   144   200003  FF                 	db	255
   145                           
   146                           ;Config register IDLOC4 @ 0x200004
   147                           ;	unspecified, using default values
   148   200004                     	org	2097156
   149   200004  FF                 	db	255
   150                           
   151                           ;Config register IDLOC5 @ 0x200005
   152                           ;	unspecified, using default values
   153   200005                     	org	2097157
   154   200005  FF                 	db	255
   155                           
   156                           ;Config register IDLOC6 @ 0x200006
   157                           ;	unspecified, using default values
   158   200006                     	org	2097158
   159   200006  FF                 	db	255
   160                           
   161                           ;Config register IDLOC7 @ 0x200007
   162                           ;	unspecified, using default values
   163   200007                     	org	2097159
   164   200007  FF                 	db	255
   165                           
   166                           	psect	config
   167                           
   168                           ;Config register CONFIG1L @ 0x300000
   169                           ;	unspecified, using default values
   170                           ;	PLL Prescaler Selection bits
   171                           ;	PLLDIV = 0x0, unprogrammed default
   172                           ;	System Clock Postscaler Selection bits
   173                           ;	CPUDIV = 0x0, unprogrammed default
   174                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   175                           ;	USBDIV = 0x0, unprogrammed default
   176   300000                     	org	3145728
   177   300000  00                 	db	0
   178                           
   179                           ;Config register CONFIG1H @ 0x300001
   180                           ;	unspecified, using default values
   181                           ;	Oscillator Selection bits
   182                           ;	FOSC = 0x5, unprogrammed default
   183                           ;	Fail-Safe Clock Monitor Enable bit
   184                           ;	FCMEN = 0x0, unprogrammed default
   185                           ;	Internal/External Oscillator Switchover bit
   186                           ;	IESO = 0x0, unprogrammed default
   187   300001                     	org	3145729
   188   300001  05                 	db	5
   189                           
   190                           ;Config register CONFIG2L @ 0x300002
   191                           ;	unspecified, using default values
   192                           ;	Power-up Timer Enable bit
   193                           ;	PWRT = 0x1, unprogrammed default
   194                           ;	Brown-out Reset Enable bits
   195                           ;	BOR = 0x3, unprogrammed default
   196                           ;	Brown-out Reset Voltage bits
   197                           ;	BORV = 0x3, unprogrammed default
   198                           ;	USB Voltage Regulator Enable bit
   199                           ;	VREGEN = 0x0, unprogrammed default
   200   300002                     	org	3145730
   201   300002  1F                 	db	31
   202                           
   203                           ;Config register CONFIG2H @ 0x300003
   204                           ;	unspecified, using default values
   205                           ;	Watchdog Timer Enable bit
   206                           ;	WDT = 0x1, unprogrammed default
   207                           ;	Watchdog Timer Postscale Select bits
   208                           ;	WDTPS = 0xF, unprogrammed default
   209   300003                     	org	3145731
   210   300003  1F                 	db	31
   211                           
   212                           ; Padding undefined space
   213   300004                     	org	3145732
   214   300004  FF                 	db	255
   215                           
   216                           ;Config register CONFIG3H @ 0x300005
   217                           ;	unspecified, using default values
   218                           ;	CCP2 MUX bit
   219                           ;	CCP2MX = 0x1, unprogrammed default
   220                           ;	PORTB A/D Enable bit
   221                           ;	PBADEN = 0x1, unprogrammed default
   222                           ;	Low-Power Timer 1 Oscillator Enable bit
   223                           ;	LPT1OSC = 0x0, unprogrammed default
   224                           ;	MCLR Pin Enable bit
   225                           ;	MCLRE = 0x1, unprogrammed default
   226   300005                     	org	3145733
   227   300005  83                 	db	131
   228                           
   229                           ;Config register CONFIG4L @ 0x300006
   230                           ;	unspecified, using default values
   231                           ;	Stack Full/Underflow Reset Enable bit
   232                           ;	STVREN = 0x1, unprogrammed default
   233                           ;	Single-Supply ICSP Enable bit
   234                           ;	LVP = 0x1, unprogrammed default
   235                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   236                           ;	ICPRT = 0x0, unprogrammed default
   237                           ;	Extended Instruction Set Enable bit
   238                           ;	XINST = 0x0, unprogrammed default
   239                           ;	Background Debugger Enable bit
   240                           ;	DEBUG = 0x1, unprogrammed default
   241   300006                     	org	3145734
   242   300006  85                 	db	133
   243                           
   244                           ; Padding undefined space
   245   300007                     	org	3145735
   246   300007  FF                 	db	255
   247                           
   248                           ;Config register CONFIG5L @ 0x300008
   249                           ;	unspecified, using default values
   250                           ;	Code Protection bit
   251                           ;	CP0 = 0x1, unprogrammed default
   252                           ;	Code Protection bit
   253                           ;	CP1 = 0x1, unprogrammed default
   254                           ;	Code Protection bit
   255                           ;	CP2 = 0x1, unprogrammed default
   256                           ;	Code Protection bit
   257                           ;	CP3 = 0x1, unprogrammed default
   258   300008                     	org	3145736
   259   300008  0F                 	db	15
   260                           
   261                           ;Config register CONFIG5H @ 0x300009
   262                           ;	unspecified, using default values
   263                           ;	Boot Block Code Protection bit
   264                           ;	CPB = 0x1, unprogrammed default
   265                           ;	Data EEPROM Code Protection bit
   266                           ;	CPD = 0x1, unprogrammed default
   267   300009                     	org	3145737
   268   300009  C0                 	db	192
   269                           
   270                           ;Config register CONFIG6L @ 0x30000A
   271                           ;	unspecified, using default values
   272                           ;	Write Protection bit
   273                           ;	WRT0 = 0x1, unprogrammed default
   274                           ;	Write Protection bit
   275                           ;	WRT1 = 0x1, unprogrammed default
   276                           ;	Write Protection bit
   277                           ;	WRT2 = 0x1, unprogrammed default
   278                           ;	Write Protection bit
   279                           ;	WRT3 = 0x1, unprogrammed default
   280   30000A                     	org	3145738
   281   30000A  0F                 	db	15
   282                           
   283                           ;Config register CONFIG6H @ 0x30000B
   284                           ;	unspecified, using default values
   285                           ;	Configuration Register Write Protection bit
   286                           ;	WRTC = 0x1, unprogrammed default
   287                           ;	Boot Block Write Protection bit
   288                           ;	WRTB = 0x1, unprogrammed default
   289                           ;	Data EEPROM Write Protection bit
   290                           ;	WRTD = 0x1, unprogrammed default
   291   30000B                     	org	3145739
   292   30000B  E0                 	db	224
   293                           
   294                           ;Config register CONFIG7L @ 0x30000C
   295                           ;	unspecified, using default values
   296                           ;	Table Read Protection bit
   297                           ;	EBTR0 = 0x1, unprogrammed default
   298                           ;	Table Read Protection bit
   299                           ;	EBTR1 = 0x1, unprogrammed default
   300                           ;	Table Read Protection bit
   301                           ;	EBTR2 = 0x1, unprogrammed default
   302                           ;	Table Read Protection bit
   303                           ;	EBTR3 = 0x1, unprogrammed default
   304   30000C                     	org	3145740
   305   30000C  0F                 	db	15
   306                           
   307                           ;Config register CONFIG7H @ 0x30000D
   308                           ;	unspecified, using default values
   309                           ;	Boot Block Table Read Protection bit
   310                           ;	EBTRB = 0x1, unprogrammed default
   311   30000D                     	org	3145741
   312   30000D  40                 	db	64
   313                           tosu	equ	0xFFF
   314                           tosh	equ	0xFFE
   315                           tosl	equ	0xFFD
   316                           stkptr	equ	0xFFC
   317                           pclatu	equ	0xFFB
   318                           pclath	equ	0xFFA
   319                           pcl	equ	0xFF9
   320                           tblptru	equ	0xFF8
   321                           tblptrh	equ	0xFF7
   322                           tblptrl	equ	0xFF6
   323                           tablat	equ	0xFF5
   324                           prodh	equ	0xFF4
   325                           prodl	equ	0xFF3
   326                           indf0	equ	0xFEF
   327                           postinc0	equ	0xFEE
   328                           postdec0	equ	0xFED
   329                           preinc0	equ	0xFEC
   330                           plusw0	equ	0xFEB
   331                           fsr0h	equ	0xFEA
   332                           fsr0l	equ	0xFE9
   333                           wreg	equ	0xFE8
   334                           indf1	equ	0xFE7
   335                           postinc1	equ	0xFE6
   336                           postdec1	equ	0xFE5
   337                           preinc1	equ	0xFE4
   338                           plusw1	equ	0xFE3
   339                           fsr1h	equ	0xFE2
   340                           fsr1l	equ	0xFE1
   341                           bsr	equ	0xFE0
   342                           indf2	equ	0xFDF
   343                           postinc2	equ	0xFDE
   344                           postdec2	equ	0xFDD
   345                           preinc2	equ	0xFDC
   346                           plusw2	equ	0xFDB
   347                           fsr2h	equ	0xFDA
   348                           fsr2l	equ	0xFD9
   349                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh         6A      0       0      21        0.0%
BITBIGSFRhl          8      0       0      22        0.0%
BITBIGSFRl          2C      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Fri Aug 16 14:39:47 2024

                   _main 0808                     start 0000             ___param_bank 0000  
                  ?_main 0000          __initialization 0802             __end_of_main 080C  
                 ??_main 0000            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0000               __accesstop 0060  __end_of__initialization 0802  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0802  
                __ramtop 0800                  __ptext0 0808     end_of_initialization 0802  
              _TRISDbits 0F95      start_initialization 0802              __smallconst 0800  
               _LATDbits 0F8C                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
