=====
SETUP
-1.207
11.661
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n498_s0
9.413
9.737
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1
11.661
=====
SETUP
-0.553
6.016
5.463
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_s0
0.750
1.090
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n708_s2
2.179
2.994
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16
3.594
4.058
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13
4.070
4.834
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13
5.202
6.016
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3
6.016
=====
SETUP
-0.451
5.914
5.463
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_0_s0
0.750
1.090
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
2.057
2.666
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s18
3.760
4.524
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s14
4.532
5.141
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12
5.150
5.914
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.914
=====
SETUP
-0.451
5.914
5.463
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_0_s0
0.750
1.090
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3
2.057
2.666
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s18
3.760
4.524
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s14
4.532
5.141
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s13
5.150
5.914
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
5.914
=====
SETUP
-0.186
10.904
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1
10.904
=====
SETUP
0.432
10.022
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n506_s0
9.413
10.022
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1
10.022
=====
SETUP
0.432
10.022
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n499_s0
9.413
10.022
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1
10.022
=====
SETUP
0.649
5.079
5.727
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_3_s0
0.750
1.090
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
1.703
2.313
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s4
2.321
2.930
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4
3.790
4.550
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.079
=====
SETUP
0.649
5.079
5.727
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_3_s0
0.750
1.090
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
1.703
2.313
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s4
2.321
2.930
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4
3.790
4.550
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
5.079
=====
SETUP
0.685
9.769
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n501_s0
9.413
9.763
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1
9.769
=====
SETUP
0.685
9.769
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n500_s0
9.413
9.763
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1
9.769
=====
SETUP
0.731
9.988
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1
9.988
=====
SETUP
0.731
9.988
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1
9.988
=====
SETUP
0.731
9.988
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1
9.988
=====
SETUP
0.788
9.931
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1
9.931
=====
SETUP
0.788
9.931
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1
9.931
=====
SETUP
0.788
9.931
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1
9.931
=====
SETUP
0.788
9.931
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3
8.931
9.394
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1
9.931
=====
SETUP
0.881
4.582
5.463
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.750
1.090
Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.405
1.999
Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.312
3.127
Gowin_EMPU_inst/u_flash_wrap/n157_s0
3.768
4.582
Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3
4.582
=====
SETUP
0.898
9.556
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2
7.315
8.130
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1
8.742
9.556
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
9.556
=====
SETUP
0.922
9.532
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1
6.700
7.309
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0
7.313
8.078
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n505_s0
9.176
9.526
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1
9.532
=====
SETUP
0.927
4.801
5.727
sys_clk_ibuf
0.000
0.728
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_3_s0
0.750
1.090
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2
1.703
2.313
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s4
2.321
2.930
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4
3.790
4.550
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3
4.801
=====
SETUP
0.944
9.510
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2
7.315
8.130
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1
8.745
9.510
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
9.510
=====
SETUP
0.944
9.510
10.454
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2
7.315
8.130
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_s1
8.745
9.510
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_3_s0
9.510
=====
SETUP
1.027
9.691
10.718
sys_clk_ibuf
5.000
5.729
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3
5.759
6.099
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_s1
7.196
7.961
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s4
7.969
8.563
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1
9.691
=====
HOLD
0.524
1.168
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n398_s1
0.893
1.168
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1
1.168
=====
HOLD
0.524
1.168
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1
0.893
1.168
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0
1.168
=====
HOLD
0.524
1.168
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_flash_wrap/se_out_s0
0.644
0.891
Gowin_EMPU_inst/u_flash_wrap/n214_s1
0.893
1.168
Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.168
=====
HOLD
0.525
1.169
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s1
0.894
1.169
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1
1.169
=====
HOLD
0.527
1.171
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s1
0.895
1.171
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1
1.171
=====
HOLD
0.527
1.171
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
0.644
0.891
Gowin_EMPU_inst/u_flash_wrap/n77_s0
0.895
1.171
Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.171
=====
HOLD
0.528
1.172
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_s4
0.896
1.172
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4
1.172
=====
HOLD
0.611
1.266
0.655
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0
1.266
=====
HOLD
0.664
1.319
0.655
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0
1.319
=====
HOLD
0.664
1.319
0.655
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_6_s0
1.319
=====
HOLD
0.694
1.338
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_3_s0
1.338
=====
HOLD
0.694
1.338
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_4_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_4_s0
1.338
=====
HOLD
0.696
1.340
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_0_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask_0_s0
1.340
=====
HOLD
0.696
1.340
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_0_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_0_s0
1.340
=====
HOLD
0.696
1.340
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0
1.340
=====
HOLD
0.703
1.347
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n220_s0
1.072
1.347
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0
1.347
=====
HOLD
0.703
1.347
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n218_s0
1.072
1.347
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0
1.347
=====
HOLD
0.703
1.347
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n216_s0
1.072
1.347
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0
1.347
=====
HOLD
0.706
1.350
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_s6
1.074
1.350
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1
1.350
=====
HOLD
0.707
1.351
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_1_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0
1.351
=====
HOLD
0.707
1.351
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0
1.351
=====
HOLD
0.707
1.351
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_5_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_5_s0
1.351
=====
HOLD
0.711
1.355
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_s0
1.079
1.355
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_6_s0
1.355
=====
HOLD
0.711
1.355
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.644
0.891
Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0
1.355
=====
HOLD
0.711
1.355
0.644
sys_clk_ibuf
0.000
0.626
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_s0
0.644
0.891
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s3
1.079
1.355
Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0
1.355
