#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Jun 11 12:17:38 2021
# Process ID: 10144
# Current directory: /home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1
# Command line: vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file: /home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file: /home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top fpga -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_wrapper_inst/system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_inst/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_wrapper_inst/system_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_wrapper_inst/system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_wrapper_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_inst/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_inst/system_i/processing_system7_0/inst'
Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_wrapper_inst/system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_wrapper_inst/system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_wrapper_inst/system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_wrapper_inst/system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_i'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_n_i'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_i'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_n_i'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[0]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[1]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[2]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[3]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[4]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[5]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[6]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[7]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[8]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[9]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[10]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[11]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[12]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[13]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[0]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[1]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[2]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[3]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[4]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[5]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[6]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[7]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[8]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[9]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[10]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[11]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[12]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[13]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:67]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:67]
INFO: [Timing 38-2] Deriving generated clocks [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:67]
WARNING: [Vivado 12-646] clock 'adc_clk_p_i' not found. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {adc_dat_a_i[*]}]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:68]
WARNING: [Vivado 12-646] clock 'adc_clk_p_i' not found. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:68]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {adc_dat_b_i[*]}]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[0]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[1]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[2]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[3]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[7]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[6]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[5]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[4]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[3]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[2]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[1]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[0]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[7]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[6]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[5]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[4]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[3]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[2]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[1]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[0]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[0]'. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:166]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc:168]
Finished Parsing XDC File [/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.648 ; gain = 0.000 ; free physical = 858 ; free virtual = 6529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2439.648 ; gain = 1003.254 ; free physical = 858 ; free virtual = 6529
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2439.648 ; gain = 0.000 ; free physical = 851 ; free virtual = 6525

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa5c8165

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2439.648 ; gain = 0.000 ; free physical = 850 ; free virtual = 6525

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b131d3b9

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 737 ; free virtual = 6411
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b131d3b9

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 735 ; free virtual = 6410
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25242d73b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 731 ; free virtual = 6410
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 139 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG dac_rp_inst/ddr_clk_BUFG_inst to drive 2 load(s) on clock net dac_rp_inst/ddr_clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e61d6650

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 731 ; free virtual = 6410
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e61d6650

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 731 ; free virtual = 6410
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e61d6650

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 731 ; free virtual = 6410
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              62  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |             139  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 731 ; free virtual = 6410
Ending Logic Optimization Task | Checksum: 216bf375f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2477.422 ; gain = 0.000 ; free physical = 731 ; free virtual = 6410

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.570 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 216bf375f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2619.172 ; gain = 0.000 ; free physical = 721 ; free virtual = 6402
Ending Power Optimization Task | Checksum: 216bf375f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2619.172 ; gain = 141.750 ; free physical = 726 ; free virtual = 6407

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 216bf375f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.172 ; gain = 0.000 ; free physical = 726 ; free virtual = 6407

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.172 ; gain = 0.000 ; free physical = 726 ; free virtual = 6407
Ending Netlist Obfuscation Task | Checksum: 216bf375f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.172 ; gain = 0.000 ; free physical = 726 ; free virtual = 6407
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.172 ; gain = 179.523 ; free physical = 726 ; free virtual = 6407
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.172 ; gain = 0.000 ; free physical = 731 ; free virtual = 6406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2619.172 ; gain = 0.000 ; free physical = 724 ; free virtual = 6402
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 715 ; free virtual = 6391
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19575ea95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 715 ; free virtual = 6391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 715 ; free virtual = 6391

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2c8e58b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 711 ; free virtual = 6391

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f673ab91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 706 ; free virtual = 6387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f673ab91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 706 ; free virtual = 6387
Phase 1 Placer Initialization | Checksum: 1f673ab91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 706 ; free virtual = 6387

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2064de8a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 700 ; free virtual = 6385

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6373

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1febfc2d4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6373
Phase 2.2 Global Placement Core | Checksum: 1ecacc5ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 689 ; free virtual = 6373
Phase 2 Global Placement | Checksum: 1ecacc5ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 689 ; free virtual = 6373

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 215cc50c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 689 ; free virtual = 6373

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb89e516

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6372

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c8468826

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6372

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c0df2a7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6372

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1145f2f2f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 688 ; free virtual = 6372

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b367b6c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6372

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dade9b6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 684 ; free virtual = 6372
Phase 3 Detail Placement | Checksum: 1dade9b6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6372

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1676b9317

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1676b9317

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.990. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1193b238a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373
Phase 4.1 Post Commit Optimization | Checksum: 1193b238a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1193b238a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1193b238a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373
Phase 4.4 Final Placement Cleanup | Checksum: 1a7a24502

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a7a24502

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373
Ending Placer Task | Checksum: 176d23f83

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 685 ; free virtual = 6373
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6378
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 690 ; free virtual = 6378
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 677 ; free virtual = 6369
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 681 ; free virtual = 6366
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 689 ; free virtual = 6375
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a8e219f7 ConstDB: 0 ShapeSum: cdf0258c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 91bd47c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 618 ; free virtual = 6312
Post Restoration Checksum: NetGraph: 4f3e103c NumContArr: 427f3785 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 91bd47c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 593 ; free virtual = 6288

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 91bd47c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 561 ; free virtual = 6256

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 91bd47c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 561 ; free virtual = 6256
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d6c23b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 542 ; free virtual = 6247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.548  | TNS=0.000  | WHS=-0.188 | THS=-18.666|

Phase 2 Router Initialization | Checksum: 1175cf62d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 542 ; free virtual = 6247

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1997
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1997
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fd1ec3cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 545 ; free virtual = 6247

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19b342efb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 546 ; free virtual = 6246

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2161c7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 546 ; free virtual = 6246
Phase 4 Rip-up And Reroute | Checksum: 2161c7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 546 ; free virtual = 6246

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2161c7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 546 ; free virtual = 6246

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2161c7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 545 ; free virtual = 6246
Phase 5 Delay and Skew Optimization | Checksum: 2161c7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 545 ; free virtual = 6246

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 188bc79d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 545 ; free virtual = 6246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bb29583b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 545 ; free virtual = 6246
Phase 6 Post Hold Fix | Checksum: 1bb29583b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 545 ; free virtual = 6246

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.789555 %
  Global Horizontal Routing Utilization  = 1.18566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1eb9b46bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 544 ; free virtual = 6246

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eb9b46bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 544 ; free virtual = 6245

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16a01ce6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 544 ; free virtual = 6245

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.683  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16a01ce6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 544 ; free virtual = 6245
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 576 ; free virtual = 6278

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 576 ; free virtual = 6278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 576 ; free virtual = 6278
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2699.211 ; gain = 0.000 ; free physical = 562 ; free virtual = 6268
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seba/Workspace/simulink_models/FRB_Detection/ROACH2/synthetic_frb/red_pitaya/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 102 Warnings, 102 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 12:19:12 2021...
