// Seed: 826696938
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wire id_9
);
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3,
    output wor id_4,
    output logic id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri1 id_9
    , id_17,
    input tri id_10,
    input tri0 id_11,
    input wor id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15
);
  always_latch begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_13,
      id_12,
      id_1,
      id_4,
      id_8,
      id_12,
      id_2,
      id_7
  );
  assign modCall_1.type_1 = 0;
  wire id_18;
endmodule
