Summary
======
Overall execution cycle = 24552495
Total execution cycles per core:
- Processor 0 = 21378366
- Processor 1 = 20704913
- Processor 2 = 24552495
- Processor 3 = 20907326
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 10948052
- Processor 1 = 10321637
- Processor 2 = 14122157
- Processor 3 = 10512422
======
Data cache miss rate for each core
- Processor 0 = 0.4127909234952744 (1030883/2497349)
- Processor 1 = 0.41256663406235294 (1027484/2490468)
- Processor 2 = 0.4157135529404075 (1043049/2509057)
- Processor 3 = 0.4125999200200389 (1032790/2503127)
======
Amount of Data traffic in bytes on the bus
= 1004504
======
Number of invalidations or updates on the bus
= 29397
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2023552, numSharedAccess = 473797
- Cache 1: numPrivateAccess = 2019459, numSharedAccess = 471009
- Cache 2: numPrivateAccess = 2044700, numSharedAccess = 464357
- Cache 3: numPrivateAccess = 2027027, numSharedAccess = 476100
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 3
