<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 741</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page741-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce741.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-105</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">18.17.3&#160;&#160;Incrementing the Time-Stamp Counter</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft06">The time-stamp counter increments when the clock signal on&#160;the system bus is active and when&#160;the&#160;sleep pin&#160;is&#160;not&#160;<br/>asserted. The counter value&#160;can be read with the&#160;RDTSC&#160;instruction.<br/>The time-stamp&#160;counter and&#160;the non-sleep clockticks count&#160;may not agree&#160;in all&#160;cases&#160;and for all&#160;processors. See&#160;<br/><a href="o_fe12b1e2a880e0ce-614.html">Section&#160;17.15,&#160;‚ÄúTime-Stamp&#160;Counter,‚Äù for m</a>ore information&#160;on counter&#160;operation.</p>
<p style="position:absolute;top:236px;left:69px;white-space:nowrap" class="ft02">18.17.4&#160;&#160;Non-Halted Reference Clockticks</p>
<p style="position:absolute;top:267px;left:69px;white-space:nowrap" class="ft06">Software can&#160;use either&#160;processor-specific performance monitor events&#160;(for example:&#160;CPU_CLK_UNHALTED.BUS&#160;<br/>on&#160;processors&#160;based on&#160;the Intel Core microarchitecture,&#160;and&#160;equivalent&#160;event specifications on&#160;the&#160;Intel&#160;Core Duo&#160;<br/>and Intel Core Solo processors) to&#160;count&#160;non-halted reference clockticks.<br/>These events&#160;count&#160;reference&#160;clock cycles whenever the&#160;specified processor is&#160;not&#160;halted. The counter&#160;counts&#160;<br/>reference&#160;cycles&#160;associated&#160;with a&#160;fixed-frequency clock&#160;source&#160;irrespective&#160;of P-state,&#160;TM2,&#160;or frequency&#160;transi-<br/>tions that may occur to&#160;the processor.</p>
<p style="position:absolute;top:407px;left:69px;white-space:nowrap" class="ft02">18.17.5&#160;&#160;Cycle Counting and Opportunistic Processor Operation</p>
<p style="position:absolute;top:438px;left:69px;white-space:nowrap" class="ft06">As&#160;a result of the&#160;state transitions&#160;due to&#160;opportunistic processor performance operation (see<a href="˛ˇ">&#160;Chapter 14,&#160;‚ÄúPower&#160;<br/>and Thermal Management‚Äù),&#160;</a>a logical processor or&#160;a processor core&#160;can operate&#160;at frequency&#160;different from the&#160;<br/>Processor Base&#160;frequency.&#160;<br/>The following&#160;items are&#160;expected to&#160;hold true irrespective of when&#160;opportunistic processor operation causes&#160;state&#160;<br/>transitions:</p>
<p style="position:absolute;top:533px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:534px;left:95px;white-space:nowrap" class="ft03">The&#160;time&#160;stamp&#160;counter operates&#160;at&#160;a fixed-rate frequency&#160;of&#160;the processor.</p>
<p style="position:absolute;top:556px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:556px;left:95px;white-space:nowrap" class="ft06">The&#160;IA32_MPERF counter&#160;increments at&#160;a fixed&#160;frequency irrespective of any&#160;transitions caused by&#160;opportu-<br/>nistic processor operation.</p>
<p style="position:absolute;top:595px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:595px;left:95px;white-space:nowrap" class="ft06">The IA32_FIXED_CTR2 counter&#160;increments&#160;at&#160;the same&#160;TSC&#160;frequency&#160;irrespective&#160;of any&#160;transitions&#160;caused&#160;<br/>by opportunistic processor operation.</p>
<p style="position:absolute;top:634px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:634px;left:95px;white-space:nowrap" class="ft03">The&#160;Local&#160;APIC&#160;timer operation is&#160;unaffected by&#160;opportunistic processor operation.</p>
<p style="position:absolute;top:656px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:657px;left:95px;white-space:nowrap" class="ft06">The&#160;TSC,&#160;IA32_MPERF,&#160;and&#160;IA32_FIXED_CTR2&#160;operate at&#160;close to&#160;the&#160;maximum non-turbo frequency,&#160;which&#160;is&#160;<br/>equal to the product&#160;of scalable bus&#160;frequency and maximum non-turbo ratio.&#160;</p>
<p style="position:absolute;top:697px;left:69px;white-space:nowrap" class="ft06">For&#160;processors&#160;based on Intel Core&#160;microarchitecture, the&#160;scalable&#160;bus&#160;frequency is&#160;encoded in the&#160;bit&#160;field&#160;<br/>MSR_FSB_FREQ[2:0] at (0CDH), see<a href="˛ˇ">&#160;Chapter 35, ‚ÄúModel-Specific&#160;Registers (MSRs)‚Äù. The maximu</a>m resolved bus&#160;<br/>ratio can&#160;be read&#160;from&#160;the&#160;following&#160;bit&#160;field:</p>
<p style="position:absolute;top:752px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:753px;left:95px;white-space:nowrap" class="ft06">If XE operation is&#160;disabled,&#160;the&#160;maximum resolved&#160;bus ratio can be&#160;read in&#160;MSR_PLATFORM_ID[12:8].&#160;It&#160;<br/>corresponds to&#160;the&#160;Processor Base&#160;frequency.</p>
<p style="position:absolute;top:791px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:792px;left:95px;white-space:nowrap" class="ft06">IF XE operation is enabled, the maximum resolved&#160;bus&#160;ratio is&#160;given&#160;in&#160;MSR_PERF_STAT[44:40],&#160;it&#160;corresponds&#160;<br/>to&#160;the&#160;maximum&#160;XE&#160;operation&#160;frequency&#160;configured&#160;by&#160;BIOS.</p>
<p style="position:absolute;top:832px;left:69px;white-space:nowrap" class="ft06">XE operation of an&#160;Intel 64 processor is&#160;implementation&#160;specific. XE operation can&#160;be&#160;enabled only by BIOS.&#160;If&#160;<br/>MSR_PERF_STAT[31]&#160;is set,&#160;XE operation is&#160;enabled.&#160;The&#160;MSR_PERF_STAT[31] field is&#160;read-only.</p>
<p style="position:absolute;top:904px;left:69px;white-space:nowrap" class="ft05">18.18 IA32_PERF_CAPABILITIES&#160;</p>
<p style="position:absolute;top:904px;left:397px;white-space:nowrap" class="ft05">MSR&#160;</p>
<p style="position:absolute;top:904px;left:443px;white-space:nowrap" class="ft05">ENUMERATION</p>
<p style="position:absolute;top:940px;left:69px;white-space:nowrap" class="ft06">The&#160;layout of IA32_PERF_CAPABILITIES MSR&#160;is shown&#160;<a href="o_fe12b1e2a880e0ce-742.html">in&#160;Figure&#160;18-49, it&#160;</a>provides&#160;enumeration of a&#160;variety of&#160;<br/>interfaces:</p>
<p style="position:absolute;top:979px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:979px;left:95px;white-space:nowrap" class="ft06">IA32_PERF_CAPABILITIES.LBR_FMT[bits 5:0]: encodes the&#160;LBR&#160;format,&#160;details are&#160;described<a href="o_fe12b1e2a880e0ce-590.html">&#160;in Section&#160;<br/>17.4.8.1</a>.</p>
<p style="position:absolute;top:1018px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:1018px;left:95px;white-space:nowrap" class="ft06">IA32_PERF_CAPABILITIES.PEBSTrap[6]:&#160;Trap/Fault-like&#160;indicator of PEBS recording assist, see&#160;<a href="o_fe12b1e2a880e0ce-657.html">Section&#160;<br/>18.4.4.2</a>.</p>
</div>
</body>
</html>
