$date
	Thu Apr 11 18:10:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var parameter 32 " N $end
$var parameter 32 # W $end
$var reg 1 $ MemRead $end
$var reg 1 % MemWrite $end
$var reg 32 & address [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 32 ) write_data [31:0] $end
$scope module dut $end
$var wire 1 $ MemRead $end
$var wire 1 % MemWrite $end
$var wire 32 * address [31:0] $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var wire 32 + write_data [31:0] $end
$var wire 32 , read_data [31:0] $end
$var parameter 32 - N $end
$var parameter 32 . W $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 .
b101 -
b100000 #
b101 "
$end
#0
$dumpvars
bx /
b0 ,
bx +
bx *
bx )
1(
0'
bx &
x%
1$
b0 !
$end
#100000
b101000000000010100010011 !
b101000000000010100010011 ,
0(
b0 &
b0 *
b0 /
1'
#200000
0'
#300000
b101100000000010110010011 !
b101100000000010110010011 ,
b100 &
b100 *
b100 /
1'
#400000
0'
#500000
b101001011000011000110011 !
b101001011000011000110011 ,
b1000 &
b1000 *
b1000 /
1'
#600000
0'
#700000
b110000010010010000100011 !
b110000010010010000100011 ,
b1100 &
b1100 *
b1100 /
1'
#800000
0'
#900000
b100000010010011010000011 !
b100000010010011010000011 ,
b10000 &
b10000 *
b10000 /
1'
#1000000
0'
#1100000
bx !
bx ,
b10100 &
b10100 *
b10100 /
1'
#1200000
0'
#1300000
b11000 &
b11000 *
b11000 /
1'
#1400000
0'
#1500000
b11100 &
b11100 *
b11100 /
1'
#1600000
0'
#1700000
b100000 /
1'
#1800000
0'
#1900000
1'
