

================================================================
== Vivado HLS Report for 'mem_read'
================================================================
* Date:           Mon Jun  4 11:41:29 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|      0.00|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_wait_for_end  |    0|    0|         1|          1|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       3|     30|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |in_r_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  30|          6|    2|          6|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_done      | out |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      mem_read      | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      mem_read      | return value |
|in_r_TDATA   |  in |   64|    axis    | in_stream_V_data_V |    pointer   |
|in_r_TVALID  |  in |    1|    axis    | in_stream_V_data_V |    pointer   |
|in_r_TREADY  | out |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_r_TDEST   |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_r_TKEEP   |  in |    8|    axis    | in_stream_V_keep_V |    pointer   |
|in_r_TSTRB   |  in |    8|    axis    | in_stream_V_strb_V |    pointer   |
|in_r_TUSER   |  in |    1|    axis    | in_stream_V_user_V |    pointer   |
|in_r_TLAST   |  in |    1|    axis    | in_stream_V_last_V |    pointer   |
|in_r_TID     |  in |    1|    axis    |  in_stream_V_id_V  |    pointer   |
+-------------+-----+-----+------------+--------------------+--------------+

