# Interface_RAM_to_8088

This project involves system-level design and integra/on, crea/on and use of SystemVerilog
interfaces, $readmemh, bus-func/onal models, FSM modeling, and using protected
SystemVerilog IP
