{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562680384923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562680384934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 21:53:04 2019 " "Processing started: Tue Jul 09 21:53:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562680384934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680384934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_DE2-115 -c NIOS_DE2-115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_DE2-115 -c NIOS_DE2-115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680384934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562680389047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562680389047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/nios_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/nios_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core " "Found entity 1: NIOS_core" {  } { { "NIOS_core/synthesis/NIOS_core.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_irq_mapper " "Found entity 1: NIOS_core_irq_mapper" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_irq_mapper.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0 " "Found entity 1: NIOS_core_mm_interconnect_0" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_core_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406380 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_mux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_core_mm_interconnect_0_rsp_demux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_mux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_mux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_core_mm_interconnect_0_cmd_demux" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406539 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406599 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router_003 " "Found entity 2: NIOS_core_mm_interconnect_0_router_003" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406617 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router_002 " "Found entity 2: NIOS_core_mm_interconnect_0_router_002" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406629 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router_001 " "Found entity 2: NIOS_core_mm_interconnect_0_router_001" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562680406640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_core_mm_interconnect_0_router_default_decode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406641 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_mm_interconnect_0_router " "Found entity 2: NIOS_core_mm_interconnect_0_router" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_timer " "Found entity 1: NIOS_core_timer" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_timer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_sysid_qsys " "Found entity 1: NIOS_core_sysid_qsys" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_sysid_qsys.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_sw " "Found entity 1: NIOS_core_sw" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_sw.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_onchip_memory2 " "Found entity 1: NIOS_core_onchip_memory2" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2 " "Found entity 1: NIOS_core_nios2_gen2" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680406946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680406946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_ic_data_module " "Found entity 1: NIOS_core_nios2_gen2_cpu_ic_data_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_nios2_gen2_cpu_ic_tag_module " "Found entity 2: NIOS_core_nios2_gen2_cpu_ic_tag_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_core_nios2_gen2_cpu_bht_module " "Found entity 3: NIOS_core_nios2_gen2_cpu_bht_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_core_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: NIOS_core_nios2_gen2_cpu_register_bank_a_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_core_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: NIOS_core_nios2_gen2_cpu_register_bank_b_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_core_nios2_gen2_cpu_dc_tag_module " "Found entity 6: NIOS_core_nios2_gen2_cpu_dc_tag_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_core_nios2_gen2_cpu_dc_data_module " "Found entity 7: NIOS_core_nios2_gen2_cpu_dc_data_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_core_nios2_gen2_cpu_dc_victim_module " "Found entity 8: NIOS_core_nios2_gen2_cpu_dc_victim_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_core_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: NIOS_core_nios2_gen2_cpu_nios2_oci_debug" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_core_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: NIOS_core_nios2_gen2_cpu_nios2_oci_break" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_core_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: NIOS_core_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_core_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: NIOS_core_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_core_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: NIOS_core_nios2_gen2_cpu_nios2_oci_pib" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_core_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: NIOS_core_nios2_gen2_cpu_nios2_oci_im" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOS_core_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: NIOS_core_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOS_core_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: NIOS_core_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOS_core_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: NIOS_core_nios2_gen2_cpu_nios2_ocimem" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOS_core_nios2_gen2_cpu_nios2_oci " "Found entity 26: NIOS_core_nios2_gen2_cpu_nios2_oci" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOS_core_nios2_gen2_cpu " "Found entity 27: NIOS_core_nios2_gen2_cpu" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: NIOS_core_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: NIOS_core_nios2_gen2_cpu_debug_slave_tck" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: NIOS_core_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_mult_cell " "Found entity 1: NIOS_core_nios2_gen2_cpu_mult_cell" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_nios2_gen2_cpu_test_bench " "Found entity 1: NIOS_core_nios2_gen2_cpu_test_bench" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_test_bench.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_ledr " "Found entity 1: NIOS_core_ledr" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_ledr.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_ledg " "Found entity 1: NIOS_core_ledg" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_ledg.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_key " "Found entity 1: NIOS_core_key" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_key.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_core/synthesis/submodules/nios_core_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_core_jtag_uart_sim_scfifo_w " "Found entity 1: NIOS_core_jtag_uart_sim_scfifo_w" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408264 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_core_jtag_uart_scfifo_w " "Found entity 2: NIOS_core_jtag_uart_scfifo_w" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408264 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_core_jtag_uart_sim_scfifo_r " "Found entity 3: NIOS_core_jtag_uart_sim_scfifo_r" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408264 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_core_jtag_uart_scfifo_r " "Found entity 4: NIOS_core_jtag_uart_scfifo_r" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408264 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_core_jtag_uart " "Found entity 5: NIOS_core_jtag_uart" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOS_DE2-115.v(483) " "Verilog HDL warning at NIOS_DE2-115.v(483): extended using \"x\" or \"z\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 483 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1562680408270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOS_DE2-115.v(484) " "Verilog HDL warning at NIOS_DE2-115.v(484): extended using \"x\" or \"z\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 484 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1562680408270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_de2-115.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_de2-115.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_DE2_115 " "Found entity 1: NIOS_DE2_115" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680408271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680408271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_DE2_115 " "Elaborating entity \"NIOS_DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562680408746 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] NIOS_DE2-115.v(252) " "Output port \"LEDR\[17..16\]\" at NIOS_DE2-115.v(252) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408751 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 NIOS_DE2-115.v(261) " "Output port \"HEX0\" at NIOS_DE2-115.v(261) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 NIOS_DE2-115.v(262) " "Output port \"HEX1\" at NIOS_DE2-115.v(262) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 NIOS_DE2-115.v(263) " "Output port \"HEX2\" at NIOS_DE2-115.v(263) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 NIOS_DE2-115.v(264) " "Output port \"HEX3\" at NIOS_DE2-115.v(264) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 NIOS_DE2-115.v(265) " "Output port \"HEX4\" at NIOS_DE2-115.v(265) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 NIOS_DE2-115.v(266) " "Output port \"HEX5\" at NIOS_DE2-115.v(266) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 NIOS_DE2-115.v(267) " "Output port \"HEX6\" at NIOS_DE2-115.v(267) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 NIOS_DE2-115.v(268) " "Output port \"HEX7\" at NIOS_DE2-115.v(268) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B NIOS_DE2-115.v(297) " "Output port \"VGA_B\" at NIOS_DE2-115.v(297) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408752 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G NIOS_DE2-115.v(300) " "Output port \"VGA_G\" at NIOS_DE2-115.v(300) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R NIOS_DE2-115.v(302) " "Output port \"VGA_R\" at NIOS_DE2-115.v(302) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR NIOS_DE2-115.v(368) " "Output port \"OTG_ADDR\" at NIOS_DE2-115.v(368) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 368 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR NIOS_DE2-115.v(379) " "Output port \"DRAM_ADDR\" at NIOS_DE2-115.v(379) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA NIOS_DE2-115.v(380) " "Output port \"DRAM_BA\" at NIOS_DE2-115.v(380) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM NIOS_DE2-115.v(386) " "Output port \"DRAM_DQM\" at NIOS_DE2-115.v(386) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR NIOS_DE2-115.v(391) " "Output port \"SRAM_ADDR\" at NIOS_DE2-115.v(391) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR NIOS_DE2-115.v(400) " "Output port \"FL_ADDR\" at NIOS_DE2-115.v(400) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT NIOS_DE2-115.v(248) " "Output port \"SMA_CLKOUT\" at NIOS_DE2-115.v(248) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN NIOS_DE2-115.v(273) " "Output port \"LCD_EN\" at NIOS_DE2-115.v(273) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408753 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS NIOS_DE2-115.v(275) " "Output port \"LCD_RS\" at NIOS_DE2-115.v(275) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW NIOS_DE2-115.v(276) " "Output port \"LCD_RW\" at NIOS_DE2-115.v(276) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS NIOS_DE2-115.v(279) " "Output port \"UART_CTS\" at NIOS_DE2-115.v(279) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD NIOS_DE2-115.v(282) " "Output port \"UART_TXD\" at NIOS_DE2-115.v(282) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK NIOS_DE2-115.v(291) " "Output port \"SD_CLK\" at NIOS_DE2-115.v(291) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK NIOS_DE2-115.v(299) " "Output port \"VGA_CLK\" at NIOS_DE2-115.v(299) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS NIOS_DE2-115.v(301) " "Output port \"VGA_HS\" at NIOS_DE2-115.v(301) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408754 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS NIOS_DE2-115.v(304) " "Output port \"VGA_VS\" at NIOS_DE2-115.v(304) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT NIOS_DE2-115.v(310) " "Output port \"AUD_DACDAT\" at NIOS_DE2-115.v(310) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK NIOS_DE2-115.v(312) " "Output port \"AUD_XCK\" at NIOS_DE2-115.v(312) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK NIOS_DE2-115.v(315) " "Output port \"EEP_I2C_SCLK\" at NIOS_DE2-115.v(315) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK NIOS_DE2-115.v(319) " "Output port \"I2C_SCLK\" at NIOS_DE2-115.v(319) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N NIOS_DE2-115.v(369) " "Output port \"OTG_CS_N\" at NIOS_DE2-115.v(369) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N NIOS_DE2-115.v(370) " "Output port \"OTG_WR_N\" at NIOS_DE2-115.v(370) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N NIOS_DE2-115.v(371) " "Output port \"OTG_RD_N\" at NIOS_DE2-115.v(371) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N NIOS_DE2-115.v(373) " "Output port \"OTG_RST_N\" at NIOS_DE2-115.v(373) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N NIOS_DE2-115.v(381) " "Output port \"DRAM_CAS_N\" at NIOS_DE2-115.v(381) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408755 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE NIOS_DE2-115.v(382) " "Output port \"DRAM_CKE\" at NIOS_DE2-115.v(382) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK NIOS_DE2-115.v(383) " "Output port \"DRAM_CLK\" at NIOS_DE2-115.v(383) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N NIOS_DE2-115.v(384) " "Output port \"DRAM_CS_N\" at NIOS_DE2-115.v(384) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N NIOS_DE2-115.v(387) " "Output port \"DRAM_RAS_N\" at NIOS_DE2-115.v(387) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N NIOS_DE2-115.v(388) " "Output port \"DRAM_WE_N\" at NIOS_DE2-115.v(388) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N NIOS_DE2-115.v(392) " "Output port \"SRAM_CE_N\" at NIOS_DE2-115.v(392) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N NIOS_DE2-115.v(394) " "Output port \"SRAM_LB_N\" at NIOS_DE2-115.v(394) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N NIOS_DE2-115.v(395) " "Output port \"SRAM_OE_N\" at NIOS_DE2-115.v(395) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N NIOS_DE2-115.v(396) " "Output port \"SRAM_UB_N\" at NIOS_DE2-115.v(396) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N NIOS_DE2-115.v(397) " "Output port \"SRAM_WE_N\" at NIOS_DE2-115.v(397) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N NIOS_DE2-115.v(401) " "Output port \"FL_CE_N\" at NIOS_DE2-115.v(401) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408756 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N NIOS_DE2-115.v(403) " "Output port \"FL_OE_N\" at NIOS_DE2-115.v(403) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408757 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N NIOS_DE2-115.v(406) " "Output port \"FL_WE_N\" at NIOS_DE2-115.v(406) has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1562680408757 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT NIOS_DE2-115.v(286) " "Bidirectional port \"PS2_DAT\" at NIOS_DE2-115.v(286) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680408759 "|NIOS_DE2_115"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 NIOS_DE2-115.v(288) " "Bidirectional port \"PS2_DAT2\" at NIOS_DE2-115.v(288) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680408759 "|NIOS_DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core NIOS_core:u0 " "Elaborating entity \"NIOS_core\" for hierarchy \"NIOS_core:u0\"" {  } { { "NIOS_DE2-115.v" "u0" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680408787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_jtag_uart NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart " "Elaborating entity \"NIOS_core_jtag_uart\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "jtag_uart" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680408851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_jtag_uart_scfifo_w NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w " "Elaborating entity \"NIOS_core_jtag_uart_scfifo_w\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "the_NIOS_core_jtag_uart_scfifo_w" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680408881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "wfifo" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680411094 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562680411094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680411325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680411325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680411392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680411392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/FPGA/NIOS_DE2-115/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680411473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680411473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680411720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680411720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGA/NIOS_DE2-115/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680411884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680411884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680411975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680411975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_w:the_NIOS_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/FPGA/NIOS_DE2-115/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680411978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_jtag_uart_scfifo_r NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_r:the_NIOS_core_jtag_uart_scfifo_r " "Elaborating entity \"NIOS_core_jtag_uart_scfifo_r\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|NIOS_core_jtag_uart_scfifo_r:the_NIOS_core_jtag_uart_scfifo_r\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "the_NIOS_core_jtag_uart_scfifo_r" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680412006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "NIOS_core_jtag_uart_alt_jtag_atlantic" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680412494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680412529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680412529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680412529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680412529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680412529 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562680412529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680415577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_core:u0\|NIOS_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOS_core_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680415807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_key NIOS_core:u0\|NIOS_core_key:key " "Elaborating entity \"NIOS_core_key\" for hierarchy \"NIOS_core:u0\|NIOS_core_key:key\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "key" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680415926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_ledg NIOS_core:u0\|NIOS_core_ledg:ledg " "Elaborating entity \"NIOS_core_ledg\" for hierarchy \"NIOS_core:u0\|NIOS_core_ledg:ledg\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "ledg" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680415942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_ledr NIOS_core:u0\|NIOS_core_ledr:ledr " "Elaborating entity \"NIOS_core_ledr\" for hierarchy \"NIOS_core:u0\|NIOS_core_ledr:ledr\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "ledr" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680415957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2 " "Elaborating entity \"NIOS_core_nios2_gen2\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "nios2_gen2" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680415972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu " "Elaborating entity \"NIOS_core_nios2_gen2_cpu\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" "cpu" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680416037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_test_bench NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_test_bench:the_NIOS_core_nios2_gen2_cpu_test_bench " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_test_bench\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_test_bench:the_NIOS_core_nios2_gen2_cpu_test_bench\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_test_bench" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680416711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_ic_data_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_ic_data_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_ic_data" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680416877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680417246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680417246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_data_module:NIOS_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_ic_tag_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_ic_tag" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680417640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680417640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_ic_tag_module:NIOS_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_bht_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_bht_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_bht" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680417874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680417874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_bht_module:NIOS_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680417876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_register_bank_a_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_register_bank_a" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680418334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680418334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_a_module:NIOS_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_register_bank_b_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_b_module:NIOS_core_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_register_bank_b_module:NIOS_core_nios2_gen2_cpu_register_bank_b\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_register_bank_b" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_mult_cell NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_mult_cell\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_mult_cell" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/FPGA/NIOS_DE2-115/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680418913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680418913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680418920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/FPGA/NIOS_DE2-115/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680419844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680420443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_dc_tag_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_dc_tag" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_3gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680422365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680422365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gc1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated " "Elaborating entity \"altsyncram_3gc1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_tag_module:NIOS_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_dc_data_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_dc_data_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_dc_data" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680422576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680422576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_data_module:NIOS_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_dc_victim_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_dc_victim" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680422803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680422803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_dc_victim_module:NIOS_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_debug NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680422960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_break NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_break:the_NIOS_core_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_break:the_NIOS_core_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_break" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_xbrk" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_dbrk" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_itrace NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_itrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_itrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\|NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode:NIOS_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_dtrace\|NIOS_core_nios2_gen2_cpu_nios2_oci_td_mode:NIOS_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_fifo NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo\|NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_pib NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_pib:the_NIOS_core_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_pib:the_NIOS_core_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_pib" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680423983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_oci_im NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_im:the_NIOS_core_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_im:the_NIOS_core_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_im" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_avalon_reg NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_avalon_reg:the_NIOS_core_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_avalon_reg:the_NIOS_core_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_avalon_reg" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_nios2_ocimem NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_ocimem" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "NIOS_core_nios2_gen2_cpu_ociram_sp_ram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680424410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680424410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_ocimem:the_NIOS_core_nios2_gen2_cpu_nios2_ocimem\|NIOS_core_nios2_gen2_cpu_ociram_sp_ram_module:NIOS_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_debug_slave_wrapper NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_debug_slave_tck NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_tck:the_NIOS_core_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_tck:the_NIOS_core_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "the_NIOS_core_nios2_gen2_cpu_debug_slave_tck" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_nios2_gen2_cpu_debug_slave_sysclk NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_sysclk:the_NIOS_core_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_core_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|NIOS_core_nios2_gen2_cpu_debug_slave_sysclk:the_NIOS_core_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "the_NIOS_core_nios2_gen2_cpu_debug_slave_sysclk" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" "NIOS_core_nios2_gen2_cpu_debug_slave_phy" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_debug_slave_wrapper:the_NIOS_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_onchip_memory2 NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2 " "Elaborating entity \"NIOS_core_onchip_memory2\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "onchip_memory2" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "the_altsyncram" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680424990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_core_onchip_memory2.hex " "Parameter \"init_file\" = \"NIOS_core_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680424990 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562680424990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qah1 " "Found entity 1: altsyncram_qah1" {  } { { "db/altsyncram_qah1.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_qah1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680425085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680425085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qah1 NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated " "Elaborating entity \"altsyncram_qah1\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680425087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680425703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680425703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_qah1.tdf" "decode3" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_qah1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680425706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680425816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680425816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"NIOS_core:u0\|NIOS_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qah1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_qah1.tdf" "mux2" { Text "D:/FPGA/NIOS_DE2-115/db/altsyncram_qah1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680425818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_sw NIOS_core:u0\|NIOS_core_sw:sw " "Elaborating entity \"NIOS_core_sw\" for hierarchy \"NIOS_core:u0\|NIOS_core_sw:sw\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "sw" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680425992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_sysid_qsys NIOS_core:u0\|NIOS_core_sysid_qsys:sysid_qsys " "Elaborating entity \"NIOS_core_sysid_qsys\" for hierarchy \"NIOS_core:u0\|NIOS_core_sysid_qsys:sysid_qsys\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "sysid_qsys" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_timer NIOS_core:u0\|NIOS_core_timer:timer " "Elaborating entity \"NIOS_core_timer\" for hierarchy \"NIOS_core:u0\|NIOS_core_timer:timer\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "timer" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_core_mm_interconnect_0\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "mm_interconnect_0" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "ledg_s1_translator" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_core_mm_interconnect_0_router\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router\|NIOS_core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router:router\|NIOS_core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680426997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_001_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001\|NIOS_core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_001:router_001\|NIOS_core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_002 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_002\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router_002" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_002_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002\|NIOS_core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_002:router_002\|NIOS_core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_003 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_003\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "router_003" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_router_003_default_decode NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003\|NIOS_core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS_core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_router_003:router_003\|NIOS_core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_demux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_demux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_demux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_mux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_mux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_cmd_mux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_demux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_demux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_demux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_mux NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_mux" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_rsp_mux_001 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS_core_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_avalon_st_adapter NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_core:u0\|NIOS_core_mm_interconnect_0:mm_interconnect_0\|NIOS_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_core_irq_mapper NIOS_core:u0\|NIOS_core_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_core_irq_mapper\" for hierarchy \"NIOS_core:u0\|NIOS_core_irq_mapper:irq_mapper\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "irq_mapper" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_core:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_core:u0\|altera_reset_controller:rst_controller\"" {  } { { "NIOS_core/synthesis/NIOS_core.v" "rst_controller" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/NIOS_core.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680427834 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1562680429562 "|NIOS_DE2_115|NIOS_core:u0|NIOS_core_nios2_gen2:nios2_gen2|NIOS_core_nios2_gen2_cpu:cpu|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci|NIOS_core_nios2_gen2_cpu_nios2_oci_itrace:the_NIOS_core_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1562680431232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.07.09.21:54:00 Progress: Loading sld2b44d33f/alt_sld_fab_wrapper_hw.tcl " "2019.07.09.21:54:00 Progress: Loading sld2b44d33f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680440610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680450172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680450496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680463454 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680463677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680463912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680464185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680464224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680464228 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1562680465031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2b44d33f/alt_sld_fab.v" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680465411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680465411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680465645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680465645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680465652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680465652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680465783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680465783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680465913 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680465913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680465913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGA/NIOS_DE2-115/db/ip/sld2b44d33f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680466015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680466015 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680473730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680473730 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680473730 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562680473730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680474245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474245 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562680474245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680474346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680474346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680474447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_mult_cell:the_NIOS_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680474447 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562680474447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/FPGA/NIOS_DE2-115/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562680474534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680474534 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1562680475731 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1562680475731 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1562680475810 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1562680475810 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1562680475810 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1562680475810 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1562680475810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562680475835 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 292 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 309 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 316 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 326 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562680476051 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1562680476051 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7651 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_jtag_uart.v" 398 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 4045 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 5903 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 7660 -1 0 } } { "NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_timer.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_timer.v" 167 -1 0 } } { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 5822 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1562680476117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1562680476117 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Node \"PS2_CLK~synth\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680478743 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 287 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680478743 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562680478743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] VCC " "Pin \"LEDG\[8\]\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562680478748 "|NIOS_DE2_115|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562680478748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680479224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562680483405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680483816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/NIOS_DE2-115/output_files/NIOS_DE2-115.map.smsg " "Generated suppressed messages file D:/FPGA/NIOS_DE2-115/output_files/NIOS_DE2-115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680485064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562680489711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562680489711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 280 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 281 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 372 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562680492152 "|NIOS_DE2_115|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562680492152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5074 " "Implemented 5074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562680492154 ""} { "Info" "ICUT_CUT_TM_OPINS" "249 " "Implemented 249 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562680492154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "143 " "Implemented 143 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1562680492154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4286 " "Implemented 4286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562680492154 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562680492154 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1562680492154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562680492154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 371 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 371 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562680492256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 21:54:52 2019 " "Processing ended: Tue Jul 09 21:54:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562680492256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562680492256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562680492256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562680492256 ""}
