gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,
gtwizard_ultrascale_0_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gthe4_channel_wrapper.v,
gtwizard_ultrascale_v1_7_gthe4_common.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gthe4_common.v,
gtwizard_ultrascale_0_gthe4_common_wrapper.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gthe4_common_wrapper.v,
gtwizard_ultrascale_0_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gthe4.v,
gtwizard_ultrascale_0_gtwizard_top.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_top.v,
gtwizard_ultrascale_0.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
