// Seed: 1004757000
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    inout  logic id_0,
    output tri0  id_1,
    input  tri   id_2
);
  wire id_4;
  reg  id_5;
  final begin
    id_0 <= #1 id_5;
  end
  wire id_6;
  wire id_8;
  wire id_9;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  assign id_4 = 1'd0;
endmodule
