{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666178648976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666178648977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 14:24:08 2022 " "Processing started: Wed Oct 19 14:24:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666178648977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178648977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178648977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666178649334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662060 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "components/control_unit.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662062 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-rtl " "Found design unit 1: memory_interface-rtl" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662064 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "components/memory_interface.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_alu-rtl " "Found design unit 1: uut_alu-rtl" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662065 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_alu " "Found entity 1: uut_alu" {  } { { "components/uut_alu.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_decode-rtl " "Found design unit 1: uut_decode-rtl" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662067 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_decode " "Found entity 1: uut_decode" {  } { { "components/uut_decode.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_fetch-rtl " "Found design unit 1: uut_fetch-rtl" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662068 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_fetch " "Found entity 1: uut_fetch" {  } { { "components/uut_fetch.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_mem-rtl " "Found design unit 1: uut_mem-rtl" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662069 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_mem " "Found entity 1: uut_mem" {  } { { "components/uut_mem.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uut_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uut_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uut_register-rtl " "Found design unit 1: uut_register-rtl" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662071 ""} { "Info" "ISGN_ENTITY_NAME" "1 uut_register " "Found entity 1: uut_register" {  } { { "components/uut_register.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_interface_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_tb-rtl " "Found design unit 1: memory_interface_tb-rtl" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662072 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_tb " "Found entity 1: memory_interface_tb" {  } { { "testbenches/memory_interface_tb.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "components/ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662074 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "components/ram/ram.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory_interface_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface_1-rtl " "Found design unit 1: memory_interface_1-rtl" {  } { { "components/memory_interface_1.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662075 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface_1 " "Found entity 1: memory_interface_1" {  } { { "components/memory_interface_1.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "components/rom/rom.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662076 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "components/rom/rom.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "components/test.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662078 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "components/test.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666178662078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178662078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uut_decode " "Elaborating entity \"uut_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666178662201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666178663684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666178665069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666178665069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "109 " "Implemented 109 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666178665165 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666178665165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666178665165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666178665165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666178665176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 14:24:25 2022 " "Processing ended: Wed Oct 19 14:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666178665176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666178665176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666178665176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666178665176 ""}
