{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.563437,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.711315,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.206563,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.203508,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0574587,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.203508,
	"finish__design__instance__count__class:fill_cell": 27654,
	"finish__design__instance__area__class:fill_cell": 2961.84,
	"finish__design__instance__count__class:tap_cell": 976,
	"finish__design__instance__area__class:tap_cell": 28.4602,
	"finish__design__instance__count__class:tie_cell": 1664,
	"finish__design__instance__area__class:tie_cell": 72.7834,
	"finish__design__instance__count__class:buffer": 1643,
	"finish__design__instance__area__class:buffer": 307.638,
	"finish__design__instance__count__class:clock_buffer": 59,
	"finish__design__instance__area__class:clock_buffer": 24.2028,
	"finish__design__instance__count__class:timing_repair_buffer": 313,
	"finish__design__instance__area__class:timing_repair_buffer": 31.7261,
	"finish__design__instance__count__class:inverter": 1744,
	"finish__design__instance__area__class:inverter": 86.3719,
	"finish__design__instance__count__class:clock_inverter": 29,
	"finish__design__instance__area__class:clock_inverter": 7.52328,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 712.597,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13017,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1417.07,
	"finish__design__instance__count": 49031,
	"finish__design__instance__area": 5650.22,
	"finish__timing__setup__tns": -2740.9,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -62.6548,
	"finish__timing__hold__ws": 37.2723,
	"finish__clock__skew__setup": 169.232,
	"finish__clock__skew__hold": 142.552,
	"finish__timing__drv__max_slew_limit": -0.301875,
	"finish__timing__drv__max_slew": 225,
	"finish__timing__drv__max_cap_limit": 0.217083,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 156,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0221343,
	"finish__power__switching__total": 0.0250818,
	"finish__power__leakage__total": 2.21458e-06,
	"finish__power__total": 0.0472183,
	"finish__design__io": 264,
	"finish__design__die__area": 6298.64,
	"finish__design__core__area": 5650.22,
	"finish__design__instance__count": 21377,
	"finish__design__instance__area": 2688.38,
	"finish__design__instance__count__stdcell": 21377,
	"finish__design__instance__area__stdcell": 2688.38,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.475801,
	"finish__design__instance__utilization__stdcell": 0.475801,
	"finish__design__rows": 278,
	"finish__design__rows:asap7sc7p5t": 278,
	"finish__design__sites": 387532,
	"finish__design__sites:asap7sc7p5t": 387532,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}