Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jan 31 20:51:59 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            9 |
| Yes          | No                    | No                     |             454 |          190 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             103 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                               Enable Signal                                               |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_VITIS_LOOP_27_1_fu_32/flow_control_loop_pipe_sequential_init_U/E[0] |                                                                                    |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38_reg_file_ce1 | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/funcx_reg_1226[3]_i_1_n_0 |                4 |              7 |         1.75 |
|  ap_clk      |                                                                                                           | ap_rst                                                                             |                9 |             18 |         2.00 |
|  ap_clk      |                                                                                                           |                                                                                    |               13 |             23 |         1.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/src2_reg_2750                                    |                                                                                    |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_state2                                 |                                                                                    |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38_reg_file_ce1 |                                                                                    |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/imm_5_reg_256                                    | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/imm_5_reg_256[31]_i_1_n_0 |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_2_n_0                            | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/pc_fu_172[31]_i_1_n_0     |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_2_reg_287[31]_i_1_n_0                        |                                                                                    |               29 |             32 |         1.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_3620                                 | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_362           |               32 |             32 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_state6                                 |                                                                                    |               12 |             33 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_state7                                 |                                                                                    |               15 |             34 |         2.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_state5                                 |                                                                                    |               53 |            101 |         1.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_state4                                 |                                                                                    |               46 |            152 |         3.30 |
+--------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


