// Seed: 3147329637
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    output tri id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    output tri0  id_2,
    output wor   id_3,
    output uwire id_4
);
  wire id_6;
  reg  id_7;
  module_0(
      id_1, id_1, id_4, id_1, id_3, id_1, id_1, id_1, id_2
  );
  reg id_8 = 1;
  always @(id_1) begin
    id_7 <= 1;
    id_8 <= id_8;
  end
endmodule
