package framework.memdomain.backend.shared

import chisel3._
import chisel3.util._
import chisel3.experimental.hierarchy.{instantiable, public, Instance, Instantiate}
import framework.memdomain.backend.{MTraceDPI, MemRequestIO}
import framework.memdomain.backend.accpipe.AccPipe
import framework.memdomain.backend.banks.SramBank
import framework.memdomain.frontend.mem.MemConfigerIO
import framework.top.GlobalConfig

@instantiable
class SharedMemBackend(val b: GlobalConfig) extends Module {
  private val nCores       = b.top.nCores
  private val totalBanks   = SharedMemLayout.totalBank(b)
  private val totalChannel = SharedMemLayout.totalChannel(b)

  @public
  val io = IO(new Bundle {
    val mem_req = Vec(totalChannel, Flipped(new MemRequestIO(b)))
    val config  = Flipped(Decoupled(new MemConfigerIO(b)))

    // Query interface for frontend to get group count
    val query_vbank_id    = Input(UInt(8.W))
    val query_group_count = Output(UInt(4.W))
  })

  val banks:    Seq[Instance[SramBank]] = Seq.fill(totalBanks)(Instantiate(new SramBank(b)))
  val accPipes: Seq[Instance[AccPipe]]  = Seq.fill(totalChannel)(Instantiate(new AccPipe(b)))

  // Per-channel memory trace DPI-C modules to avoid losing simultaneous events
  val mtraces = Seq.fill(totalChannel)(Module(new MTraceDPI))
  for (mt <- mtraces) {
    mt.io.is_write  := 0.U
    mt.io.is_shared := 0.U
    mt.io.channel   := 0.U
    mt.io.hart_id   := 0.U
    mt.io.vbank_id  := 0.U
    mt.io.pbank_id  := 0.U
    mt.io.group_id  := 0.U
    mt.io.addr      := 0.U
    mt.io.data_lo   := 0.U
    mt.io.data_hi   := 0.U
    mt.io.enable    := false.B
  }

  // -----------------------------------------------------------------------------
  // Mapping table
  // -----------------------------------------------------------------------------
  class MappingTableEntry extends Bundle {
    val valid    = Bool()
    val hart_id  = UInt(b.core.xLen.W)
    val vbank_id = UInt(5.W)
    val is_multi = Bool()
    val group_id = UInt(3.W)
  }

  val mappingTable = RegInit(VecInit(Seq.fill(totalBanks)(0.U.asTypeOf(new MappingTableEntry))))

  val clearIdle :: clearReq :: clearResp :: Nil = Enum(3)
  val clearState                                = RegInit(clearIdle)
  val clearAddr                                 = RegInit(0.U(log2Ceil(b.memDomain.bankEntries).W))
  val clearPbank                                = RegInit(0.U(log2Up(totalBanks).W))
  val clearHart                                 = RegInit(0.U(b.core.xLen.W))
  val clearVbank                                = RegInit(0.U(5.W))
  val clearIsMulti                              = RegInit(false.B)
  val clearGroup                                = RegInit(0.U(3.W))
  val idleCycles                                = RegInit(0.U(3.W))

  def isAcc(hart_id: UInt, vbank_id: UInt): Bool =
    mappingTable.map(entry =>
      entry.valid && (entry.vbank_id === vbank_id) && (entry.hart_id === hart_id) && entry.is_multi
    ).reduce(_ || _)

  def addEntry(
    hart_id:  UInt,
    vbank_id: UInt,
    pbank_id: UInt,
    is_multi: Bool,
    group_id: UInt
  ): Unit = {
    val entry = mappingTable(pbank_id)
    entry.valid    := true.B
    entry.hart_id  := hart_id
    entry.vbank_id := vbank_id
    entry.is_multi := is_multi
    entry.group_id := group_id
  }

  def deleteEntry(hart_id: UInt, vbank_id: UInt): Unit = {
    for (i <- 0 until totalBanks) {
      when(mappingTable(i).valid && mappingTable(i).vbank_id === vbank_id && mappingTable(i).hart_id === hart_id) {
        mappingTable(i).valid    := false.B
        mappingTable(i).vbank_id := 0.U
        mappingTable(i).is_multi := false.B
        mappingTable(i).group_id := 0.U
      }
    }
  }

  def getFreePbankId(): UInt = {
    val freePbankId = mappingTable.indexWhere(_.valid === false.B)
    freePbankId
  }

  // -----------------------------------------------------------------------------
  // Default Value
  // -----------------------------------------------------------------------------

  for (i <- 0 until totalChannel) {
    accPipes(i).io.mem_req.write <> io.mem_req(i).write
    accPipes(i).io.mem_req.read <> io.mem_req(i).read
    accPipes(i).io.mem_req.bank_id   := io.mem_req(i).bank_id
    accPipes(i).io.mem_req.group_id  := io.mem_req(i).group_id
    accPipes(i).io.mem_req.is_shared := io.mem_req(i).is_shared
    accPipes(i).io.mem_req.hart_id   := io.mem_req(i).hart_id

    // Bank-side defaults (only driven when a bank is actually connected)
    accPipes(i).io.sramRead.req.ready  := false.B
    accPipes(i).io.sramRead.resp.valid := false.B
    accPipes(i).io.sramRead.resp.bits  := DontCare

    accPipes(i).io.sramWrite.req.ready  := false.B
    accPipes(i).io.sramWrite.resp.valid := false.B
    accPipes(i).io.sramWrite.resp.bits  := DontCare

    accPipes(i).io.is_multi := isAcc(io.mem_req(i).hart_id, io.mem_req(i).bank_id)
  }

  banks.zipWithIndex.foreach {
    case (bank, _) =>
      bank.io.sramRead.req.valid  := false.B
      bank.io.sramRead.req.bits   := DontCare
      bank.io.sramRead.resp.ready := true.B

      bank.io.sramWrite.req.valid  := false.B
      bank.io.sramWrite.req.bits   := DontCare
      bank.io.sramWrite.resp.ready := true.B
  }

  val hasMemReq = VecInit((0 until totalChannel).map { i =>
    io.mem_req(i).read.req.valid || io.mem_req(i).write.req.valid || accPipes(i).io.busy
  }).asUInt.orR

  val canStartClear = clearState === clearIdle && !hasMemReq && idleCycles >= 2.U

  when(clearState === clearIdle) {
    when(hasMemReq) {
      idleCycles := 0.U
    }.elsewhen(idleCycles =/= 7.U) {
      idleCycles := idleCycles + 1.U
    }
  }.otherwise {
    idleCycles := 0.U
  }

  val clearWriteFires = Wire(Vec(totalBanks, Bool()))
  val clearRespFires  = Wire(Vec(totalBanks, Bool()))
  val clearLast       = clearAddr === (b.memDomain.bankEntries - 1).U

  for (j <- 0 until totalBanks) {
    val clearing = clearPbank === j.U
    clearWriteFires(j) := clearing && banks(j).io.sramWrite.req.fire
    clearRespFires(j)  := clearing && banks(j).io.sramWrite.resp.fire
    when(clearState === clearReq && clearing) {
      banks(j).io.sramWrite.req.valid      := true.B
      banks(j).io.sramWrite.req.bits.addr  := clearAddr
      banks(j).io.sramWrite.req.bits.mask  := VecInit(Seq.fill(b.memDomain.bankMaskLen)(true.B))
      banks(j).io.sramWrite.req.bits.data  := 0.U
      banks(j).io.sramWrite.req.bits.wmode := false.B
    }
  }

  val clearWriteFire = clearWriteFires.reduce(_ || _)
  val clearRespFire  = clearRespFires.reduce(_ || _)
  val clearDone      = clearState === clearResp && clearRespFire && clearLast
  io.config.ready := (clearState === clearIdle && !io.config.bits.alloc) || clearDone

  // -----------------------------------------------------------------------------
  // Bank Alloc/Release
  // -----------------------------------------------------------------------------

  when(canStartClear && io.config.valid && io.config.bits.alloc) {
    clearPbank   := getFreePbankId()
    clearHart    := io.config.bits.hart_id
    clearVbank   := io.config.bits.vbank_id
    clearIsMulti := io.config.bits.is_multi
    clearGroup   := io.config.bits.group_id
    clearAddr    := 0.U
    clearState   := clearReq
  }

  when(clearState === clearReq && clearWriteFire) {
    clearState := clearResp
  }

  when(clearState === clearResp && clearRespFire) {
    when(clearLast) {
      clearState := clearIdle
    }.otherwise {
      clearAddr  := clearAddr + 1.U
      clearState := clearReq
    }
  }

  when(io.config.fire) {
    when(io.config.bits.alloc) {
      addEntry(
        clearHart,
        clearVbank,
        clearPbank,
        clearIsMulti,
        clearGroup
      )
    }.otherwise {
      deleteEntry(io.config.bits.hart_id, io.config.bits.vbank_id)
    }
  }

  // -----------------------------------------------------------------------------
  // Query interface: return group count for a given vbank_id
  // -----------------------------------------------------------------------------
  val groupCounts = mappingTable.map { entry =>
    val matches = entry.valid && (entry.vbank_id === io.query_vbank_id)
    val count   = Mux(entry.is_multi, entry.group_id + 1.U, 1.U)
    Mux(matches, count, 0.U)
  }

  io.query_group_count := groupCounts.reduce((a, b) => Mux(a > b, a, b))

  // -----------------------------------------------------------------------------
  // Connect AccPipe and Banks
  // -----------------------------------------------------------------------------
  private def emitTrace(
    ch:      Int,
    isWrite: UInt,
    pbankId: UInt,
    addr:    UInt,
    dataLo:  UInt,
    dataHi:  UInt,
    en:      Bool
  ): Unit = {
    mtraces(ch).io.is_write  := isWrite
    mtraces(ch).io.is_shared := io.mem_req(ch).is_shared.asUInt
    mtraces(ch).io.channel   := ch.U
    mtraces(ch).io.hart_id   := io.mem_req(ch).hart_id
    mtraces(ch).io.vbank_id  := io.mem_req(ch).bank_id
    mtraces(ch).io.pbank_id  := pbankId
    mtraces(ch).io.group_id  := io.mem_req(ch).group_id
    mtraces(ch).io.addr      := addr
    mtraces(ch).io.data_lo   := dataLo
    mtraces(ch).io.data_hi   := dataHi
    mtraces(ch).io.enable    := en
  }

  for (i <- 0 until totalChannel) {
    val req_valid = (io.mem_req(i).read.req.valid || io.mem_req(i).write.req.valid) && clearState === clearIdle

    val tracePbankId = Wire(UInt(32.W))
    tracePbankId := 0.U
    for (j <- 0 until totalBanks) {
      val trace_hit_bank = mappingTable(j).valid &&
        (mappingTable(j).hart_id === io.mem_req(i).hart_id) &&
        (mappingTable(j).vbank_id === io.mem_req(i).bank_id) &&
        (!mappingTable(j).is_multi ||
          (mappingTable(j).is_multi && (mappingTable(j).group_id === io.mem_req(i).group_id)))
      when(trace_hit_bank) {
        tracePbankId := j.U
      }
    }

    // Memory trace: read request
    when(io.mem_req(i).read.req.fire) {
      emitTrace(i, 0.U, tracePbankId, io.mem_req(i).read.req.bits.addr, 0.U, 0.U, true.B)
    }

    // Memory trace: write request
    when(io.mem_req(i).write.req.fire) {
      emitTrace(
        i,
        1.U,
        tracePbankId,
        io.mem_req(i).write.req.bits.addr,
        io.mem_req(i).write.req.bits.data(63, 0),
        io.mem_req(i).write.req.bits.data(127, 64),
        true.B
      )
    }

    for (j <- 0 until totalBanks) {
      val hit_bank = mappingTable(j).valid &&
        (mappingTable(j).hart_id === io.mem_req(i).hart_id) &&
        (mappingTable(j).vbank_id === io.mem_req(i).bank_id) &&
        (!mappingTable(j).is_multi ||
          (mappingTable(j).is_multi && (mappingTable(j).group_id === io.mem_req(i).group_id)))

      val hold_one = RegNext(hit_bank && req_valid, init = false.B)

      when((hit_bank && req_valid) || hold_one) {
        banks(j).io.sramRead <> accPipes(i).io.sramRead
        banks(j).io.sramWrite <> accPipes(i).io.sramWrite
      }
    }
  }
}
