{
  "module_name": "vc4_drm.h",
  "hash_id": "804c4cb36f735a11242effd9c7bf4cc50c6ba6c07ae25685bbc172767936f1cb",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/vc4_drm.h",
  "human_readable_source": " \n\n#ifndef _UAPI_VC4_DRM_H_\n#define _UAPI_VC4_DRM_H_\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n#define DRM_VC4_SUBMIT_CL                         0x00\n#define DRM_VC4_WAIT_SEQNO                        0x01\n#define DRM_VC4_WAIT_BO                           0x02\n#define DRM_VC4_CREATE_BO                         0x03\n#define DRM_VC4_MMAP_BO                           0x04\n#define DRM_VC4_CREATE_SHADER_BO                  0x05\n#define DRM_VC4_GET_HANG_STATE                    0x06\n#define DRM_VC4_GET_PARAM                         0x07\n#define DRM_VC4_SET_TILING                        0x08\n#define DRM_VC4_GET_TILING                        0x09\n#define DRM_VC4_LABEL_BO                          0x0a\n#define DRM_VC4_GEM_MADVISE                       0x0b\n#define DRM_VC4_PERFMON_CREATE                    0x0c\n#define DRM_VC4_PERFMON_DESTROY                   0x0d\n#define DRM_VC4_PERFMON_GET_VALUES                0x0e\n\n#define DRM_IOCTL_VC4_SUBMIT_CL           DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_SUBMIT_CL, struct drm_vc4_submit_cl)\n#define DRM_IOCTL_VC4_WAIT_SEQNO          DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_WAIT_SEQNO, struct drm_vc4_wait_seqno)\n#define DRM_IOCTL_VC4_WAIT_BO             DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_WAIT_BO, struct drm_vc4_wait_bo)\n#define DRM_IOCTL_VC4_CREATE_BO           DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_CREATE_BO, struct drm_vc4_create_bo)\n#define DRM_IOCTL_VC4_MMAP_BO             DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_MMAP_BO, struct drm_vc4_mmap_bo)\n#define DRM_IOCTL_VC4_CREATE_SHADER_BO    DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_CREATE_SHADER_BO, struct drm_vc4_create_shader_bo)\n#define DRM_IOCTL_VC4_GET_HANG_STATE      DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_GET_HANG_STATE, struct drm_vc4_get_hang_state)\n#define DRM_IOCTL_VC4_GET_PARAM           DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_GET_PARAM, struct drm_vc4_get_param)\n#define DRM_IOCTL_VC4_SET_TILING          DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_SET_TILING, struct drm_vc4_set_tiling)\n#define DRM_IOCTL_VC4_GET_TILING          DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_GET_TILING, struct drm_vc4_get_tiling)\n#define DRM_IOCTL_VC4_LABEL_BO            DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_LABEL_BO, struct drm_vc4_label_bo)\n#define DRM_IOCTL_VC4_GEM_MADVISE         DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_GEM_MADVISE, struct drm_vc4_gem_madvise)\n#define DRM_IOCTL_VC4_PERFMON_CREATE      DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_PERFMON_CREATE, struct drm_vc4_perfmon_create)\n#define DRM_IOCTL_VC4_PERFMON_DESTROY     DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_PERFMON_DESTROY, struct drm_vc4_perfmon_destroy)\n#define DRM_IOCTL_VC4_PERFMON_GET_VALUES  DRM_IOWR(DRM_COMMAND_BASE + DRM_VC4_PERFMON_GET_VALUES, struct drm_vc4_perfmon_get_values)\n\nstruct drm_vc4_submit_rcl_surface {\n\t__u32 hindex;  \n\t__u32 offset;  \n\t \n\t__u16 bits;\n\n#define VC4_SUBMIT_RCL_SURFACE_READ_IS_FULL_RES\t\t(1 << 0)\n\t__u16 flags;\n};\n\n \nstruct drm_vc4_submit_cl {\n\t \n\t__u64 bin_cl;\n\n\t \n\t__u64 shader_rec;\n\n\t \n\t__u64 uniforms;\n\t__u64 bo_handles;\n\n\t \n\t__u32 bin_cl_size;\n\t \n\t__u32 shader_rec_size;\n\t \n\t__u32 shader_rec_count;\n\t \n\t__u32 uniforms_size;\n\n\t \n\t__u32 bo_handle_count;\n\n\t \n\t__u16 width;\n\t__u16 height;\n\t__u8 min_x_tile;\n\t__u8 min_y_tile;\n\t__u8 max_x_tile;\n\t__u8 max_y_tile;\n\tstruct drm_vc4_submit_rcl_surface color_read;\n\tstruct drm_vc4_submit_rcl_surface color_write;\n\tstruct drm_vc4_submit_rcl_surface zs_read;\n\tstruct drm_vc4_submit_rcl_surface zs_write;\n\tstruct drm_vc4_submit_rcl_surface msaa_color_write;\n\tstruct drm_vc4_submit_rcl_surface msaa_zs_write;\n\t__u32 clear_color[2];\n\t__u32 clear_z;\n\t__u8 clear_s;\n\n\t__u32 pad:24;\n\n#define VC4_SUBMIT_CL_USE_CLEAR_COLOR\t\t\t(1 << 0)\n \n#define VC4_SUBMIT_CL_FIXED_RCL_ORDER\t\t\t(1 << 1)\n#define VC4_SUBMIT_CL_RCL_ORDER_INCREASING_X\t\t(1 << 2)\n#define VC4_SUBMIT_CL_RCL_ORDER_INCREASING_Y\t\t(1 << 3)\n\t__u32 flags;\n\n\t \n\t__u64 seqno;\n\n\t \n\t__u32 perfmonid;\n\n\t \n\t__u32 in_sync;\n\n\t \n\t__u32 out_sync;\n\n\t__u32 pad2;\n};\n\n \nstruct drm_vc4_wait_seqno {\n\t__u64 seqno;\n\t__u64 timeout_ns;\n};\n\n \nstruct drm_vc4_wait_bo {\n\t__u32 handle;\n\t__u32 pad;\n\t__u64 timeout_ns;\n};\n\n \nstruct drm_vc4_create_bo {\n\t__u32 size;\n\t__u32 flags;\n\t \n\t__u32 handle;\n\t__u32 pad;\n};\n\n \nstruct drm_vc4_mmap_bo {\n\t \n\t__u32 handle;\n\t__u32 flags;\n\t \n\t__u64 offset;\n};\n\n \nstruct drm_vc4_create_shader_bo {\n\t \n\t__u32 size;\n\t \n\t__u32 flags;\n\n\t \n\t__u64 data;\n\n\t \n\t__u32 handle;\n\t \n\t__u32 pad;\n};\n\nstruct drm_vc4_get_hang_state_bo {\n\t__u32 handle;\n\t__u32 paddr;\n\t__u32 size;\n\t__u32 pad;\n};\n\n \nstruct drm_vc4_get_hang_state {\n\t \n\t__u64 bo;\n\t \n\t__u32 bo_count;\n\n\t__u32 start_bin, start_render;\n\n\t__u32 ct0ca, ct0ea;\n\t__u32 ct1ca, ct1ea;\n\t__u32 ct0cs, ct1cs;\n\t__u32 ct0ra0, ct1ra0;\n\n\t__u32 bpca, bpcs;\n\t__u32 bpoa, bpos;\n\n\t__u32 vpmbase;\n\n\t__u32 dbge;\n\t__u32 fdbgo;\n\t__u32 fdbgb;\n\t__u32 fdbgr;\n\t__u32 fdbgs;\n\t__u32 errstat;\n\n\t \n\t__u32 pad[16];\n};\n\n#define DRM_VC4_PARAM_V3D_IDENT0\t\t0\n#define DRM_VC4_PARAM_V3D_IDENT1\t\t1\n#define DRM_VC4_PARAM_V3D_IDENT2\t\t2\n#define DRM_VC4_PARAM_SUPPORTS_BRANCHES\t\t3\n#define DRM_VC4_PARAM_SUPPORTS_ETC1\t\t4\n#define DRM_VC4_PARAM_SUPPORTS_THREADED_FS\t5\n#define DRM_VC4_PARAM_SUPPORTS_FIXED_RCL_ORDER\t6\n#define DRM_VC4_PARAM_SUPPORTS_MADVISE\t\t7\n#define DRM_VC4_PARAM_SUPPORTS_PERFMON\t\t8\n\nstruct drm_vc4_get_param {\n\t__u32 param;\n\t__u32 pad;\n\t__u64 value;\n};\n\nstruct drm_vc4_get_tiling {\n\t__u32 handle;\n\t__u32 flags;\n\t__u64 modifier;\n};\n\nstruct drm_vc4_set_tiling {\n\t__u32 handle;\n\t__u32 flags;\n\t__u64 modifier;\n};\n\n \nstruct drm_vc4_label_bo {\n\t__u32 handle;\n\t__u32 len;\n\t__u64 name;\n};\n\n \n#define VC4_MADV_WILLNEED\t\t\t0\n#define VC4_MADV_DONTNEED\t\t\t1\n#define __VC4_MADV_PURGED\t\t\t2\n#define __VC4_MADV_NOTSUPP\t\t\t3\n\nstruct drm_vc4_gem_madvise {\n\t__u32 handle;\n\t__u32 madv;\n\t__u32 retained;\n\t__u32 pad;\n};\n\nenum {\n\tVC4_PERFCNT_FEP_VALID_PRIMS_NO_RENDER,\n\tVC4_PERFCNT_FEP_VALID_PRIMS_RENDER,\n\tVC4_PERFCNT_FEP_CLIPPED_QUADS,\n\tVC4_PERFCNT_FEP_VALID_QUADS,\n\tVC4_PERFCNT_TLB_QUADS_NOT_PASSING_STENCIL,\n\tVC4_PERFCNT_TLB_QUADS_NOT_PASSING_Z_AND_STENCIL,\n\tVC4_PERFCNT_TLB_QUADS_PASSING_Z_AND_STENCIL,\n\tVC4_PERFCNT_TLB_QUADS_ZERO_COVERAGE,\n\tVC4_PERFCNT_TLB_QUADS_NON_ZERO_COVERAGE,\n\tVC4_PERFCNT_TLB_QUADS_WRITTEN_TO_COLOR_BUF,\n\tVC4_PERFCNT_PLB_PRIMS_OUTSIDE_VIEWPORT,\n\tVC4_PERFCNT_PLB_PRIMS_NEED_CLIPPING,\n\tVC4_PERFCNT_PSE_PRIMS_REVERSED,\n\tVC4_PERFCNT_QPU_TOTAL_IDLE_CYCLES,\n\tVC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_VERTEX_COORD_SHADING,\n\tVC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_FRAGMENT_SHADING,\n\tVC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_EXEC_VALID_INST,\n\tVC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_TMUS,\n\tVC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_SCOREBOARD,\n\tVC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_VARYINGS,\n\tVC4_PERFCNT_QPU_TOTAL_INST_CACHE_HIT,\n\tVC4_PERFCNT_QPU_TOTAL_INST_CACHE_MISS,\n\tVC4_PERFCNT_QPU_TOTAL_UNIFORM_CACHE_HIT,\n\tVC4_PERFCNT_QPU_TOTAL_UNIFORM_CACHE_MISS,\n\tVC4_PERFCNT_TMU_TOTAL_TEXT_QUADS_PROCESSED,\n\tVC4_PERFCNT_TMU_TOTAL_TEXT_CACHE_MISS,\n\tVC4_PERFCNT_VPM_TOTAL_CLK_CYCLES_VDW_STALLED,\n\tVC4_PERFCNT_VPM_TOTAL_CLK_CYCLES_VCD_STALLED,\n\tVC4_PERFCNT_L2C_TOTAL_L2_CACHE_HIT,\n\tVC4_PERFCNT_L2C_TOTAL_L2_CACHE_MISS,\n\tVC4_PERFCNT_NUM_EVENTS,\n};\n\n#define DRM_VC4_MAX_PERF_COUNTERS\t16\n\nstruct drm_vc4_perfmon_create {\n\t__u32 id;\n\t__u32 ncounters;\n\t__u8 events[DRM_VC4_MAX_PERF_COUNTERS];\n};\n\nstruct drm_vc4_perfmon_destroy {\n\t__u32 id;\n};\n\n \nstruct drm_vc4_perfmon_get_values {\n\t__u32 id;\n\t__u64 values_ptr;\n};\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}