#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jan  6 09:30:36 2026
# Process ID         : 2728
# Current directory  : C:/Repos/projects/NexysA7/HASO
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3756 C:\Repos\projects\NexysA7\HASO\MS2.xpr
# Log file           : C:/Repos/projects/NexysA7/HASO/vivado.log
# Journal file       : C:/Repos/projects/NexysA7/HASO\vivado.jou
# Running On         : DESKTOP-R1P66H2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3500U with Radeon Vega Mobile Gfx  
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 6312 MB
# Swap memory        : 5637 MB
# Total Virtual      : 11949 MB
# Available Virtual  : 6763 MB
#-----------------------------------------------------------
start_gui
open_project C:/Repos/projects/NexysA7/HASO/MS2.xpr
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_mcs:3.0 microblaze_mcs_0
endgroup
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_bd_cell -type module -reference ClkDivider ClkDivider_0
set_property location {1 107 -306} [get_bd_cells ClkDivider_0]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_100mhz] [get_bd_pins microblaze_mcs_0/Clk]
delete_bd_objs [get_bd_nets ClkDivider_0_clk_out_100mhz]
set_property location {0.5 27 -409} [get_bd_cells ClkDivider_0]
set_property location {2 453 -413} [get_bd_cells microblaze_mcs_0]
create_bd_cell -type module -reference MorseRx MorseRx_0
set_property location {1 115 -569} [get_bd_cells MorseRx_0]
create_bd_cell -type module -reference MorseTx MorseTx_0
set_property location {2 421 -322} [get_bd_cells microblaze_mcs_0]
set_property location {0.5 -173 -353} [get_bd_cells ClkDivider_0]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_100mhz] [get_bd_pins microblaze_mcs_0/Clk]
startgroup
set_property -dict [list \
  CONFIG.UART_BAUDRATE {115200} \
  CONFIG.UART_BOARD_INTERFACE {usb_uart} \
] [get_bd_cells microblaze_mcs_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.USE_GPI1 {1} \
  CONFIG.USE_GPO1 {1} \
  CONFIG.USE_GPO2 {0} \
] [get_bd_cells microblaze_mcs_0]
endgroup
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_1mhz] [get_bd_pins MorseRx_0/CLK1MHZ]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_1mhz] [get_bd_pins MorseTx_0/CLK1MHZ]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 -257 -555} [get_bd_cells proc_sys_reset_0]
set_property location {0.5 -323 -546} [get_bd_cells proc_sys_reset_0]
set_property -dict [list \
  CONFIG.C_EXT_RESET_HIGH {0} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins MorseRx_0/Output_Symbol] [get_bd_pins microblaze_mcs_0/GPIO1_tri_i]
connect_bd_net [get_bd_pins MorseTx_0/ASCII] [get_bd_pins microblaze_mcs_0/GPIO1_tri_o]
startgroup
set_property -dict [list \
  CONFIG.USE_GPI2 {1} \
  CONFIG.USE_GPO2 {1} \
] [get_bd_cells microblaze_mcs_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins MorseRx_0/Output_Symbol] [get_bd_pins microblaze_mcs_0/GPIO2_tri_i]
delete_bd_objs [get_bd_nets MorseRx_0_Output_Symbol]
connect_bd_net [get_bd_pins MorseRx_0/Output_Symbol] [get_bd_pins microblaze_mcs_0/GPIO2_tri_i]
create_bd_cell -type module -reference Loopback_phys Loopback_phys_0
delete_bd_objs [get_bd_cells Loopback_phys_0]
create_bd_cell -type module -reference Loopback_phys Loopback_phys_0
save_bd_design
update_module_reference design_1_Loopback_phys_0_1
delete_bd_objs [get_bd_nets microblaze_mcs_0_GPIO1_tri_o]
delete_bd_objs [get_bd_nets MorseRx_0_Output_Symbol]
create_bd_port -dir I -type clk -freq_hz 100000000 CLK100MHZ
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins ClkDivider_0/clk_in]
connect_bd_net [get_bd_pins ClkDivider_0/clk_out_100mhz] [get_bd_pins Loopback_phys_0/CLK100MHZ]
set_property location {1 -430 -212} [get_bd_cells microblaze_mcs_0]
startgroup
set_property -dict [list \
  CONFIG.USE_GPI2 {0} \
  CONFIG.USE_GPO1 {0} \
] [get_bd_cells microblaze_mcs_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.GPI1_SIZE {9} \
  CONFIG.GPO2_SIZE {9} \
] [get_bd_cells microblaze_mcs_0]
endgroup
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilconcat:1.0 ilconcat_0
endgroup
connect_bd_net [get_bd_pins ilconcat_0/dout] [get_bd_pins microblaze_mcs_0/GPIO1_tri_i]
connect_bd_net [get_bd_pins Loopback_phys_0/RxD] [get_bd_pins ilconcat_0/In0]
connect_bd_net [get_bd_pins Loopback_phys_0/main_NewSymbol] [get_bd_pins ilconcat_0/In1]
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells ilconcat_0]
set_property CONFIG.IN0_WIDTH {8} [get_bd_cells ilconcat_0]
endgroup
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilslice:1.0 ilslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_TO {8} \
  CONFIG.DIN_WIDTH {9} \
] [get_bd_cells ilslice_0]
startgroup
create_bd_cell -type inline_hdl -vlnv xilinx.com:inline_hdl:ilslice:1.0 ilslice_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
set_property name Slicer_StartTx [get_bd_cells ilslice_0]
set_property name Slicer_ASCII [get_bd_cells ilslice_1]
set_property -dict [list \
  CONFIG.DIN_FROM {7} \
  CONFIG.DIN_WIDTH {9} \
] [get_bd_cells Slicer_ASCII]
connect_bd_net [get_bd_pins microblaze_mcs_0/GPIO2_tri_o] [get_bd_pins Slicer_StartTx/Din]
connect_bd_net [get_bd_pins microblaze_mcs_0/GPIO2_tri_o] [get_bd_pins Slicer_ASCII/Din]
set_property location {2 -27 -246} [get_bd_cells ilconcat_0]
set_property location {2 70 50} [get_bd_cells Slicer_ASCII]
set_property location {2 56 -74} [get_bd_cells Slicer_StartTx]
set_property location {1 -489 -407} [get_bd_cells ClkDivider_0]
set_property location {-856 -394} [get_bd_ports CLK100MHZ]
set_property location {-757 -399} [get_bd_ports CLK100MHZ]
set_property location {2 -19 -588} [get_bd_cells Loopback_phys_0]
set_property location {2 13 -464} [get_bd_cells Loopback_phys_0]
set_property location {3 419 -474} [get_bd_cells MorseRx_0]
set_property location {3.5 483 -586} [get_bd_cells MorseRx_0]
set_property location {3 486 -355} [get_bd_cells MorseTx_0]
set_property location {3 479 -421} [get_bd_cells MorseTx_0]
connect_bd_net [get_bd_pins Slicer_StartTx/Dout] [get_bd_pins Loopback_phys_0/main_StartTx]
create_bd_port -dir O TxPort
set_property name TxD [get_bd_ports TxPort]
create_bd_port -dir I RxD
delete_bd_objs [get_bd_ports RxD]
delete_bd_objs [get_bd_ports TxD]
update_module_reference design_1_Loopback_phys_0_1
connect_bd_net [get_bd_pins Slicer_ASCII/Dout] [get_bd_pins Loopback_phys_0/main_ASCII]
set_property location {2.5 330 -133} [get_bd_cells Loopback_phys_0]
set_property location {3 456 -120} [get_bd_cells Loopback_phys_0]
set_property location {3 331 -144} [get_bd_cells Loopback_phys_0]
set_property location {3 328 -116} [get_bd_cells Loopback_phys_0]
set_property location {3 328 -104} [get_bd_cells Loopback_phys_0]
set_property location {2 8 -136} [get_bd_cells Slicer_StartTx]
set_property location {2 -1 -38} [get_bd_cells ilconcat_0]
set_property location {2 2 -244} [get_bd_cells Slicer_StartTx]
set_property location {2 0 -83} [get_bd_cells ilconcat_0]
set_property location {3.5 475 -97} [get_bd_cells Loopback_phys_0]
set_property location {2.5 149 -332} [get_bd_cells Slicer_StartTx]
set_property location {3 75 -336} [get_bd_cells Slicer_StartTx]
set_property location {2.5 47 -150} [get_bd_cells ilconcat_0]
set_property location {2 -77 -170} [get_bd_cells ilconcat_0]
set_property location {2.5 -28 -164} [get_bd_cells ilconcat_0]
set_property location {3 11 -20} [get_bd_cells Slicer_ASCII]
set_property location {2 -31 -1} [get_bd_cells Slicer_ASCII]
set_property location {2 28 -309} [get_bd_cells Slicer_StartTx]
set_property location {2.5 320 -145} [get_bd_cells Loopback_phys_0]
set_property location {2 33 -625} [get_bd_cells MorseRx_0]
set_property location {2 -75 -455} [get_bd_cells MorseTx_0]
delete_bd_objs [get_bd_cells MorseRx_0]
delete_bd_objs [get_bd_nets ClkDivider_0_clk_out_1mhz] [get_bd_cells MorseTx_0]
set_property location {2 -35 -424} [get_bd_cells Slicer_ASCII]
set_property name Concat_Rx [get_bd_cells ilconcat_0]
set_property name ClkDivider [get_bd_cells ClkDivider_0]
set_property name Microblaze_MCS [get_bd_cells microblaze_mcs_0]
set_property name Loopback_phys [get_bd_cells Loopback_phys_0]
create_bd_port -dir I -type rst CPU_RESETN
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins ClkDivider/CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins Loopback_phys/CPU_RESETN]
update_module_reference design_1_Loopback_phys_0_1
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins Loopback_phys/main_RxASCII] [get_bd_pins Concat_Rx/In0]
create_bd_port -dir I RxD
connect_bd_net [get_bd_ports RxD] [get_bd_pins Loopback_phys/RxD]
create_bd_port -dir I TxD
delete_bd_objs [get_bd_ports TxD]
create_bd_port -dir O TxD
startgroup
connect_bd_net [get_bd_ports TxD] [get_bd_pins Loopback_phys/TxD]
endgroup
set_property location {868 -197} [get_bd_ports TxD]
create_bd_port -dir I BTNC
set_property location {186 -156} [get_bd_ports BTNC]
undo
set_property location {3 317 -355} [get_bd_cells Loopback_phys]
set_property location {3 310 -236} [get_bd_cells Loopback_phys]
set_property location {3 358 -548} [get_bd_cells Loopback_phys]
set_property location {3 301 -274} [get_bd_cells Loopback_phys]
connect_bd_net [get_bd_ports BTNC] [get_bd_pins Loopback_phys/BTNC]
create_bd_port -dir O Buzzer_p
connect_bd_net [get_bd_ports Buzzer_p] [get_bd_pins Loopback_phys/Buzzer_p]
create_bd_port -dir O Buzzer_n
connect_bd_net [get_bd_ports Buzzer_n] [get_bd_pins Loopback_phys/Buzzer_n]
save_bd_design
create_bd_port -dir O -from 15 -to 0 LED
connect_bd_net [get_bd_ports LED] [get_bd_pins Loopback_phys/LED]
create_bd_port -dir O -from 7 -to 0 seg
set_property location {904 -165} [get_bd_ports Buzzer_p]
connect_bd_net [get_bd_ports seg] [get_bd_pins Loopback_phys/seg]
create_bd_port -dir O -from 7 -to 0 an
connect_bd_net [get_bd_ports an] [get_bd_pins Loopback_phys/an]
create_bd_port -dir I -from 15 -to 0 SW
set_property location {-1424 -245} [get_bd_ports RxD]
connect_bd_net [get_bd_ports SW] [get_bd_pins Loopback_phys/SW]
create_bd_port -dir I -from 3 -to 0 Morse_SW
set_property location {-878 -154} [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports Morse_SW] [get_bd_pins Loopback_phys/Morse_SW]
save_bd_design
set_property platform.extensible true [current_project]
create_bd_port -dir I UART_TXD_IN
connect_bd_net [get_bd_ports UART_TXD_IN] [get_bd_pins Microblaze_MCS/UART_rxd]
create_bd_port -dir O UART_RXD_OUT
connect_bd_net [get_bd_ports UART_RXD_OUT] [get_bd_pins Microblaze_MCS/UART_txd]
save_bd_design
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins Microblaze_MCS/Reset]
save_bd_design
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/Loopback_phys.vhd] -no_script -reset -force -quiet
remove_files  C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/Loopback_phys.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
add_files -norecurse C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/Loopback_phys.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
update_module_reference design_1_Loopback_phys_0_1
report_ip_status -name ip_status 
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
set_property PFM.CLOCK {CLK100MHZ {id "1" is_default "false" proc_sys_reset "" status "fixed" freq_hz "100000000"}} [get_bd_ports /CLK100MHZ]
set_property pfm_name design_1 [get_files {design_1.bd}]
set_property PFM.CLOCK {CLK100MHZ {id "1" is_default "true" proc_sys_reset "" status "fixed" freq_hz "100000000"}} [get_bd_ports /CLK100MHZ]
save_bd_design
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/tb_Loopback_phys.vhd] -no_script -reset -force -quiet
remove_files  C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/new/tb_Loopback_phys.vhd
make_wrapper -files [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.POLARITY ACTIVE_LOW] [get_bd_ports CPU_RESETN]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
delete_bd_objs [get_bd_nets CPU_RESETN_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins Microblaze_MCS/Reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/CLK100MHZ (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
delete_bd_objs [get_bd_ports reset]
set_property location {-937 -473} [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in]
delete_bd_objs [get_bd_nets reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_0/mb_reset] [get_bd_pins Microblaze_MCS/Reset]
connect_bd_net [get_bd_pins ClkDivider/CPU_RESETN] [get_bd_pins proc_sys_reset_0/mb_reset]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in]
validate_bd_design
delete_bd_objs [get_bd_cells ClkDivider]
set_property location {-979 -504} [get_bd_ports CPU_RESETN]
connect_bd_net [get_bd_ports CPU_RESETN] [get_bd_pins Loopback_phys/CPU_RESETN]
validate_bd_design
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins Microblaze_MCS/Clk]
validate_bd_design
delete_bd_objs [get_bd_ports CLK100MHZ]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New External Port} Freq {100.0} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
validate_bd_design
set_property PFM.CLOCK {clk_100MHz {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_ports /clk_100MHz]
set_property PFM.CLOCK {clk_100MHz {id "2" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_ports /clk_100MHz]
validate_bd_design
set_property name CLK100MHZ [get_bd_ports clk_100MHz]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.UART_BOARD_INTERFACE {Custom} \
] [get_bd_cells Microblaze_MCS]
endgroup
startgroup
set_property CONFIG.RESET_BOARD_INTERFACE {Custom} [get_bd_cells proc_sys_reset_0]
endgroup
validate_bd_design
startgroup
set_property CONFIG.GPI1_SIZE {10} [get_bd_cells Microblaze_MCS]
endgroup
startgroup
set_property CONFIG.NUM_PORTS {3} [get_bd_cells Concat_Rx]
endgroup
update_module_reference design_1_Loopback_phys_0_1
validate_bd_design
make_wrapper -files [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Repos/projects/NexysA7/HASO/MS2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Loopback_phys_0_1_synth_1 design_1_microblaze_mcs_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 -jobs 8
wait_on_run design_1_Loopback_phys_0_1_synth_1
wait_on_run design_1_microblaze_mcs_0_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
wait_on_run design_1_Loopback_phys_0_1_synth_1 design_1_microblaze_mcs_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1
synth_design -top design_1_wrapper -part xc7a50ticsg324-1L -lint 
synth_design -top design_1_wrapper -part xc7a50ticsg324-1L -lint 
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_property platform.name {name} [current_project]
set_property pfm_name {xilinx:nexys-a7-50t:name:0.0} [get_files -all {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.design_intent.embedded {true} [current_project]
set_property platform.design_intent.datacenter {false} [current_project]
set_property platform.design_intent.server_managed {false} [current_project]
set_property platform.design_intent.external_host {false} [current_project]
set_property platform.default_output_type {sd_card} [current_project]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file C:/Repos/projects/NexysA7/HASO/design_1_wrapper.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Repos/projects/NexysA7/HASO/MS2.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
set bit "C:\Repos\projects\NexysA7\HASO\MS2.runs\impl_1\design_1_wrapper.bit"
set elf "C:\Repos\projects\NexysA7\HASO\hello_world\build\hello_world.elf"
set mmi "C:\Repos\projects\NexysA7\HASO\MS2.runs\impl_1\design_1_wrapper.mmi"
set out "C:\Repos\projects\NexysA7\HASO\MS2.runs\impl_1\design_1_wrapper.bit"
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc BD1_i/microblaze_mcs_0/inst/microblaze_I -out $out
set bit "C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit"
set elf "C:/Repos/projects/NexysA7/HASO/hello_world/build/hello_world.elf"
set mmi "C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.mmi"
set out "C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit"
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc BD1_i/microblaze_mcs_0/inst/microblaze_I -out $out
exec updatemem -force -meminfo $mmi -data $elf -bit $bit -proc design_1_i/Microblaze_MCS/inst/microblaze_I -out $out
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Repos/projects/NexysA7/HASO/MS2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
