Running in Lattice mode

Starting:    C:\lscc\diamond\3.9_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.9_x64\synpbase
Hostname:    DESKTOP-ACRMICA
Date:        Wed May 24 02:41:56 2017
Version:     L-2016.09L

Arguments:   -product synplify_pro -tcl D:/KTU/SkaitmenineLogika/VHDL(Lab4)/impl1/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
auto_infer_blackbox is not supported in current product.
Removed file: C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\xp2.vhd
Removed file: D:\KTU\SkaitmenineLogika\VHDL(Lab4)\SpecializuotasRegistras.vhdl
TCL script complete: "D:/KTU/SkaitmenineLogika/VHDL(Lab4)/impl1/launch_synplify.tcl"
New HDL Analyst: enabled
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=1
@N Implementation 'D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1_syn.prj|impl1' design hierarchy loaded from database
log file: "D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1.srr"
Running: impl1 in foreground

Running impl1_syn|impl1

Running: compile (Compile) on impl1_syn|impl1
# Wed May 24 02:42:09 2017

Running: compile_flow (Compile Process) on impl1_syn|impl1
# Wed May 24 02:42:09 2017

Running: compiler (Compile Input) on impl1_syn|impl1
# Wed May 24 02:42:09 2017
Copied D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_comp.srs to D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1.srs

compiler completed
# Wed May 24 02:42:10 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on impl1_syn|impl1
# Wed May 24 02:42:10 2017

multi_srs_gen completed
# Wed May 24 02:42:11 2017

Return Code: 0
Run Time:00h:00m:01s
Copied D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_mult.srs to D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1.srs
Complete: Compile Process on impl1_syn|impl1

Running: premap (Pre-mapping) on impl1_syn|impl1
# Wed May 24 02:42:11 2017

premap completed with warnings
# Wed May 24 02:42:11 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on impl1_syn|impl1

Running: map (Map) on impl1_syn|impl1
# Wed May 24 02:42:11 2017

Running: fpga_mapper (Map & Optimize) on impl1_syn|impl1
# Wed May 24 02:42:11 2017
Copied D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\synwork\impl1_m.srm to D:\KTU\SkaitmenineLogika\VHDL(Lab4)\impl1\impl1.srm

fpga_mapper completed with warnings
# Wed May 24 02:42:12 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on impl1_syn|impl1
Complete: Logic Synthesis on impl1_syn|impl1
