// Seed: 401183527
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    output wor id_4,
    input supply1 id_5,
    output supply1 id_6
);
  wire id_8;
  tri  id_9;
  wor  id_10;
  assign id_9 = 1 ^ 1'b0;
  id_11(
      .id_0(id_9), .id_1(1), .id_2(1'b0 == id_10), .id_3(1), .id_4(1)
  );
  tri1 id_12 = id_9;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  uwire id_2,
    output tri0  id_3
);
  always @(posedge 1'h0) if (id_0 || id_2) id_1 <= 1;
  module_0(
      id_3, id_3, id_0, id_3, id_3, id_0, id_3
  );
endmodule
