# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Horloge_ELE401.srcs/sources_1/new/Gestion_Mode.vhd" \
"../../../../Horloge_ELE401.srcs/sim_1/new/TB_Gestion_Mode.vhd" \

# Do not sort compile order
nosort
