============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Nov 30 2023  05:12:46 pm
  Module:                 FULLCHIP
  Operating conditions:   tt0p9v1p8v25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (178 ps) Setup Check with Pin rarechip_inst_top_RARE_inst/ddls_inst_primary_data_r_reg[248]/CP->D
          Group: system_dco
     Startpoint: (R) rarechip_inst_top_RARE_inst/ddls_resetb_reg_reg[1]/CP
          Clock: (R) system_dco
       Endpoint: (R) rarechip_inst_top_RARE_inst/ddls_inst_primary_data_r_reg[248]/D
          Clock: (R) system_dco

                     Capture       Launch     
        Clock Edge:+     950            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     950            0     
                                              
             Setup:-      17                  
     Required Time:=     933                  
      Launch Clock:-       0                  
         Data Path:-     755                  
             Slack:=     178                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                          Timing Point                           Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  rarechip_inst_top_RARE_inst/ddls_resetb_reg_reg[1]/CP           -       -      R     (arrival)           5635     -     0     0       0    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_resetb_reg_reg[1]/Q            -       CP->Q  R     DFCND4BWP30P140      170 153.8   152   125     125    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_g104202/Z                 -       A3->Z  R     AN3D1BWP30P140         3   3.6    25    45     170    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_g104192/Z                 -       A2->Z  R     CKAN2D1BWP30P140       4   4.5    22    28     197    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_g104188/ZN                -       A1->ZN R     INR3D0BWP30P140        3   3.9    81    62     259    (-,-) 
  rarechip_inst_top_RARE_inst/g104985/ZN                          -       A1->ZN R     INR3D2BWP30P140       59  52.3   245   166     425    (-,-) 
  rarechip_inst_top_RARE_inst/hi_fo_buf104699/ZN                  -       I->ZN  F     CKND1BWP30P140         1   1.7    50    20     444    (-,-) 
  rarechip_inst_top_RARE_inst/hi_fo_buf104698/ZN                  -       I->ZN  R     CKND2BWP30P140       187 169.4   351   218     663    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_g103126/ZN                -       A1->ZN F     AOI221D1BWP30P140      1   1.3    82    27     690    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_g102230/ZN                -       A2->ZN R     ND4D1BWP30P140         1   1.4    33    26     716    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_g102098/ZN                -       C->ZN  F     AOI221D1BWP30P140      1   1.2    60    17     732    (-,-) 
  rarechip_inst_top_RARE_inst/g104326/ZN                          -       I->ZN  R     INVD0P7BWP30P140       1   1.3    23    23     755    (-,-) 
  rarechip_inst_top_RARE_inst/ddls_inst_primary_data_r_reg[248]/D <<<     -      R     DFQD2BWP30P140         1     -     -     0     755    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

