

  \begin{longtable}[c] {c|cccc|c|llllll}
                     Instr        & V & A & S     & Z    & Cycle & \multicolumn{6}{c}{Control Signals}                      \\ \hline
    \rowcolor{White} Any          &   &   &       &      & 0     & LD(FB)   &          &         &        &        &        \\ \hline
    \rowcolor{Gray}  \texttt{+}   &   & 0 & 0     &      & 1     & INC(D)   & SETV(FA) & LD(FA)  &        &        &        \\
    \rowcolor{Gray}               &   & 0 & 0     &      & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\    
    \rowcolor{White}              &   & 1 & 0     &      & 1     & LD(D)    & OE(RAM)  & LD(FA)  & CR(CU) &        &        \\
    \rowcolor{Gray}               &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{White} \texttt{-}   &   & 0 & 0     &      & 1     & DEC(D)   & SETV(FA) & LD(FA)  &        &        &        \\
    \rowcolor{White}              &   & 0 & 0     &      & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{Gray}               &   & 1 & 0     &      & 1     & EN(DP)   & LD(D)    & OE(RAM) & LD(FA) & CR(CU) &        \\
    \rowcolor{White}              &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{Gray}  \texttt{>}   & 0 &   & 0     &      & 1     & INC(DP)  & SETA(FA) & LD(FA)  &        &        &        \\
    \rowcolor{Gray}               & 0 &   & 0     &      & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{White}              & 1 &   & 0     &      & 1     & EN(D)    & EN(DP)   & WE(RAM) & LD(FA) & CR(CU) &        \\
    \rowcolor{Gray}               &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{White} \texttt{<}   & 0 &   & 0     &      & 1     & DEC(DP)  & SETA(FA) & LD(FA)  &        &        &        \\
    \rowcolor{White}              & 0 &   & 0     &      & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{Gray}               & 1 &   & 0     &      & 1     & EN(D)    & EN(DP)   & WE(RAM) & LD(FA) & CR(CU) &        \\
    \rowcolor{White}              &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{Gray}  \texttt{[}   &   & 0 & 0     & 1    & 1     & INC(LS)  &          &         &        &        &        \\
    \rowcolor{Gray}               &   & 0 & 0     & 1    & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\      
    \rowcolor{White}              &   & 0 & 0     & 0    & 1     & INC(SP)  &          &         &        &        &        \\
    \rowcolor{White}              &   & 0 & 0     & 0    & 2     & WE(RAM)  & EN(SP)   & EN(IP)  &        &        &        \\
    \rowcolor{White}              &   & 0 & 0     & 0    & 3     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{Gray}               &   & 1 & 0     &      & 1     & EN(DP)   & LD(D)    & OE(RAM) & LD(FA) & CR(CU) &        \\
    \rowcolor{White}              &   &   & 1     &      & 1     & INC(LS)  &          &         &        &        &        \\
    \rowcolor{White}              &   &   & 1     &      & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{White} \texttt{]}   &   & 0 & 0     & 1    & 1     & DEC(SP)  &          &         &        &        &        \\
    \rowcolor{White}              &   & 0 & 0     & 1    & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\
        
    \rowcolor{Gray}               &   & 0 & 0     & 0    & 1     & EN(SP)   & OE(RAM)  & LD(IP)  &        &        &        \\
    \rowcolor{Gray}               &   & 0 & 0     & 0    & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{White}              &   & 1 & 0     &      & 1     & EN(DP)   & OE(RAM)  & LD(D)   & LD(FA) & CR(CU) &        \\
    \rowcolor{Gray}               &   &   & 1     &      & 1     & DEC(LS)  &          &         &        &        &        \\ 
    \rowcolor{Gray}               &   &   & 1     &      & 2     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{Gray}  \texttt{.}   &   & 0 & 0     &      & 1     & EN(SCR)  & EN(D)    & INC(IP) & CR(CU) &        &        \\
    \rowcolor{White}              &   & 1 & 0     &      & 1     & OE(RAM)  & LD(D)    & LD(FA)  &        &        &        \\
    \rowcolor{White}              &   & 1 & 0     &      & 2     & EN(SCR)  & EN(D)    & INC(IP) & CR(CU) &        &        \\
    \rowcolor{Gray}               &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{White} \texttt{,}   &   &   & 0     &      & 1     & EN(KB)   &          &         &        &        &        \\
    \rowcolor{White}              &   &   & 0     &      & 2     & LD(D)    &          &         &        &        &        \\
    \rowcolor{White}              &   &   & 0     &      & 3     & LD(FB)   &          &         &        &        &        \\    
    \rowcolor{White}              &   &   & 0     & 0    & 4     & SETV(FA) & LD(FA)   & INC(IP) & CR(CU) &        &        \\
    \rowcolor{Gray}               &   &   & 0     & 1    & 4     & CR(CU)   &          &         &        &        &        \\   
    \rowcolor{White}              &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{Gray}   \texttt{'}  &   &   & 0     &      & 1     & EN(KB)   &          &         &        &        &        \\
    \rowcolor{Gray}               &   &   & 0     &      & 2     & LD(D)    & SETV(FA) & LD(FA)  &        &        &        \\
    \rowcolor{Gray}               &   &   & 0     &      & 3     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{White}              &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    
    \rowcolor{Gray}  \texttt{NOP} &   &   &       &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline
    \rowcolor{White} \texttt{HLT} &   &   & 0     &      & 1     & HLT(CLC) &          &         &        &        &        \\ 
    \rowcolor{Gray}               &   &   & 1     &      & 1     & INC(IP)  & CR(CU)   &         &        &        &        \\ \hline        
    \rowcolor{White} \texttt{ERR} &   &   &       &      &       & ERR(CU)  & HLT(CLC) &         &        &        &        \\ \hline
    \rowcolor{Gray}  \texttt{INIT}&   &   &       & 1    & 1     & EN(D)    & WE(RAM)  & INC(LS) &        &        &        \\
    \rowcolor{Gray}               &   &   &       & 1    & 2     & LD(FB)   & INC(DP)  &         &        &        &        \\
    \rowcolor{Gray}               &   &   & 0     & 1    & 3     & INC(IP)  & CR(CU)   &         &        &        &        \\
    \rowcolor{White}              &   &   & 1     & 1    & 3     & CR(CU)   &          &         &        &        &        \\ \hline
    \rowcolor{Gray} \texttt{HOME} &   &   &       &      & 1     & R(DP)    &          &         &        &        &        \\ \hline
    

    \caption{Control signals for each of the BF instructions in different scenario's, depending on the state flags. Note that in order to distinguish between the two input modes, the regular comma (\texttt{,}) and the apostrophe (\texttt{'}) are used for buffered and immediate inputs respectively. See also Section \ref{sec:architecture:signals:input}.}
    \label{tab:microcode}
  \end{longtable}
