module i_ack_counter(
input ready,
input tx_ack,
input [15:0] counter,
input tx_start,
input start_count,
input [15:0] max_count,
input clock,
input reset,
input start_count_del
);

assert property(@(posedge clock) (assert property1 @(posedge clock) disable iff(reset) (start_count == 1 && counter == 0) |-> (counter == counter_prev + 1));assert property(@(posedge clock)  assert property2 @(posedge clock) disable iff(reset) (counter == max_count) |-> (counter == 0));assert property(@(posedge clock)  assert property3 @(posedge clock) disable iff(reset) (counter == max_count && !ready) |-> (start_count == 0));assert property(@(posedge clock)  assert property4 @(posedge clock) disable iff(reset) (~start_count && start_count_del) |-> (tx_ack == 1));assert property(@(posedge clock) ));
endmodule