Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3739
design__instance__area,27676.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0415988527238369
power__switching__total,0.04815467447042465
power__leakage__total,2.5852591178932016E-8
power__total,0.08975354582071304
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6279078545949746
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5691689503029743
timing__hold__ws__corner:nom_tt_025C_1v80,0.29113901002964404
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.291139
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,21
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.912733248149619
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8375143038362981
timing__hold__ws__corner:nom_ss_100C_1v60,0.8766333462822349
timing__setup__ws__corner:nom_ss_100C_1v60,-7.761774553887396
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-249.9332154202433
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-7.761774553887396
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876633
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,62
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-7.761775
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,62
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5125697233956972
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4690373777686049
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10102308164835705
timing__setup__ws__corner:nom_ff_n40C_1v95,0.20542723659153084
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.101023
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.205427
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,26
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.5002021161073492
clock__skew__worst_setup,0.46329641434590263
timing__hold__ws,0.10102308164835705
timing__setup__ws,-8.08716227986081
timing__hold__tns,0.0
timing__setup__tns,-263.83208542411467
timing__hold__wns,0
timing__setup__wns,-8.08716227986081
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101023
timing__hold_r2r_vio__count,0
timing__setup_vio__count,187
timing__setup_r2r__ws,-8.087162
timing__setup_r2r_vio__count,187
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3739
design__instance__area__stdcell,27676.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.807948
design__instance__utilization__stdcell,0.807948
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,61810.2
design__violations,0
design__instance__count__setup_buffer,37
design__instance__count__hold_buffer,28
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3283
route__net__special,2
route__drc_errors__iter:1,1876
route__wirelength__iter:1,69653
route__drc_errors__iter:2,939
route__wirelength__iter:2,68809
route__drc_errors__iter:3,747
route__wirelength__iter:3,68666
route__drc_errors__iter:4,169
route__wirelength__iter:4,68609
route__drc_errors__iter:5,72
route__wirelength__iter:5,68618
route__drc_errors__iter:6,22
route__wirelength__iter:6,68633
route__drc_errors__iter:7,0
route__wirelength__iter:7,68626
route__drc_errors,0
route__wirelength,68626
route__vias,22917
route__vias__singlecut,22917
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,219.7
timing__unannotated_net__count__corner:nom_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6115580437381255
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5613901724609393
timing__hold__ws__corner:min_tt_025C_1v80,0.29238823301228273
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.292388
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,15
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8867486995679789
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8298377775377229
timing__hold__ws__corner:min_ss_100C_1v60,0.8675969077623354
timing__setup__ws__corner:min_ss_100C_1v60,-7.449060246143113
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-237.11061873952158
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-7.449060246143113
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.867597
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,61
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.449060
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,61
timing__unannotated_net__count__corner:min_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5002021161073492
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.46329641434590263
timing__hold__ws__corner:min_ff_n40C_1v95,0.10106282763376273
timing__setup__ws__corner:min_ff_n40C_1v95,0.29835246229155143
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.101063
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.298352
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6476831476688814
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5778533370918084
timing__hold__ws__corner:max_tt_025C_1v80,0.2906278633346504
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.290628
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,26
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9438511350753991
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8513812118506541
timing__hold__ws__corner:max_ss_100C_1v60,0.877490105414569
timing__setup__ws__corner:max_ss_100C_1v60,-8.08716227986081
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-263.83208542411467
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-8.08716227986081
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.877490
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,64
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.087162
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,64
timing__unannotated_net__count__corner:max_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5275091623933256
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4755754813455326
timing__hold__ws__corner:max_ff_n40C_1v95,0.10265999452215945
timing__setup__ws__corner:max_ff_n40C_1v95,0.11699308519774017
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.102660
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.116993
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79228
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79925
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0077196
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00949927
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000755675
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00949927
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.00075000000000000001561251128379126384970732033252716064453125
ir__drop__worst,0.007720000000000000299482660892635976779274642467498779296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
