
*** Running vivado
    with args -log FPU_Multiplication_Function_v2.vds -m64 -mode batch -messageDb vivado.pb -notrace -source FPU_Multiplication_Function_v2.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FPU_Multiplication_Function_v2.tcl -notrace
Command: synth_design -top FPU_Multiplication_Function_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5923 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.117 ; gain = 130.137 ; free physical = 531 ; free virtual = 6983
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPU_Multiplication_Function_v2' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/FPU_Multiplication_Function_v2.v:21]
	Parameter W bound to: 64 - type: integer 
	Parameter EW bound to: 11 - type: integer 
	Parameter SW bound to: 52 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FSM_Mult_Function' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v:21]
	Parameter start bound to: 4'b0000 
	Parameter load_operands bound to: 4'b0001 
	Parameter extra64_1 bound to: 4'b0010 
	Parameter add_exp bound to: 4'b0011 
	Parameter subt_bias bound to: 4'b0100 
	Parameter mult_overf bound to: 4'b0101 
	Parameter mult_norn bound to: 4'b0110 
	Parameter mult_no_norn bound to: 4'b0111 
	Parameter round_case bound to: 4'b1000 
	Parameter adder_round bound to: 4'b1001 
	Parameter round_norm bound to: 4'b1010 
	Parameter final_load bound to: 4'b1011 
	Parameter ready_flag bound to: 4'b1100 
INFO: [Synth 8-256] done synthesizing module 'FSM_Mult_Function' (1#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd' (2#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized0' (2#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-638] synthesizing module 'First_Phase_M' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v:21]
	Parameter W bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RegisterMult' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
	Parameter W bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterMult' (3#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
INFO: [Synth 8-256] done synthesizing module 'First_Phase_M' (4#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v:21]
INFO: [Synth 8-638] synthesizing module 'Zero_InfMult_Unit' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v:21]
	Parameter W bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Comparator_Equal' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v:26]
	Parameter S bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Equal' (5#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v:26]
INFO: [Synth 8-256] done synthesizing module 'Zero_InfMult_Unit' (6#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC' (7#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Mux_3x1' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
	Parameter W bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1' (8#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Exp_Operation_m' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v:23]
	Parameter EW bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub_carry_out' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub_carry_out' (9#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterMult__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterMult__parameterized0' (9#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterMult__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterMult__parameterized1' (9#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
INFO: [Synth 8-638] synthesizing module 'Comparator_Less' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v:21]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_Less' (10#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterMult__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterMult__parameterized2' (10#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
INFO: [Synth 8-256] done synthesizing module 'Exp_Operation_m' (11#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v:23]
INFO: [Synth 8-638] synthesizing module 'XOR_M' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v:21]
INFO: [Synth 8-256] done synthesizing module 'XOR_M' (12#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v:21]
INFO: [Synth 8-638] synthesizing module 'RecursiveKOA' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/RecursiveKOA.v:23]
	Parameter SW bound to: 53 - type: integer 
	Parameter Opt_FPGA_ASIC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 53 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 26 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 13 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 6 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C' (13#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized2' (14#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized0' (14#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized3' (14#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized4' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized5' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized1' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized5' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized6' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized2' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized6' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized7' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized3' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized7' (15#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized4' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized0' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized1' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized1' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized8' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 13 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized9' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 6 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized9' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized10' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized4' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized4' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized10' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized11' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized12' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized5' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized5' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized12' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized13' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized6' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized6' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized13' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized14' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized7' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized7' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized14' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized11' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized2' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized3' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized7' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized7' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized8' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized8' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized8' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized9' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized9' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized15' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 14 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized16' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized8' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized8' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized16' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized17' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized9' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized9' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized17' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized18' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized19' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized10' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized10' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized19' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized20' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized11' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized11' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized20' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized10' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized10' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized11' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized11' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized21' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized12' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized12' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized21' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized12' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized12' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized18' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized4' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized4' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized5' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized5' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized13' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized13' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized15' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized6' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized6' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized7' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized7' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized14' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized14' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized0' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized22' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 27 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized23' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 13 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized24' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 6 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized24' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized25' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized13' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized13' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized25' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized26' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized27' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized14' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized14' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized27' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized28' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized15' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized15' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized28' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized15' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized15' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized16' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized16' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized29' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized16' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized16' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized29' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized17' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized17' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized26' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized8' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized8' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized9' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized9' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized18' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized18' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized23' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized30' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 14 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized31' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized17' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized17' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized31' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized32' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized18' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized18' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized32' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized33' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized34' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized19' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized19' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized34' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized35' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized20' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized20' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized35' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized19' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized19' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized20' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized20' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized36' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized21' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized21' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized36' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized21' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized21' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized33' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized10' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized10' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized11' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized11' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized22' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized22' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized30' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized23' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized23' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized24' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized24' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized37' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 15 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized38' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized22' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized22' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized38' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized39' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized40' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized23' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized23' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized40' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized41' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized24' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized24' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized41' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized25' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized25' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized26' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized26' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized42' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized25' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized25' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized42' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized27' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized27' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized39' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized28' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized28' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized29' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized29' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized43' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 9 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized44' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized26' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized26' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized44' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized45' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized27' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized27' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized45' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized30' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized30' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized31' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized31' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized46' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 6 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized46' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized12' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized12' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized13' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized13' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized32' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized32' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized43' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized14' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized14' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized15' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized15' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized33' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized33' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized37' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized16' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized16' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized17' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized17' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized34' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized34' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized22' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized35' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized35' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized36' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized36' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized47' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 28 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized48' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 14 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized49' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized28' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized28' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized49' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized50' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized29' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized29' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized50' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized51' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized52' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized30' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized30' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized52' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized53' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized31' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized31' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized53' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized37' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized37' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized38' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized38' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized54' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized32' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized32' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized54' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized39' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized39' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized51' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized18' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized18' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized19' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized19' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized40' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized40' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized48' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized55' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 14 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized56' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized33' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized33' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized56' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized57' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized34' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized34' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized57' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized58' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized59' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized35' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized35' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized59' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized60' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized36' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized36' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized60' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized41' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized41' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized42' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized42' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized61' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized37' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized37' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized61' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized43' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized43' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized58' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized20' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized20' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized21' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized21' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized44' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized44' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized55' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized45' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized45' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized46' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized46' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized62' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 15 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized63' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 7 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized38' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized38' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized63' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized64' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 8 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized65' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized39' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized39' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized65' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized66' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized40' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized40' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized66' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized47' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized47' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized48' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized48' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized67' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized41' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized41' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized67' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized49' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized49' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized64' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized50' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized50' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized51' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized51' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized68' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 9 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized69' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 4 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized42' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized42' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized69' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized70' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 5 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized43' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized43' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized70' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized52' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized52' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized53' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized53' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_c__parameterized71' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
	Parameter SW bound to: 6 - type: integer 
	Parameter precision bound to: 1 - type: integer 
	Parameter half bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized71' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized22' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized22' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized23' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized23' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized54' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized54' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized68' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized24' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized24' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized25' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized25' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized55' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized55' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized62' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized26' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized26' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized27' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized27' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized56' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized56' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c__parameterized47' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized28' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized28' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized29' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
	Parameter W bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized29' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized57' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 106 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized57' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_c' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/KOA_c_v2.v:29]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 106 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized1' (16#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'RecursiveKOA' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/RecursiveKOA.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized0' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_M' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v:23]
	Parameter SW bound to: 53 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_mux_array' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
	Parameter SWR bound to: 53 - type: integer 
	Parameter LEVEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized1' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized1' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized2' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized3' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized4' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized4' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized5' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized5' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized6' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized6' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized7' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized7' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized8' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized8' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized9' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized9' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized10' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized10' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized11' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized11' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized12' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized12' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized13' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized13' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized14' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized14' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized15' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized15' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized16' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized16' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized17' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized17' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized18' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized18' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized19' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized19' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized20' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized20' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized21' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized21' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized22' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized22' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized23' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized23' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized24' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized24' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized25' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized25' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized26' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized26' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized27' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized27' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized28' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized28' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized29' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized29' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized30' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized30' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized31' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized31' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized32' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized32' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized33' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized33' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized34' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized34' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized35' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized35' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized36' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized36' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized37' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized37' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized38' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized38' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized39' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized39' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized40' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized40' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized41' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized41' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized42' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized42' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized43' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized43' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized44' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized44' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized45' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized45' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized46' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized46' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized47' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized47' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized48' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized48' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized49' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized49' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized50' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized50' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized51' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized51' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized52' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized52' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized53' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized53' (17#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-256] done synthesizing module 'shift_mux_array' (18#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterMult__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
	Parameter W bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterMult__parameterized3' (18#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v:21]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_M' (19#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v:23]
INFO: [Synth 8-638] synthesizing module 'Round_decoder_M' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:23]
	Parameter SW bound to: 52 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OR_Module' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v:21]
	Parameter W bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OR_Module' (20#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v:21]
INFO: [Synth 8-638] synthesizing module 'Deco_Round_Mult' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v:21]
INFO: [Synth 8-256] done synthesizing module 'Deco_Round_Mult' (21#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v:21]
INFO: [Synth 8-256] done synthesizing module 'Round_decoder_M' (22#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:23]
WARNING: [Synth 8-689] width (53) of port connection 'Round_Bits_i' does not match port width (52) of module 'Round_decoder_M' [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/FPU_Multiplication_Function_v2.v:311]
INFO: [Synth 8-638] synthesizing module 'Adder_Round' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v:23]
	Parameter SW bound to: 53 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder__parameterized58' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
	Parameter W bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized58' (22#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized2' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized2' (22#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Adder_Round' (23#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v:23]
INFO: [Synth 8-638] synthesizing module 'Tenth_Phase' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:21]
	Parameter W bound to: 64 - type: integer 
	Parameter EW bound to: 11 - type: integer 
	Parameter SW bound to: 52 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Mux_3x1__parameterized0' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3x1__parameterized0' (23#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized54' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized54' (23#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_AC__parameterized55' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
	Parameter W bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_AC__parameterized55' (23#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v:21]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd__parameterized3' [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd__parameterized3' (23#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'Tenth_Phase' (24#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU_Multiplication_Function_v2' (25#1) [/home/jorge/Documents/Karatsuba_FPU/Karat/source/rtl/FPU_Multiplication_Function_v2.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.555 ; gain = 170.574 ; free physical = 488 ; free virtual = 6940
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.555 ; gain = 170.574 ; free physical = 487 ; free virtual = 6940
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPU_Multiplication_Function_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPU_Multiplication_Function_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.227 ; gain = 0.000 ; free physical = 283 ; free virtual = 6743
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 270 ; free virtual = 6730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 270 ; free virtual = 6730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 270 ; free virtual = 6730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'FSM_Mult_Function'
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_op_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_6_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_5_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_4_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_1_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_0_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:33]
INFO: [Synth 8-5544] ROM "ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             0000 |                             0000
           load_operands |                             0001 |                             0001
               extra64_1 |                             0010 |                             0010
                 add_exp |                             0011 |                             0011
               subt_bias |                             0100 |                             0100
              mult_overf |                             0101 |                             0101
               mult_norn |                             0110 |                             0110
            mult_no_norn |                             0111 |                             0111
              round_case |                             1000 |                             1000
             adder_round |                             1001 |                             1001
              round_norm |                             1010 |                             1010
              final_load |                             1011 |                             1011
              ready_flag |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'FSM_Mult_Function'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 256 ; free virtual = 6717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
	   2 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 1     
	   2 Input     53 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 4     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 9     
	   3 Input     16 Bit       Adders := 14    
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              106 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               53 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 53    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_Mult_Function 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 14    
Module RegisterAdd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RegisterAdd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RegisterMult 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module Multiplexer_AC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Mux_3x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module add_sub_carry_out 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module RegisterMult__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module RegisterMult__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RegisterMult__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module XOR_M 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module substractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
Module adder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
Module adder__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
Module adder__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
Module adder__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
Module adder__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
Module substractor__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
Module substractor__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
Module adder__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     53 Bit       Adders := 1     
Module adder__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
Module adder__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
Module adder__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module adder__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module adder__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module adder__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module adder__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module substractor__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module substractor__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module adder__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module substractor__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module substractor__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module adder__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
Module substractor__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module substractor__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module adder__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
Module adder__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
Module adder__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
Module adder__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
Module adder__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module substractor__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module adder__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
Module adder__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module adder__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module adder__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module adder__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module adder__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module adder__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module substractor__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module substractor__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module adder__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module substractor__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module substractor__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module adder__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
Module substractor__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module substractor__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
Module adder__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     57 Bit       Adders := 1     
Module substractor__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 1     
Module substractor__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     56 Bit       Adders := 1     
Module adder__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
Module RegisterAdd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module Multiplexer_AC__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegisterMult__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module Deco_Round_Mult 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module adder__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 1     
Module RegisterAdd__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module Mux_3x1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module Multiplexer_AC__parameterized55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module RegisterAdd__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 256 ; free virtual = 6717
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 251 ; free virtual = 6712
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 251 ; free virtual = 6712

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 196 ; free virtual = 6656
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1378.227 ; gain = 486.246 ; free physical = 196 ; free virtual = 6656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1408.227 ; gain = 516.246 ; free physical = 129 ; free virtual = 6590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.820 ; gain = 573.840 ; free physical = 134 ; free virtual = 6519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 121 ; free virtual = 6492
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 121 ; free virtual = 6492

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 121 ; free virtual = 6492
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 120 ; free virtual = 6491
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 120 ; free virtual = 6491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 112 ; free virtual = 6483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 133 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 132 ; free virtual = 6476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 133 ; free virtual = 6476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   690|
|3     |LUT1   |   338|
|4     |LUT2   |  1684|
|5     |LUT3   |   133|
|6     |LUT4   |   461|
|7     |LUT5   |   172|
|8     |LUT6   |   921|
|9     |FDCE   |   428|
|10    |IBUF   |   134|
|11    |OBUF   |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------+------+
|      |Instance                   |Module                        |Cells |
+------+---------------------------+------------------------------+------+
|1     |top                        |                              |  5029|
|2     |  Adder_M                  |Adder_Round                   |   119|
|3     |    A_operation            |adder__parameterized58        |    13|
|4     |    Add_Subt_Result        |RegisterAdd__parameterized2   |   105|
|5     |    Add_overflow_Result    |RegisterAdd_16                |     1|
|6     |  Barrel_Shifter_module    |Barrel_Shifter_M              |   106|
|7     |    Output_Reg             |RegisterMult__parameterized3  |   106|
|8     |  Exp_module               |Exp_Operation_m               |    88|
|9     |    Oflow_A_m              |RegisterMult__parameterized1  |     2|
|10    |    Underflow_m            |RegisterMult__parameterized2  |    54|
|11    |    exp_add_subt_m         |add_sub_carry_out             |     8|
|12    |    exp_result_m           |RegisterMult__parameterized0  |    24|
|13    |  FS_Module                |FSM_Mult_Function             |    27|
|14    |  Operands_load_reg        |First_Phase_M                 |  1082|
|15    |    XMRegister             |RegisterMult                  |   547|
|16    |    YMRegister             |RegisterMult_15               |   535|
|17    |  Sel_A                    |RegisterAdd                   |     3|
|18    |  Sel_B                    |RegisterAdd__parameterized0   |    25|
|19    |  Sel_C                    |RegisterAdd_0                 |     1|
|20    |  Sgf_operation            |RecursiveKOA                  |  3204|
|21    |    finalreg               |RegisterAdd__parameterized1   |   143|
|22    |    main_KOA               |KOA_c                         |  3061|
|23    |      A_operation          |adder__parameterized35        |   192|
|24    |      B_operation          |adder__parameterized36        |   174|
|25    |      Final                |adder__parameterized57        |   229|
|26    |      left_high            |KOA_c__parameterized0         |   625|
|27    |        A_operation        |adder__parameterized8         |    17|
|28    |        B_operation        |adder__parameterized9         |    16|
|29    |        Subtr_2            |substractor__parameterized7   |    75|
|30    |        left               |KOA_c__parameterized1         |   157|
|31    |          A_operation      |adder                         |    17|
|32    |          B_operation      |adder_12                      |    23|
|33    |          Subtr_2          |substractor__parameterized1   |    40|
|34    |          left_high        |KOA_c__parameterized2         |     9|
|35    |            main           |multiplier_C_14               |     9|
|36    |          middle           |KOA_c__parameterized4         |    49|
|37    |            Subtr_2        |substractor_13                |    16|
|38    |            left           |KOA_c__parameterized5         |     9|
|39    |              main         |multiplier_C__parameterized1  |     9|
|40    |            middle         |KOA_c__parameterized7         |    15|
|41    |              main         |multiplier_C__parameterized3  |    15|
|42    |            right          |KOA_c__parameterized6         |     9|
|43    |              main         |multiplier_C__parameterized2  |     9|
|44    |          right_lower      |KOA_c__parameterized3         |    19|
|45    |            main           |multiplier_C__parameterized0  |    19|
|46    |        middle             |KOA_c__parameterized15        |   202|
|47    |          Subtr_2          |substractor__parameterized5   |    63|
|48    |          left             |KOA_c__parameterized16        |    42|
|49    |            main           |multiplier_C__parameterized8  |    42|
|50    |          middle           |KOA_c__parameterized18        |    65|
|51    |            Subtr_2        |substractor_11                |    31|
|52    |            left           |KOA_c__parameterized19        |     9|
|53    |              main         |multiplier_C__parameterized10 |     9|
|54    |            middle         |KOA_c__parameterized21        |    15|
|55    |              main         |multiplier_C__parameterized12 |    15|
|56    |            right          |KOA_c__parameterized20        |    10|
|57    |              main         |multiplier_C__parameterized11 |    10|
|58    |          right            |KOA_c__parameterized17        |    32|
|59    |            main           |multiplier_C__parameterized9  |    32|
|60    |        right              |KOA_c__parameterized8         |   158|
|61    |          Subtr_2          |substractor__parameterized3   |    64|
|62    |          left_high        |KOA_c__parameterized9         |     9|
|63    |            main           |multiplier_C_10               |     9|
|64    |          middle           |KOA_c__parameterized11        |    65|
|65    |            Subtr_2        |substractor_9                 |    31|
|66    |            left           |KOA_c__parameterized12        |     9|
|67    |              main         |multiplier_C__parameterized5  |     9|
|68    |            middle         |KOA_c__parameterized14        |    15|
|69    |              main         |multiplier_C__parameterized7  |    15|
|70    |            right          |KOA_c__parameterized13        |    10|
|71    |              main         |multiplier_C__parameterized6  |    10|
|72    |          right_lower      |KOA_c__parameterized10        |    20|
|73    |            main           |multiplier_C__parameterized4  |    20|
|74    |      middle               |KOA_c__parameterized47        |   971|
|75    |        Subtr_2            |substractor__parameterized27  |   128|
|76    |        left               |KOA_c__parameterized48        |   208|
|77    |          Final            |adder__parameterized40        |    12|
|78    |          Subtr_2          |substractor__parameterized19  |    63|
|79    |          left             |KOA_c__parameterized49        |    32|
|80    |            main           |multiplier_C__parameterized28 |    32|
|81    |          middle           |KOA_c__parameterized51        |    69|
|82    |            Subtr_2        |substractor_8                 |    31|
|83    |            left           |KOA_c__parameterized52        |     9|
|84    |              main         |multiplier_C__parameterized30 |     9|
|85    |            middle         |KOA_c__parameterized54        |    19|
|86    |              main         |multiplier_C__parameterized32 |    19|
|87    |            right          |KOA_c__parameterized53        |    10|
|88    |              main         |multiplier_C__parameterized31 |    10|
|89    |          right            |KOA_c__parameterized50        |    32|
|90    |            main           |multiplier_C__parameterized29 |    32|
|91    |        middle             |KOA_c__parameterized62        |   400|
|92    |          Subtr_2          |substractor__parameterized25  |    87|
|93    |          left_high        |KOA_c__parameterized63        |    78|
|94    |            main           |multiplier_C__parameterized38 |    78|
|95    |          middle           |KOA_c__parameterized68        |   140|
|96    |            Subtr_2        |substractor__parameterized23  |    42|
|97    |            left_high      |KOA_c__parameterized69        |    10|
|98    |              main         |multiplier_C__parameterized42 |    10|
|99    |            middle         |KOA_c__parameterized71        |    63|
|100   |              main         |multiplier_C_7                |    63|
|101   |            right_lower    |KOA_c__parameterized70        |    25|
|102   |              main         |multiplier_C__parameterized43 |    25|
|103   |          right_lower      |KOA_c__parameterized64        |    95|
|104   |            Final          |adder__parameterized49        |    10|
|105   |            Subtr_2        |substractor_6                 |    45|
|106   |            left           |KOA_c__parameterized65        |     7|
|107   |              main         |multiplier_C__parameterized39 |     7|
|108   |            middle         |KOA_c__parameterized67        |    26|
|109   |              main         |multiplier_C__parameterized41 |    26|
|110   |            right          |KOA_c__parameterized66        |     7|
|111   |              main         |multiplier_C__parameterized40 |     7|
|112   |        right              |KOA_c__parameterized55        |   225|
|113   |          Final            |adder__parameterized44        |    12|
|114   |          Subtr_2          |substractor__parameterized21  |    63|
|115   |          left             |KOA_c__parameterized56        |    34|
|116   |            main           |multiplier_C__parameterized33 |    34|
|117   |          middle           |KOA_c__parameterized58        |    65|
|118   |            Subtr_2        |substractor_5                 |    31|
|119   |            left           |KOA_c__parameterized59        |     9|
|120   |              main         |multiplier_C__parameterized35 |     9|
|121   |            middle         |KOA_c__parameterized61        |    15|
|122   |              main         |multiplier_C__parameterized37 |    15|
|123   |            right          |KOA_c__parameterized60        |    10|
|124   |              main         |multiplier_C__parameterized36 |    10|
|125   |          right            |KOA_c__parameterized57        |    51|
|126   |            main           |multiplier_C__parameterized34 |    51|
|127   |      right_lower          |KOA_c__parameterized22        |   870|
|128   |        Final              |adder__parameterized34        |     3|
|129   |        Subtr_2            |substractor__parameterized17  |   126|
|130   |        left_high          |KOA_c__parameterized23        |   159|
|131   |          Subtr_2          |substractor__parameterized9   |    64|
|132   |          left_high        |KOA_c__parameterized24        |     9|
|133   |            main           |multiplier_C_4                |     9|
|134   |          middle           |KOA_c__parameterized26        |    65|
|135   |            Subtr_2        |substractor_3                 |    31|
|136   |            left           |KOA_c__parameterized27        |     9|
|137   |              main         |multiplier_C__parameterized14 |     9|
|138   |            middle         |KOA_c__parameterized29        |    15|
|139   |              main         |multiplier_C__parameterized16 |    15|
|140   |            right          |KOA_c__parameterized28        |    10|
|141   |              main         |multiplier_C__parameterized15 |    10|
|142   |          right_lower      |KOA_c__parameterized25        |    21|
|143   |            main           |multiplier_C__parameterized13 |    21|
|144   |        middle             |KOA_c__parameterized37        |   389|
|145   |          Subtr_2          |substractor__parameterized15  |    87|
|146   |          left_high        |KOA_c__parameterized38        |    80|
|147   |            main           |multiplier_C__parameterized22 |    80|
|148   |          middle           |KOA_c__parameterized43        |   137|
|149   |            Subtr_2        |substractor__parameterized13  |    39|
|150   |            left_high      |KOA_c__parameterized44        |    10|
|151   |              main         |multiplier_C__parameterized26 |    10|
|152   |            middle         |KOA_c__parameterized46        |    63|
|153   |              main         |multiplier_C                  |    63|
|154   |            right_lower    |KOA_c__parameterized45        |    25|
|155   |              main         |multiplier_C__parameterized27 |    25|
|156   |          right_lower      |KOA_c__parameterized39        |    85|
|157   |            Subtr_2        |substractor_2                 |    45|
|158   |            left           |KOA_c__parameterized40        |     7|
|159   |              main         |multiplier_C__parameterized23 |     7|
|160   |            middle         |KOA_c__parameterized42        |    26|
|161   |              main         |multiplier_C__parameterized25 |    26|
|162   |            right          |KOA_c__parameterized41        |     7|
|163   |              main         |multiplier_C__parameterized24 |     7|
|164   |        right_lower        |KOA_c__parameterized30        |   193|
|165   |          Subtr_2          |substractor__parameterized11  |    63|
|166   |          left             |KOA_c__parameterized31        |    25|
|167   |            main           |multiplier_C__parameterized17 |    25|
|168   |          middle           |KOA_c__parameterized33        |    65|
|169   |            Subtr_2        |substractor                   |    31|
|170   |            left           |KOA_c__parameterized34        |     9|
|171   |              main         |multiplier_C__parameterized19 |     9|
|172   |            middle         |KOA_c__parameterized36        |    15|
|173   |              main         |multiplier_C__parameterized21 |    15|
|174   |            right          |KOA_c__parameterized35        |    10|
|175   |              main         |multiplier_C__parameterized20 |    10|
|176   |          right            |KOA_c__parameterized32        |    40|
|177   |            main           |multiplier_C__parameterized18 |    40|
|178   |  Zero_Result_Detect       |Zero_InfMult_Unit             |     1|
|179   |    Zero_Info_Mult         |RegisterAdd_1                 |     1|
|180   |  final_result_ieee_Module |Tenth_Phase                   |    64|
|181   |    Final_Result_IEEE      |RegisterAdd__parameterized3   |    64|
+------+---------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1503.844 ; gain = 611.863 ; free physical = 133 ; free virtual = 6476
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1503.844 ; gain = 209.051 ; free physical = 133 ; free virtual = 6476
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1503.852 ; gain = 611.871 ; free physical = 132 ; free virtual = 6476
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
617 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1503.852 ; gain = 537.316 ; free physical = 127 ; free virtual = 6471
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.859 ; gain = 0.000 ; free physical = 134 ; free virtual = 6473
INFO: [Common 17-206] Exiting Vivado at Fri Sep 16 00:02:04 2016...
