Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 18 17:23:04 2024
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   344 |
|    Minimum number of control sets                        |   344 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   344 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |     2 |
| >= 16              |   134 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             583 |          238 |
| No           | No                    | Yes                    |             394 |          154 |
| No           | Yes                   | No                     |             375 |          194 |
| Yes          | No                    | No                     |            2310 |          805 |
| Yes          | No                    | Yes                    |             741 |          301 |
| Yes          | Yes                   | No                     |            1288 |          406 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                                                                Enable Signal                                                                                               |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WireCtrlEn                                                                                                                                 |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec0                                                                                                                               | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/update_n_ex                                                                                                                                        | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[0]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/dap_hold_reg_0                                                                                                                             |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en_reg_1[0]                                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_func[1]                                                                                                                                |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_func[0]                                                                                                                                |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/WREADY_0[0]                                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_main/nvic_excpt_pend                                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_mask[0]                                                                                                                                |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_mask[1]                                                                                                                                |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SerCntEn                                                                                                                                   |                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountEn                                                                                                                               |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                  |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_select_wr_en                                                                                                                         |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[23]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.state_reg[1][0]                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[7]_i_1_n_0                                                                                                            |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_irq_lvl[7]_i_1_n_0                                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[31]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check[15]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/p_1_out0                                                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                            |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                            |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                            |                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_bid_i                                                                                                | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0[0]                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_aresetn_0                                                                       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                6 |             10 |         1.67 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn                                                                                                                                 |                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                  |                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbTrInProg_reg[0]                                                                                                                         |                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/E[0]                                                                                                                                       |                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr                                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn                                                                                                                                        |                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn                                                                                                                                    |                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/fetch_internal_reg[0]                                                                                                                                      | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/write_addr_reg[0]_1[0]                                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/write_addr_reg[0]_0[0]                                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                    |                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                          |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                       |                                                                                                                                                                                          |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                      |                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                      |                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                      |                                                                                                                                                                                          |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             19 |         2.38 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                |                                                                                                                                                                                          |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                          |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                          |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/E[1]                                                                                                                                       |                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                          |                                                                                                                                                                                          |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/E[0]                                                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_haddr_q_reg[4]_0[0]                                                                                                                               | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex[28]_i_1_n_0                                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             26 |         3.25 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/DbgClkEn                                                                                                                                   |                                                                                                                                                                                          |               15 |             27 |         1.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                     |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |               11 |             28 |         2.55 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp_0[2]                                                                                                                              |                                                                                                                                                                                          |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp_0[0]                                                                                                                              |                                                                                                                                                                                          |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp_0[1]                                                                                                                              |                                                                                                                                                                                          |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp_0[3]                                                                                                                              |                                                                                                                                                                                          |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               15 |             30 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_reg_3[0]                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               21 |             31 |         1.48 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr_reg[1]_0[0]                                                                                                         |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_5[0]                                                                                                                        |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/E[0]                                                                                                                                                       | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/hwdata_en                                                                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[0][0]                                                                                                                          |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_3[0]                                                                                                                        |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[3]_0[0]                                                                                                                        |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_0[0]                                                                                                                        |                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1][0]                                                                                                                          |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_2[0]                                                                                                                        |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[3]_1[0]                                                                                                                        |                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_7[0]                                                                                                                        |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[2]_1[0]                                                                                                                        |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_1[0]                                                                                                                        |                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_6[0]                                                                                                                        |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                                                                                       |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg                                                                                                                                   |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[2]_0[0]                                                                                                                        |                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[2][0]                                                                                                                          |                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/first_ex_phase_reg_0[0]                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[3][0]                                                                                                                          |                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/dbg_reg_write_reg[0]                                                                                                                       |                                                                                                                                                                                          |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/wptr_ex_reg[1]_4[0]                                                                                                                        |                                                                                                                                                                                          |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/E[0]                                                                                                                                         |                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex0                                                                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               10 |             32 |         3.20 |
|  SWDCLK_IBUF_BUFG                 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdataEn                                                                                                                                |                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp[1]                                                                                                                                |                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/write_comp[0]                                                                                                                                |                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AHBSampleEn                                                                                                                            |                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AhbTrInProg_reg_1[0]                                                                                                                       |                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                 |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                             |                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                      |                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                          |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                          |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                          |                9 |             35 |         3.89 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                          |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/NewAddr                                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               15 |             36 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |               12 |             37 |         3.08 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                9 |             37 |         4.11 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/core_start                                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |                8 |             37 |         4.62 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                          |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                          |                7 |             37 |         5.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                        |                                                                                                                                                                                          |               10 |             38 |         3.80 |
|  SWDCLK_IBUF_BUFG                 |                                                                                                                                                                                                            |                                                                                                                                                                                          |               18 |             39 |         2.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             39 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                          |               11 |             39 |         3.55 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               23 |             43 |         1.87 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/last_uncond_phase_ex_reg                                                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               20 |             43 |         2.15 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_reg_3                                                                                                                        |                                                                                                                                                                                          |                6 |             44 |         7.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             45 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             45 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               20 |             46 |         2.30 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |               18 |             47 |         2.61 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/E[0]                                                                                                                                       | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               18 |             51 |         2.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HBstrbEn                                                                                                                               |                                                                                                                                                                                          |               16 |             67 |         4.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/haddr_en                                                                                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               27 |             68 |         2.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/last_uncond_phase_ex_reg                                                                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               34 |             73 |         2.15 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |               42 |            104 |         2.48 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/SYSRESETn_0                                                                                                              |              134 |            334 |         2.49 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            |                                                                                                                                                                                          |              221 |            548 |         2.48 |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


