{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 15:03:34 2019 " "Info: Processing started: Mon Apr 29 15:03:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logic_design -c logic_design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logic_design -c logic_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "logic_design.v 2 2 " "Warning: Using design file logic_design.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_design " "Info: Found entity 1: logic_design" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Info: Found entity 2: clock" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "logic_design.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at logic_design.v(17): instance has no name" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic_design " "Info: Elaborating entity \"logic_design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "logic_design.v(59) " "Warning (10270): Verilog HDL Case Statement warning at logic_design.v(59): incomplete case statement has no default case item" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 logic_design.v(59) " "Warning (10240): Verilog HDL Always Construct warning at logic_design.v(59): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 logic_design.v(59) " "Warning (10240): Verilog HDL Always Construct warning at logic_design.v(59): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 logic_design.v(59) " "Warning (10240): Verilog HDL Always Construct warning at logic_design.v(59): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[6\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[5\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[4\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[3\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[2\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[1\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX0\[0\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[6\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[5\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[4\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[3\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[2\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[1\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX1\[0\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[6\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[5\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[4\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[3\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[2\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[1\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] logic_design.v(59) " "Info (10041): Inferred latch for \"HEX3\[0\]\" at logic_design.v(59)" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:comb_3 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:comb_3\"" {  } { { "logic_design.v" "comb_3" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "isInput~synth " "Warning: Found clock multiplexer isInput~synth" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 4 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX0\[2\]\$latch HEX0\[5\]\$latch " "Info: Duplicate LATCH primitive \"HEX0\[2\]\$latch\" merged with LATCH primitive \"HEX0\[5\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX0\[0\]\$latch HEX0\[4\]\$latch " "Info: Duplicate LATCH primitive \"HEX0\[0\]\$latch\" merged with LATCH primitive \"HEX0\[4\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX0\[3\]\$latch HEX0\[4\]\$latch " "Info: Duplicate LATCH primitive \"HEX0\[3\]\$latch\" merged with LATCH primitive \"HEX0\[4\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX1\[0\]\$latch HEX1\[4\]\$latch " "Info: Duplicate LATCH primitive \"HEX1\[0\]\$latch\" merged with LATCH primitive \"HEX1\[4\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX1\[3\]\$latch HEX1\[4\]\$latch " "Info: Duplicate LATCH primitive \"HEX1\[3\]\$latch\" merged with LATCH primitive \"HEX1\[4\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX3\[0\]\$latch HEX3\[4\]\$latch " "Info: Duplicate LATCH primitive \"HEX3\[0\]\$latch\" merged with LATCH primitive \"HEX3\[4\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "HEX3\[3\]\$latch HEX3\[4\]\$latch " "Info: Duplicate LATCH primitive \"HEX3\[3\]\$latch\" merged with LATCH primitive \"HEX3\[4\]\$latch\"" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Warning: Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b " "Warning: Ports D and ENA on the latch are fed by the same signal b" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Warning: Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b " "Warning: Ports D and ENA on the latch are fed by the same signal b" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Warning: Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b " "Warning: Ports D and ENA on the latch are fed by the same signal b" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Warning: Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Warning: Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Warning: Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Warning: Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Warning: Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Warning: Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Warning: Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b " "Warning: Ports D and ENA on the latch are fed by the same signal b" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Warning: Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b " "Warning: Ports D and ENA on the latch are fed by the same signal b" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Warning: Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA a " "Warning: Ports D and ENA on the latch are fed by the same signal a" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 8 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "logic_design.v" "" { Text "C:/altera/91sp2/COSE221_Digital_Design/finalterm/logic_design.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clock:comb_3\|cnt\[23\] " "Info: Register \"clock:comb_3\|cnt\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clock:comb_3\|cnt\[24\] " "Info: Register \"clock:comb_3\|cnt\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 15:03:38 2019 " "Info: Processing ended: Mon Apr 29 15:03:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
