{"vcs1":{"timestamp_begin":1683059331.255048573, "rt":0.52, "ut":0.26, "st":0.10}}
{"vcselab":{"timestamp_begin":1683059331.846012578, "rt":0.42, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683059332.323267400, "rt":0.23, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059330.917654403}
{"VCS_COMP_START_TIME": 1683059330.917654403}
{"VCS_COMP_END_TIME": 1683059332.634239458}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341132}}
{"stitch_vcselab": {"peak_mem": 238968}}
